// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Regfile(	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
  input         clock,	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
                reset,	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
                io_rChannel_1_in_en,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input  [4:0]  io_rChannel_1_in_addr,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  output [31:0] io_rChannel_1_out,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input         io_rChannel_2_in_en,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input  [4:0]  io_rChannel_2_in_addr,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  output [31:0] io_rChannel_2_out,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input         io_wChannel_en,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input  [4:0]  io_wChannel_addr,	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
  input  [31:0] io_wChannel_data	// src/main/scala/pipeline/regfile/Regfile.scala:8:14
);

  reg  [31:0]       regs_0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_1;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_2;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_3;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_4;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_5;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_6;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_7;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_8;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_9;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_10;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_11;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_12;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_13;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_14;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_15;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_16;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_17;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_18;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_19;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_20;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_21;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_22;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_23;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_24;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_25;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_26;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_27;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_28;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_29;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_30;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  reg  [31:0]       regs_31;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
  wire [31:0][31:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// src/main/scala/pipeline/regfile/Regfile.scala:11:21, :22:25
  always @(posedge clock) begin	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
    if (reset) begin	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      regs_0 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_1 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_2 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_3 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_4 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_5 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_6 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_7 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_8 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_9 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_10 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_11 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_12 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_13 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_14 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_15 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_16 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_17 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_18 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_19 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_20 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_21 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_22 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_23 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_24 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_25 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_26 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_27 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_28 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_29 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_30 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
      regs_31 <= 32'h0;	// src/main/scala/pipeline/regfile/Regfile.scala:11:{21,29}
    end
    else begin	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      if (io_wChannel_en & io_wChannel_addr == 5'h0)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_0 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_1 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h2)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_2 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h3)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_3 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h4)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_4 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h5)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_5 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h6)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_6 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h7)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_7 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h8)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_8 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h9)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_9 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hA)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_10 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hB)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_11 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hC)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_12 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hD)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_13 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hE)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_14 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'hF)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_15 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h10)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_16 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h11)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_17 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h12)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_18 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h13)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_19 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h14)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_20 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h15)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_21 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h16)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_22 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h17)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_23 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h18)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_24 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h19)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_25 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1A)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_26 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1B)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_27 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1C)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_28 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1D)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_29 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1E)	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21, :37:25, :38:28
        regs_30 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
      if (io_wChannel_en & (&io_wChannel_addr))	// src/main/scala/pipeline/regfile/Regfile.scala:11:21, :37:25, :38:28
        regs_31 <= io_wChannel_data;	// src/main/scala/pipeline/regfile/Regfile.scala:11:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
        end	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
        regs_0 = _RANDOM[5'h0];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_1 = _RANDOM[5'h1];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_2 = _RANDOM[5'h2];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_3 = _RANDOM[5'h3];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_4 = _RANDOM[5'h4];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_5 = _RANDOM[5'h5];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_6 = _RANDOM[5'h6];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_7 = _RANDOM[5'h7];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_8 = _RANDOM[5'h8];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_9 = _RANDOM[5'h9];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_10 = _RANDOM[5'hA];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_11 = _RANDOM[5'hB];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_12 = _RANDOM[5'hC];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_13 = _RANDOM[5'hD];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_14 = _RANDOM[5'hE];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_15 = _RANDOM[5'hF];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_16 = _RANDOM[5'h10];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_17 = _RANDOM[5'h11];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_18 = _RANDOM[5'h12];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_19 = _RANDOM[5'h13];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_20 = _RANDOM[5'h14];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_21 = _RANDOM[5'h15];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_22 = _RANDOM[5'h16];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_23 = _RANDOM[5'h17];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_24 = _RANDOM[5'h18];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_25 = _RANDOM[5'h19];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_26 = _RANDOM[5'h1A];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_27 = _RANDOM[5'h1B];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_28 = _RANDOM[5'h1C];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_29 = _RANDOM[5'h1D];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_30 = _RANDOM[5'h1E];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
        regs_31 = _RANDOM[5'h1F];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :11:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/regfile/Regfile.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rChannel_1_out =
    ~io_rChannel_1_in_en | io_rChannel_1_in_addr == 5'h0
      ? 32'h0
      : io_rChannel_1_in_addr == io_wChannel_addr & io_wChannel_en
          ? io_wChannel_data
          : _GEN[io_rChannel_1_in_addr];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :9:21, :11:29, :13:30, :14:{33,42}, :17:29, :18:7, :19:7, :20:25, :22:25
  assign io_rChannel_2_out =
    ~io_rChannel_2_in_en | io_rChannel_2_in_addr == 5'h0
      ? 32'h0
      : io_rChannel_2_in_addr == io_wChannel_addr & io_wChannel_en
          ? io_wChannel_data
          : _GEN[io_rChannel_2_in_addr];	// src/main/scala/pipeline/regfile/Regfile.scala:7:7, :10:21, :11:29, :22:25, :25:30, :26:{33,42}, :29:29, :30:9, :31:7, :32:25, :34:25
endmodule

module FetchStage(	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
  input         clock,	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
                reset,	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
                io_in_ack,	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
  output        io_out_req,	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
  output [31:0] io_out_bits_pc,	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
                io_out_bits_inst,	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
  input  [31:0] io_aside_in_inst,	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
  input         io_aside_in_rrdy,	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
                io_aside_in_rvalid,	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
  output        io_aside_out_req,	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
  output [31:0] io_aside_out_pc,	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
  input         io_bCtrl_isMispredict,	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
  input  [31:0] io_bCtrl_npc	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
);

  reg         outReg_req;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23
  reg  [31:0] outReg_bits_pc;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23
  reg  [31:0] outReg_bits_inst;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23
  reg  [2:0]  stat;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21
  wire        _GEN = stat == 3'h0;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :33:19
  wire        _GEN_0 = stat == 3'h1;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :29:10, :33:19
  wire        _GEN_1 = io_bCtrl_isMispredict | _GEN;	// src/main/scala/pipeline/fetch/FetchStage.scala:9:16, :28:31, :33:19
  always @(posedge clock) begin	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
    if (reset) begin	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
      outReg_req <= 1'h0;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, src/main/scala/pipeline/fetch/FetchUtils.scala:21:14
      outReg_bits_pc <= 32'h0;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, src/main/scala/pipeline/fetch/FetchUtils.scala:22:13
      outReg_bits_inst <= 32'h0;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, src/main/scala/pipeline/fetch/FetchUtils.scala:22:13
      stat <= 3'h0;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :33:19
    end
    else begin	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
      automatic logic _GEN_2;	// src/main/scala/pipeline/fetch/FetchStage.scala:33:19
      automatic logic _GEN_3 = _GEN | _GEN_0;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, :33:19
      automatic logic _GEN_4;	// src/main/scala/pipeline/fetch/FetchStage.scala:33:19
      automatic logic _GEN_5;	// src/main/scala/pipeline/fetch/FetchStage.scala:33:19
      _GEN_2 = stat == 3'h2;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :33:19, :40:16
      _GEN_4 = stat == 3'h3;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :33:19, :46:16
      _GEN_5 = stat == 3'h4;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :33:19, :53:16
      outReg_req <=
        ~io_bCtrl_isMispredict
        & (_GEN_3
             ? outReg_req
             : _GEN_2
                 ? io_aside_in_rvalid | outReg_req
                 : ~(_GEN_4 & io_in_ack) & outReg_req);	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, :28:31, :30:16, :33:19, :45:35, :48:22, :52:26, :54:22
      if (io_bCtrl_isMispredict)	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
        outReg_bits_pc <= io_bCtrl_npc;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23
      else if (_GEN)	// src/main/scala/pipeline/fetch/FetchStage.scala:33:19
        outReg_bits_pc <= 32'h80000000;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, :35:24
      else if (_GEN_0 | _GEN_2 | _GEN_4 | ~_GEN_5) begin	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, :33:19
      end
      else	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, :33:19
        outReg_bits_pc <= outReg_bits_pc + 32'h4;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, :60:42
      if (io_bCtrl_isMispredict | _GEN_3 | ~(_GEN_2 & io_aside_in_rvalid)) begin	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, :28:31, :33:19, :45:35, :47:28
      end
      else	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23, :28:31, :33:19
        outReg_bits_inst <= io_aside_in_inst;	// src/main/scala/pipeline/fetch/FetchStage.scala:12:23
      if (_GEN_1)	// src/main/scala/pipeline/fetch/FetchStage.scala:9:16, :28:31, :33:19
        stat <= 3'h1;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :29:10
      else if (_GEN_0) begin	// src/main/scala/pipeline/fetch/FetchStage.scala:33:19
        if (io_aside_in_rrdy)	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
          stat <= 3'h2;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :40:16
      end
      else if (_GEN_2) begin	// src/main/scala/pipeline/fetch/FetchStage.scala:33:19
        if (io_aside_in_rvalid)	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
          stat <= 3'h3;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :46:16
      end
      else if (_GEN_4) begin	// src/main/scala/pipeline/fetch/FetchStage.scala:33:19
        if (io_in_ack)	// src/main/scala/pipeline/fetch/FetchStage.scala:8:14
          stat <= 3'h4;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :53:16
      end
      else if (_GEN_5)	// src/main/scala/pipeline/fetch/FetchStage.scala:33:19
        stat <= 3'h1;	// src/main/scala/pipeline/fetch/FetchStage.scala:26:21, :29:10
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
        end	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
        outReg_req = _RANDOM[2'h0][0];	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7, :12:23
        outReg_bits_pc = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7, :12:23
        outReg_bits_inst = {_RANDOM[2'h1][31:1], _RANDOM[2'h2][0]};	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7, :12:23
        stat = _RANDOM[2'h2][3:1];	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7, :12:23, :26:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_req = outReg_req;	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7, :12:23
  assign io_out_bits_pc = outReg_bits_pc;	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7, :12:23
  assign io_out_bits_inst = outReg_bits_inst;	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7, :12:23
  assign io_aside_out_req = ~_GEN_1 & _GEN_0 & io_aside_in_rrdy;	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7, :9:16, :28:31, :33:19
  assign io_aside_out_pc = _GEN_1 | ~(_GEN_0 & io_aside_in_rrdy) ? 32'h0 : outReg_bits_pc;	// src/main/scala/pipeline/fetch/FetchStage.scala:7:7, :9:16, :12:23, :28:31, :33:19, :39:33, :41:24, src/main/scala/pipeline/fetch/FetchUtils.scala:22:13
endmodule

module Decoder_2RI12(	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7
  input  [31:0] io_in_inst,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_isMatched,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_imm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_reg_2_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_2_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_wCtrl_addr	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
);

  wire [31:0] immSext = {{20{io_in_inst[21]}}, io_in_inst[21:10]};	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:8:37, :14:11
  wire        _GEN = io_in_inst[31:22] == 10'hA;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_0 = io_in_inst[31:22] == 10'h9;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_1 = io_in_inst[31:22] == 10'hD;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_2 = io_in_inst[31:22] == 10'hE;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_3 = io_in_inst[31:22] == 10'hA0;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_4 = io_in_inst[31:22] == 10'hA2;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_5 = io_in_inst[31:22] == 10'hA4;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_6 = io_in_inst[31:22] == 10'hA6;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:7:38, :23:18
  wire        _GEN_7 = _GEN_5 | _GEN_6;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :62:32, :71:32
  wire        _GEN_8 = _GEN_3 | _GEN_4;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :50:32, :56:32
  wire        _GEN_9 = _GEN_1 | _GEN_2;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :38:32, :44:32
  wire        _GEN_10 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_8;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:18:24, :23:18, :50:32, :56:32
  assign io_out_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :23:18, :25:24, :31:24, :37:24, :43:24, :49:24, :55:24, :61:24
  assign io_out_bits_exeOp_opType =
    _GEN | _GEN_0 ? 4'h3 : _GEN_9 ? 4'h1 : _GEN_8 ? 4'h6 : _GEN_7 ? 4'h7 : 4'h0;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :23:18, :26:32, :32:32, :38:32, :44:32, :50:32, :56:32, :62:32, :71:32, src/main/scala/pipeline/exe/ExeUtils.scala:16:17
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0
          ? 3'h2
          : _GEN_1
              ? 3'h3
              : _GEN_2
                  ? 3'h1
                  : _GEN_3 ? 3'h2 : _GEN_4 ? 3'h1 : _GEN_5 ? 3'h2 : {2'h0, _GEN_6};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :23:18, :27:32, :33:32, :39:32, :45:32, :51:32, :57:32, :63:32, :72:32
  assign io_out_bits_imm =
    _GEN | _GEN_0
      ? immSext
      : _GEN_9
          ? {20'h0, io_in_inst[21:10]}
          : _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 ? immSext : 32'h0;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :8:37, :14:11, :15:11, :23:18, :28:23, :38:32, :40:23, :44:32, :46:23, :52:23, src/main/scala/pipeline/regfile/RegfileUtils.scala:10:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :9:34
  assign io_out_bits_reg_2_en = ~_GEN_10 & (_GEN_5 | _GEN_6);	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :18:24, :23:18, :66:28
  assign io_out_bits_reg_2_addr = _GEN_10 | ~_GEN_7 ? 5'h0 : io_in_inst[4:0];	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :10:34, :18:24, :23:18, :62:32, :71:32, src/main/scala/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_en = _GEN_10 | ~_GEN_5 & ~_GEN_6;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :17:22, :18:24, :23:18, :65:28, :74:28, src/main/scala/pipeline/regfile/RegfileUtils.scala:15:13
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala:6:7, :10:34
endmodule

module Decoder_2RI16(	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7
  input  [31:0] io_in_pc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_in_inst,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_isMatched,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_imm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_out_bits_reg_2_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_wCtrl_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_wCtrl_data	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
);

  wire _GEN = io_in_inst[31:26] == 6'h13;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  wire _GEN_0 = io_in_inst[31:26] == 6'h16;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  wire _GEN_1 = io_in_inst[31:26] == 6'h19;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  wire _GEN_2 = io_in_inst[31:26] == 6'h17;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  wire _GEN_3 = io_in_inst[31:26] == 6'h15;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  wire _GEN_4 = _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:20:19
  wire _GEN_5 = io_in_inst[31:26] == 6'h14;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:7:38, :20:19
  assign io_out_isMatched = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :20:19, :22:24, :31:24, :37:24, :43:24, :49:24
  assign io_out_bits_exeOp_opType =
    _GEN ? 4'h5 : {1'h0, _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5, 2'h0};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :20:19, :23:32, :25:31, :32:32, :38:32, :44:32, :50:32, :59:32
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0 ? 3'h2 : _GEN_1 ? 3'h3 : _GEN_2 ? 3'h1 : _GEN_3 ? 3'h5 : {_GEN_5, 2'h0};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :20:19, :23:32, :24:32, :25:31, :33:32, :39:32, :45:32, :51:32, :60:32
  assign io_out_bits_imm =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2
      ? {{14{io_in_inst[25]}}, io_in_inst[25:10], 2'h0}
      : _GEN_3 | _GEN_5
          ? {{4{io_in_inst[9]}}, io_in_inst[9:0], io_in_inst[25:10], 2'h0}
          : 32'h0;	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :10:37, :11:30, :12:28, :20:19, :25:{15,31}, :46:15, :55:15, :61:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :8:34
  assign io_out_bits_reg_2_addr = io_in_inst[4:0];	// src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :9:34
  assign io_out_bits_wCtrl_en = _GEN | ~_GEN_4 & _GEN_3;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :20:19, :26:28
  assign io_out_bits_wCtrl_addr = _GEN ? io_in_inst[4:0] : _GEN_4 ? 5'h0 : {4'h0, _GEN_3};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :9:34, :20:19, :27:30, :53:30, src/main/scala/pipeline/exe/ExeUtils.scala:16:17, src/main/scala/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_data =
    _GEN ? io_in_pc + 32'h4 : _GEN_4 | ~_GEN_3 ? 32'h0 : io_in_pc + 32'h4;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala:6:7, :12:28, :20:19, :28:{30,42}, :54:42
endmodule

module Decoder_3R(	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7
  input  [31:0] io_in_inst,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_isMatched,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_hasImm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_imm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_out_bits_reg_2_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_out_bits_wCtrl_addr	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
);

  wire _GEN = io_in_inst[31:15] == 17'h20;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_0 = io_in_inst[31:15] == 17'h22;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_1 = io_in_inst[31:15] == 17'h38;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_2 = io_in_inst[31:15] == 17'h29;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_3 = io_in_inst[31:15] == 17'h2A;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_4 = io_in_inst[31:15] == 17'h2B;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_5 = io_in_inst[31:15] == 17'h2F;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_6 = io_in_inst[31:15] == 17'h81;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_7 = io_in_inst[31:15] == 17'h89;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:8:43, :21:19
  wire _GEN_8 = _GEN_6 | _GEN_7;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:21:19, :61:26
  wire _GEN_9 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:21:19
  assign io_out_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7;	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :21:19, :23:24, :28:24, :33:24, :38:24, :43:24, :48:24, :53:24, :58:24
  assign io_out_bits_exeOp_opType =
    _GEN | _GEN_0 | _GEN_1
      ? 4'h3
      : _GEN_2 | _GEN_3 | _GEN_4 ? 4'h1 : {2'h0, _GEN_5 | _GEN_6 | _GEN_7, 1'h0};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :21:19, :24:32, :29:32, :34:32, :39:32, :44:32, :49:32, :54:32, :59:32, :66:32, src/main/scala/pipeline/regfile/RegfileUtils.scala:15:13
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0
          ? 3'h3
          : _GEN_1
              ? 3'h4
              : _GEN_2
                  ? 3'h3
                  : _GEN_3
                      ? 3'h1
                      : _GEN_4 ? 3'h2 : _GEN_5 ? 3'h1 : _GEN_6 ? 3'h2 : {2'h0, _GEN_7};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :21:19, :25:32, :30:32, :35:32, :40:32, :45:32, :50:32, :54:32, :55:32, :59:32, :60:32, :66:32, :67:32
  assign io_out_bits_hasImm = ~_GEN_9 & _GEN_8;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :21:19, :61:26
  assign io_out_bits_imm = _GEN_9 | ~_GEN_8 ? 32'h0 : {27'h0, io_in_inst[14:10]};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :9:43, :21:19, :61:26, :69:23, src/main/scala/pipeline/regfile/RegfileUtils.scala:10:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :10:43
  assign io_out_bits_reg_2_addr = io_in_inst[14:10];	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :9:43
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/pipeline/decode/decoders/Decoder_3R.scala:7:7, :11:43
endmodule

module Decoder_Special(	// src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7
  input  [31:0] io_in_pc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_in_inst,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_isMatched,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_imm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_wCtrl_addr	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
);

  wire _GEN = io_in_inst[31:25] == 7'hA;	// src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:7:43, :18:19
  wire _GEN_0 = io_in_inst[31:25] == 7'hE;	// src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:7:43, :18:19
  wire _GEN_1 = _GEN | _GEN_0;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:18:19, :21:32, :27:32
  assign io_out_isMatched = _GEN | _GEN_0;	// src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7, :18:19, :20:24
  assign io_out_bits_exeOp_opType = _GEN_1 ? 4'h3 : 4'h0;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7, :18:19, :21:32, :27:32, src/main/scala/pipeline/exe/ExeUtils.scala:16:17
  assign io_out_bits_exeOp_opFunc = {2'h0, _GEN_1};	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7, :18:19, :21:32, :22:32, :27:32, :28:32
  assign io_out_bits_imm =
    _GEN
      ? {io_in_inst[24:5], 12'h0}
      : _GEN_0 ? {io_in_inst[24:5], 12'h0} + io_in_pc : 32'h0;	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:7:15, src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7, :8:43, :10:32, :18:19, :23:23, :29:{23,33}, src/main/scala/pipeline/regfile/RegfileUtils.scala:10:15
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/pipeline/decode/decoders/Decoder_Special.scala:6:7, :9:43
endmodule

module MultiMux1(	// src/main/scala/helper/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_0_bits_exeOp_opType,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_0_bits_exeOp_opFunc,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_imm,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_reg_1_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_0_bits_reg_2_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_reg_2_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_0_bits_wCtrl_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_wCtrl_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_1_valid,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_1_bits_exeOp_opType,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_1_bits_exeOp_opFunc,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_imm,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_reg_1_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
                io_inputs_1_bits_reg_2_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_1_bits_wCtrl_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_wCtrl_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_wCtrl_data,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_2_valid,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_2_bits_exeOp_opType,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_2_bits_exeOp_opFunc,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_2_bits_hasImm,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_imm,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_2_bits_reg_1_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_reg_2_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_wCtrl_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  input         io_inputs_3_valid,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_3_bits_exeOp_opType,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_3_bits_exeOp_opFunc,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_imm,	// src/main/scala/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_3_bits_wCtrl_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  output        io_output_valid,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [3:0]  io_output_bits_exeOp_opType,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [2:0]  io_output_bits_exeOp_opFunc,	// src/main/scala/helper/MultiMux1.scala:14:14
  output        io_output_bits_hasImm,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_imm,	// src/main/scala/helper/MultiMux1.scala:14:14
  output        io_output_bits_reg_1_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_reg_1_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  output        io_output_bits_reg_2_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_reg_2_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  output        io_output_bits_wCtrl_en,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_wCtrl_addr,	// src/main/scala/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_wCtrl_data	// src/main/scala/helper/MultiMux1.scala:14:14
);

  assign io_output_valid =
    io_inputs_0_valid | io_inputs_1_valid | io_inputs_2_valid | io_inputs_3_valid;	// src/main/scala/helper/MultiMux1.scala:13:7, :19:54
  assign io_output_bits_exeOp_opType =
    (io_inputs_0_valid ? io_inputs_0_bits_exeOp_opType : 4'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exeOp_opType : 4'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exeOp_opType : 4'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exeOp_opType : 4'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/pipeline/decode/Du.scala:15:78
  assign io_output_bits_exeOp_opFunc =
    (io_inputs_0_valid ? io_inputs_0_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exeOp_opFunc : 3'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/pipeline/decode/Du.scala:15:78
  assign io_output_bits_hasImm =
    io_inputs_0_valid | io_inputs_1_valid | io_inputs_2_valid & io_inputs_2_bits_hasImm
    | io_inputs_3_valid;	// src/main/scala/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_imm =
    (io_inputs_0_valid ? io_inputs_0_bits_imm : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_imm : 32'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_imm : 32'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_imm : 32'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_reg_1_en =
    io_inputs_0_valid | io_inputs_1_valid | io_inputs_2_valid | io_inputs_3_valid;	// src/main/scala/helper/MultiMux1.scala:13:7, :26:65
  assign io_output_bits_reg_1_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_reg_1_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_reg_1_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_reg_1_addr : 5'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_reg_2_en =
    io_inputs_0_valid & io_inputs_0_bits_reg_2_en | io_inputs_1_valid | io_inputs_2_valid;	// src/main/scala/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_reg_2_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_reg_2_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_reg_2_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_reg_2_addr : 5'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_wCtrl_en =
    io_inputs_0_valid & io_inputs_0_bits_wCtrl_en | io_inputs_1_valid
    & io_inputs_1_bits_wCtrl_en | io_inputs_2_valid | io_inputs_3_valid;	// src/main/scala/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_wCtrl_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_wCtrl_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_wCtrl_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_wCtrl_addr : 5'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_wCtrl_addr : 5'h0);	// src/main/scala/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_wCtrl_data =
    io_inputs_1_valid ? io_inputs_1_bits_wCtrl_data : 32'h0;	// src/main/scala/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22
endmodule

module Du(	// src/main/scala/pipeline/decode/Du.scala:6:7
  input  [31:0] io_in_pc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
                io_in_inst,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_isMatched,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_hasImm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_imm,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_reg_1_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_reg_2_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_reg_2_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [4:0]  io_out_bits_wCtrl_addr,	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
  output [31:0] io_out_bits_wCtrl_data	// src/main/scala/pipeline/decode/decoders/BaseDecoder.scala:6:14
);

  wire        _decoders_3_io_out_isMatched;	// src/main/scala/pipeline/decode/Du.scala:12:15
  wire [3:0]  _decoders_3_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/Du.scala:12:15
  wire [2:0]  _decoders_3_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/Du.scala:12:15
  wire [31:0] _decoders_3_io_out_bits_imm;	// src/main/scala/pipeline/decode/Du.scala:12:15
  wire [4:0]  _decoders_3_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/Du.scala:12:15
  wire        _decoders_2_io_out_isMatched;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [3:0]  _decoders_2_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [2:0]  _decoders_2_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire        _decoders_2_io_out_bits_hasImm;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [31:0] _decoders_2_io_out_bits_imm;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [4:0]  _decoders_2_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [4:0]  _decoders_2_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire [4:0]  _decoders_2_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/Du.scala:11:15
  wire        _decoders_1_io_out_isMatched;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [3:0]  _decoders_1_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [2:0]  _decoders_1_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [31:0] _decoders_1_io_out_bits_imm;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [4:0]  _decoders_1_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [4:0]  _decoders_1_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire        _decoders_1_io_out_bits_wCtrl_en;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [4:0]  _decoders_1_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire [31:0] _decoders_1_io_out_bits_wCtrl_data;	// src/main/scala/pipeline/decode/Du.scala:10:15
  wire        _decoders_0_io_out_isMatched;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [3:0]  _decoders_0_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [2:0]  _decoders_0_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [31:0] _decoders_0_io_out_bits_imm;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [4:0]  _decoders_0_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire        _decoders_0_io_out_bits_reg_2_en;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [4:0]  _decoders_0_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire        _decoders_0_io_out_bits_wCtrl_en;	// src/main/scala/pipeline/decode/Du.scala:9:15
  wire [4:0]  _decoders_0_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/Du.scala:9:15
  Decoder_2RI12 decoders_0 (	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_0_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_0_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_0_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_0_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_0_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_en     (_decoders_0_io_out_bits_reg_2_en),
    .io_out_bits_reg_2_addr   (_decoders_0_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_decoders_0_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_decoders_0_io_out_bits_wCtrl_addr)
  );
  Decoder_2RI16 decoders_1 (	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_in_pc                 (io_in_pc),
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_1_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_1_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_1_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_1_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_1_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_1_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_decoders_1_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_decoders_1_io_out_bits_wCtrl_addr),
    .io_out_bits_wCtrl_data   (_decoders_1_io_out_bits_wCtrl_data)
  );
  Decoder_3R decoders_2 (	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_2_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_2_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_2_io_out_bits_exeOp_opFunc),
    .io_out_bits_hasImm       (_decoders_2_io_out_bits_hasImm),
    .io_out_bits_imm          (_decoders_2_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_2_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_2_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_addr   (_decoders_2_io_out_bits_wCtrl_addr)
  );
  Decoder_Special decoders_3 (	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_in_pc                 (io_in_pc),
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_3_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_3_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_3_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_3_io_out_bits_imm),
    .io_out_bits_wCtrl_addr   (_decoders_3_io_out_bits_wCtrl_addr)
  );
  MultiMux1 dMux (	// src/main/scala/pipeline/decode/Du.scala:15:20
    .io_inputs_0_valid             (_decoders_0_io_out_isMatched),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_exeOp_opType (_decoders_0_io_out_bits_exeOp_opType),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_exeOp_opFunc (_decoders_0_io_out_bits_exeOp_opFunc),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_imm          (_decoders_0_io_out_bits_imm),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_reg_1_addr   (_decoders_0_io_out_bits_reg_1_addr),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_reg_2_en     (_decoders_0_io_out_bits_reg_2_en),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_reg_2_addr   (_decoders_0_io_out_bits_reg_2_addr),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_wCtrl_en     (_decoders_0_io_out_bits_wCtrl_en),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_0_bits_wCtrl_addr   (_decoders_0_io_out_bits_wCtrl_addr),	// src/main/scala/pipeline/decode/Du.scala:9:15
    .io_inputs_1_valid             (_decoders_1_io_out_isMatched),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_exeOp_opType (_decoders_1_io_out_bits_exeOp_opType),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_exeOp_opFunc (_decoders_1_io_out_bits_exeOp_opFunc),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_imm          (_decoders_1_io_out_bits_imm),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_reg_1_addr   (_decoders_1_io_out_bits_reg_1_addr),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_reg_2_addr   (_decoders_1_io_out_bits_reg_2_addr),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_wCtrl_en     (_decoders_1_io_out_bits_wCtrl_en),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_wCtrl_addr   (_decoders_1_io_out_bits_wCtrl_addr),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_1_bits_wCtrl_data   (_decoders_1_io_out_bits_wCtrl_data),	// src/main/scala/pipeline/decode/Du.scala:10:15
    .io_inputs_2_valid             (_decoders_2_io_out_isMatched),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_exeOp_opType (_decoders_2_io_out_bits_exeOp_opType),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_exeOp_opFunc (_decoders_2_io_out_bits_exeOp_opFunc),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_hasImm       (_decoders_2_io_out_bits_hasImm),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_imm          (_decoders_2_io_out_bits_imm),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_reg_1_addr   (_decoders_2_io_out_bits_reg_1_addr),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_reg_2_addr   (_decoders_2_io_out_bits_reg_2_addr),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_2_bits_wCtrl_addr   (_decoders_2_io_out_bits_wCtrl_addr),	// src/main/scala/pipeline/decode/Du.scala:11:15
    .io_inputs_3_valid             (_decoders_3_io_out_isMatched),	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_inputs_3_bits_exeOp_opType (_decoders_3_io_out_bits_exeOp_opType),	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_inputs_3_bits_exeOp_opFunc (_decoders_3_io_out_bits_exeOp_opFunc),	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_inputs_3_bits_imm          (_decoders_3_io_out_bits_imm),	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_inputs_3_bits_wCtrl_addr   (_decoders_3_io_out_bits_wCtrl_addr),	// src/main/scala/pipeline/decode/Du.scala:12:15
    .io_output_valid               (io_out_isMatched),
    .io_output_bits_exeOp_opType   (io_out_bits_exeOp_opType),
    .io_output_bits_exeOp_opFunc   (io_out_bits_exeOp_opFunc),
    .io_output_bits_hasImm         (io_out_bits_hasImm),
    .io_output_bits_imm            (io_out_bits_imm),
    .io_output_bits_reg_1_en       (io_out_bits_reg_1_en),
    .io_output_bits_reg_1_addr     (io_out_bits_reg_1_addr),
    .io_output_bits_reg_2_en       (io_out_bits_reg_2_en),
    .io_output_bits_reg_2_addr     (io_out_bits_reg_2_addr),
    .io_output_bits_wCtrl_en       (io_out_bits_wCtrl_en),
    .io_output_bits_wCtrl_addr     (io_out_bits_wCtrl_addr),
    .io_output_bits_wCtrl_data     (io_out_bits_wCtrl_data)
  );
endmodule

module DecodeStage(	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
  input         clock,	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
                reset,	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
                io_in_fetch_req,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  input  [31:0] io_in_fetch_bits_pc,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
                io_in_fetch_bits_inst,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  input         io_in_ack,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output [3:0]  io_out_decode_bits_exeOp_opType,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output [2:0]  io_out_decode_bits_exeOp_opFunc,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output        io_out_decode_bits_wCtrl_en,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output [4:0]  io_out_decode_bits_wCtrl_addr,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output [31:0] io_out_decode_bits_wCtrl_data,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output        io_out_decode_bits_operands_hasImm,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output [31:0] io_out_decode_bits_operands_imm,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
                io_out_decode_bits_operands_regData_1,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
                io_out_decode_bits_operands_regData_2,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output [4:0]  io_out_decode_readInfo_reg_1_addr,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
                io_out_decode_readInfo_reg_2_addr,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output [31:0] io_out_decode_fetchInfo_pc,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output        io_out_decode_req,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
                io_out_ack,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  input  [31:0] io_aside_in_regLeft,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
                io_aside_in_regRight,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output        io_aside_out_reg_1_en,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output [4:0]  io_aside_out_reg_1_addr,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output        io_aside_out_reg_2_en,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  output [4:0]  io_aside_out_reg_2_addr,	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
  input         io_bCtrl_isMispredict	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
);

  wire        _du_io_out_isMatched;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire [3:0]  _du_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire [2:0]  _du_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire        _du_io_out_bits_hasImm;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire [31:0] _du_io_out_bits_imm;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire        _du_io_out_bits_reg_1_en;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire [4:0]  _du_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire        _du_io_out_bits_reg_2_en;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire [4:0]  _du_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire        _du_io_out_bits_wCtrl_en;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire [4:0]  _du_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  wire [31:0] _du_io_out_bits_wCtrl_data;	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
  reg         asideOut_reg_1_en;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25
  reg  [4:0]  asideOut_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25
  reg         asideOut_reg_2_en;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25
  reg  [4:0]  asideOut_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25
  reg  [3:0]  decodeOut_bits_exeOp_opType;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg  [2:0]  decodeOut_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg         decodeOut_bits_wCtrl_en;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg  [4:0]  decodeOut_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg  [31:0] decodeOut_bits_wCtrl_data;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg         decodeOut_bits_operands_hasImm;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg  [31:0] decodeOut_bits_operands_imm;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg  [31:0] decodeOut_bits_operands_regData_1;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg  [31:0] decodeOut_bits_operands_regData_2;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg  [4:0]  decodeOut_readInfo_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg  [4:0]  decodeOut_readInfo_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg  [31:0] decodeOut_fetchInfo_pc;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg         decodeOut_req;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
  reg  [31:0] srcInfo_pc;	// src/main/scala/pipeline/decode/DecodeStage.scala:17:24
  reg  [31:0] srcInfo_inst;	// src/main/scala/pipeline/decode/DecodeStage.scala:17:24
  reg  [1:0]  stat;	// src/main/scala/pipeline/decode/DecodeStage.scala:31:21
  wire        _GEN = stat == 2'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:31:21, :33:10, :37:18
  always @(posedge clock) begin	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
    if (reset) begin	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
      asideOut_reg_1_en <= 1'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :11:25
      asideOut_reg_1_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
      asideOut_reg_2_en <= 1'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :11:25
      asideOut_reg_2_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
      decodeOut_bits_exeOp_opType <= 4'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
      decodeOut_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:15:17
      decodeOut_bits_wCtrl_en <= 1'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :13:26
      decodeOut_bits_wCtrl_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
      decodeOut_bits_wCtrl_data <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      decodeOut_bits_operands_hasImm <= 1'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :13:26
      decodeOut_bits_operands_imm <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      decodeOut_bits_operands_regData_1 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      decodeOut_bits_operands_regData_2 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      decodeOut_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
      decodeOut_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
      decodeOut_fetchInfo_pc <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      decodeOut_req <= 1'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :13:26
      srcInfo_pc <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:17:24, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      srcInfo_inst <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:17:24, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      stat <= 2'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:31:21, :33:10
    end
    else begin	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
      automatic logic _GEN_0;	// src/main/scala/pipeline/decode/DecodeStage.scala:37:18
      automatic logic _GEN_1;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25, :37:18
      automatic logic _GEN_2;	// src/main/scala/pipeline/decode/DecodeStage.scala:37:18
      automatic logic _GEN_3;	// src/main/scala/pipeline/decode/DecodeStage.scala:31:21, :37:18, :76:26, :77:16
      automatic logic _GEN_4;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :37:18
      _GEN_0 = stat == 2'h1;	// src/main/scala/pipeline/decode/DecodeStage.scala:31:21, :37:18, :41:16
      _GEN_1 = _GEN | ~(_GEN_0 & _du_io_out_isMatched);	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25, :16:18, :37:18, :54:36, :55:26
      _GEN_2 = stat == 2'h2;	// src/main/scala/pipeline/decode/DecodeStage.scala:31:21, :37:18, :52:14
      _GEN_3 = (&stat) & io_in_ack;	// src/main/scala/pipeline/decode/DecodeStage.scala:31:21, :37:18, :76:26, :77:16
      _GEN_4 = _GEN | _GEN_0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :37:18
      asideOut_reg_1_en <=
        ~io_bCtrl_isMispredict & (_GEN_1 ? asideOut_reg_1_en : _du_io_out_bits_reg_1_en);	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :11:25, :16:18, :32:32, :35:14, :37:18
      if (io_bCtrl_isMispredict) begin	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
        asideOut_reg_1_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        asideOut_reg_2_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        decodeOut_bits_exeOp_opType <= 4'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
        decodeOut_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:15:17
        decodeOut_bits_wCtrl_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        decodeOut_bits_wCtrl_data <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_bits_operands_imm <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_bits_operands_regData_1 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_bits_operands_regData_2 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        decodeOut_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        decodeOut_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
        decodeOut_fetchInfo_pc <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        stat <= 2'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:31:21, :33:10
      end
      else begin	// src/main/scala/pipeline/decode/DecodeStage.scala:8:14
        automatic logic [3:0][1:0] _GEN_5;	// src/main/scala/pipeline/decode/DecodeStage.scala:37:18, :39:32, :52:14, :60:14
        if (_GEN_1) begin	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25, :37:18
        end
        else begin	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25, :37:18
          asideOut_reg_1_addr <= _du_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25, :16:18
          asideOut_reg_2_addr <= _du_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:11:25, :16:18
        end
        if (~_GEN_4) begin	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :37:18
          if (_GEN_2) begin	// src/main/scala/pipeline/decode/DecodeStage.scala:37:18
            decodeOut_bits_exeOp_opType <= _du_io_out_bits_exeOp_opType;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :16:18
            decodeOut_bits_exeOp_opFunc <= _du_io_out_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :16:18
            decodeOut_bits_wCtrl_addr <= _du_io_out_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :16:18
            decodeOut_bits_wCtrl_data <= _du_io_out_bits_wCtrl_data;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :16:18
            decodeOut_bits_operands_imm <= _du_io_out_bits_imm;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :16:18
            decodeOut_bits_operands_regData_1 <= io_aside_in_regLeft;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
            decodeOut_bits_operands_regData_2 <= io_aside_in_regRight;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26
            decodeOut_readInfo_reg_1_addr <= _du_io_out_bits_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :16:18
            decodeOut_readInfo_reg_2_addr <= _du_io_out_bits_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :16:18
            decodeOut_fetchInfo_pc <= srcInfo_pc;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, :17:24
          end
          else if (_GEN_3) begin	// src/main/scala/pipeline/decode/DecodeStage.scala:31:21, :37:18, :76:26, :77:16
            decodeOut_bits_exeOp_opType <= 4'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
            decodeOut_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:15:17
            decodeOut_bits_wCtrl_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
            decodeOut_bits_wCtrl_data <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
            decodeOut_bits_operands_imm <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
            decodeOut_bits_operands_regData_1 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
            decodeOut_bits_operands_regData_2 <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
            decodeOut_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
            decodeOut_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/regfile/RegfileUtils.scala:9:15
            decodeOut_fetchInfo_pc <= 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:13:26, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
          end
        end
        _GEN_5 = {{_GEN_3 ? 2'h0 : stat}, {2'h3}, {2'h2}, {{1'h0, io_in_fetch_req}}};	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :31:21, :33:10, :37:18, :39:32, :41:16, :46:16, :52:14, :60:14, :76:26, :77:16
        stat <= _GEN_5[stat];	// src/main/scala/pipeline/decode/DecodeStage.scala:31:21, :37:18, :39:32, :52:14, :60:14
      end
      asideOut_reg_2_en <=
        ~io_bCtrl_isMispredict & (_GEN_1 ? asideOut_reg_2_en : _du_io_out_bits_reg_2_en);	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :11:25, :16:18, :32:32, :35:14, :37:18
      decodeOut_bits_wCtrl_en <=
        ~io_bCtrl_isMispredict
        & (_GEN_4
             ? decodeOut_bits_wCtrl_en
             : _GEN_2 ? _du_io_out_bits_wCtrl_en : ~_GEN_3 & decodeOut_bits_wCtrl_en);	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :13:26, :16:18, :31:21, :32:32, :34:15, :37:18, :65:32, :76:26, :77:16, :78:21
      decodeOut_bits_operands_hasImm <=
        ~io_bCtrl_isMispredict
        & (_GEN_4
             ? decodeOut_bits_operands_hasImm
             : _GEN_2
                 ? _du_io_out_bits_hasImm
                 : ~_GEN_3 & decodeOut_bits_operands_hasImm);	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :13:26, :16:18, :31:21, :32:32, :34:15, :37:18, :66:42, :76:26, :77:16, :78:21
      decodeOut_req <=
        ~io_bCtrl_isMispredict
        & (_GEN_4 ? decodeOut_req : _GEN_2 | ~_GEN_3 & decodeOut_req);	// src/main/scala/pipeline/decode/DecodeStage.scala:9:14, :13:26, :31:21, :32:32, :34:15, :37:18, :63:25, :76:26, :77:16, :78:21
      if (io_bCtrl_isMispredict | ~_GEN) begin	// src/main/scala/pipeline/decode/DecodeStage.scala:17:24, :32:32, :37:18
      end
      else begin	// src/main/scala/pipeline/decode/DecodeStage.scala:17:24, :32:32, :37:18
        srcInfo_pc <= io_in_fetch_req ? io_in_fetch_bits_pc : 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:17:24, :39:32, :42:19, :47:19, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
        srcInfo_inst <= io_in_fetch_req ? io_in_fetch_bits_inst : 32'h0;	// src/main/scala/pipeline/decode/DecodeStage.scala:17:24, :39:32, :42:19, :47:19, src/main/scala/pipeline/exe/ExeUtils.scala:22:23
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
      automatic logic [31:0] _RANDOM[0:9];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
        end	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
        asideOut_reg_1_en = _RANDOM[4'h0][0];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25
        asideOut_reg_1_addr = _RANDOM[4'h0][5:1];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25
        asideOut_reg_2_en = _RANDOM[4'h0][6];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25
        asideOut_reg_2_addr = _RANDOM[4'h0][11:7];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25
        decodeOut_bits_exeOp_opType = _RANDOM[4'h0][15:12];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25, :13:26
        decodeOut_bits_exeOp_opFunc = _RANDOM[4'h0][18:16];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25, :13:26
        decodeOut_bits_wCtrl_en = _RANDOM[4'h0][19];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25, :13:26
        decodeOut_bits_wCtrl_addr = _RANDOM[4'h0][24:20];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25, :13:26
        decodeOut_bits_wCtrl_data = {_RANDOM[4'h0][31:25], _RANDOM[4'h1][24:0]};	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25, :13:26
        decodeOut_bits_operands_hasImm = _RANDOM[4'h1][25];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
        decodeOut_bits_operands_imm = {_RANDOM[4'h1][31:26], _RANDOM[4'h2][25:0]};	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
        decodeOut_bits_operands_regData_1 = {_RANDOM[4'h2][31:26], _RANDOM[4'h3][25:0]};	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
        decodeOut_bits_operands_regData_2 = {_RANDOM[4'h3][31:26], _RANDOM[4'h4][25:0]};	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
        decodeOut_readInfo_reg_1_addr = _RANDOM[4'h4][31:27];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
        decodeOut_readInfo_reg_2_addr = _RANDOM[4'h5][5:1];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
        decodeOut_fetchInfo_pc = {_RANDOM[4'h5][31:6], _RANDOM[4'h6][5:0]};	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
        decodeOut_req = _RANDOM[4'h7][6];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
        srcInfo_pc = {_RANDOM[4'h7][31:7], _RANDOM[4'h8][6:0]};	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26, :17:24
        srcInfo_inst = {_RANDOM[4'h8][31:7], _RANDOM[4'h9][6:0]};	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :17:24
        stat = _RANDOM[4'h9][8:7];	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :17:24, :31:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Du du (	// src/main/scala/pipeline/decode/DecodeStage.scala:16:18
    .io_in_pc                 (srcInfo_pc),	// src/main/scala/pipeline/decode/DecodeStage.scala:17:24
    .io_in_inst               (srcInfo_inst),	// src/main/scala/pipeline/decode/DecodeStage.scala:17:24
    .io_out_isMatched         (_du_io_out_isMatched),
    .io_out_bits_exeOp_opType (_du_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_du_io_out_bits_exeOp_opFunc),
    .io_out_bits_hasImm       (_du_io_out_bits_hasImm),
    .io_out_bits_imm          (_du_io_out_bits_imm),
    .io_out_bits_reg_1_en     (_du_io_out_bits_reg_1_en),
    .io_out_bits_reg_1_addr   (_du_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_en     (_du_io_out_bits_reg_2_en),
    .io_out_bits_reg_2_addr   (_du_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_du_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_du_io_out_bits_wCtrl_addr),
    .io_out_bits_wCtrl_data   (_du_io_out_bits_wCtrl_data)
  );
  assign io_out_decode_bits_exeOp_opType = decodeOut_bits_exeOp_opType;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_bits_exeOp_opFunc = decodeOut_bits_exeOp_opFunc;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_bits_wCtrl_en = decodeOut_bits_wCtrl_en;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_bits_wCtrl_addr = decodeOut_bits_wCtrl_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_bits_wCtrl_data = decodeOut_bits_wCtrl_data;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_bits_operands_hasImm = decodeOut_bits_operands_hasImm;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_bits_operands_imm = decodeOut_bits_operands_imm;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_bits_operands_regData_1 = decodeOut_bits_operands_regData_1;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_bits_operands_regData_2 = decodeOut_bits_operands_regData_2;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_readInfo_reg_1_addr = decodeOut_readInfo_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_readInfo_reg_2_addr = decodeOut_readInfo_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_fetchInfo_pc = decodeOut_fetchInfo_pc;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_decode_req = decodeOut_req;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :13:26
  assign io_out_ack = ~io_bCtrl_isMispredict & _GEN & io_in_fetch_req;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :9:14, :32:32, :37:18
  assign io_aside_out_reg_1_en = asideOut_reg_1_en;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25
  assign io_aside_out_reg_1_addr = asideOut_reg_1_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25
  assign io_aside_out_reg_2_en = asideOut_reg_2_en;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25
  assign io_aside_out_reg_2_addr = asideOut_reg_2_addr;	// src/main/scala/pipeline/decode/DecodeStage.scala:7:7, :11:25
endmodule

module Alu(	// src/main/scala/pipeline/exe/Alu.scala:8:7
  input  [3:0]  io_in_op_opType,	// src/main/scala/pipeline/exe/Alu.scala:9:14
  input  [2:0]  io_in_op_opFunc,	// src/main/scala/pipeline/exe/Alu.scala:9:14
  input  [31:0] io_in_operand_left,	// src/main/scala/pipeline/exe/Alu.scala:9:14
                io_in_operand_right,	// src/main/scala/pipeline/exe/Alu.scala:9:14
  output [31:0] io_out_res	// src/main/scala/pipeline/exe/Alu.scala:9:14
);

  wire             _GEN = io_in_op_opFunc == 3'h0;	// src/main/scala/pipeline/exe/Alu.scala:20:32
  wire             _GEN_0 = io_in_op_opFunc == 3'h1;	// src/main/scala/pipeline/exe/Alu.scala:20:32
  wire             _GEN_1 = io_in_op_opFunc == 3'h2;	// src/main/scala/pipeline/exe/Alu.scala:20:32
  wire [7:0][31:0] _GEN_2 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {io_in_operand_left * io_in_operand_right},
     {io_in_operand_left - io_in_operand_right},
     {{31'h0, io_in_operand_left < io_in_operand_right}},
     {io_in_operand_left + io_in_operand_right},
     {32'h0}};	// src/main/scala/pipeline/exe/Alu.scala:13:7, :20:32, :22:15, :25:{15,31}, :28:{15,28,37}, :31:{15,31}, :34:{15,31}
  wire [62:0]      _res_T_22 = {31'h0, io_in_operand_left} << io_in_operand_right[4:0];	// src/main/scala/pipeline/exe/Alu.scala:28:28, :60:{23,31}
  assign io_out_res =
    io_in_op_opType == 4'h0
      ? 32'h0
      : io_in_op_opType == 4'h3
          ? _GEN_2[io_in_op_opFunc]
          : io_in_op_opType == 4'h1
              ? (_GEN
                   ? 32'h0
                   : _GEN_0
                       ? io_in_operand_left | io_in_operand_right
                       : io_in_op_opFunc == 3'h3
                           ? io_in_operand_left & io_in_operand_right
                           : _GEN_1 ? io_in_operand_left ^ io_in_operand_right : 32'h0)
              : io_in_op_opType == 4'h2
                  ? (_GEN
                       ? 32'h0
                       : _GEN_1
                           ? _res_T_22[31:0]
                           : _GEN_0
                               ? io_in_operand_left >> io_in_operand_right[4:0]
                               : 32'h0)
                  : io_in_op_opType == 4'h6 | io_in_op_opType == 4'h7
                      ? io_in_operand_left + io_in_operand_right
                      : 32'h0;	// src/main/scala/pipeline/exe/Alu.scala:8:7, :13:7, :15:28, :17:11, :20:32, :22:15, :25:15, :28:15, :31:15, :34:15, :39:32, :41:15, :44:{15,23}, :47:{15,23}, :50:{15,23}, :55:32, :57:15, :60:{15,23}, :63:{15,23,31}, :68:{11,27}
endmodule

module ExeStage(	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
  input         clock,	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
                reset,	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
  input  [3:0]  io_in_decode_bits_exeOp_opType,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input  [2:0]  io_in_decode_bits_exeOp_opFunc,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input         io_in_decode_bits_wCtrl_en,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input  [4:0]  io_in_decode_bits_wCtrl_addr,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input  [31:0] io_in_decode_bits_wCtrl_data,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input         io_in_decode_bits_operands_hasImm,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input  [31:0] io_in_decode_bits_operands_imm,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
                io_in_decode_bits_operands_regData_1,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
                io_in_decode_bits_operands_regData_2,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input  [4:0]  io_in_decode_readInfo_reg_1_addr,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
                io_in_decode_readInfo_reg_2_addr,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input  [31:0] io_in_decode_fetchInfo_pc,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input         io_in_decode_req,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  output        io_out_ack,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
                io_out_exe_bits_en,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  output [4:0]  io_out_exe_bits_addr,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  output [31:0] io_out_exe_bits_data,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input  [31:0] io_aside_in_rdata,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  input         io_aside_in_rrdy,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
                io_aside_in_rvalid,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
                io_aside_in_wrdy,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
                io_aside_in_wdone,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  output        io_aside_out_rreq,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
                io_aside_out_wreq,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  output [3:0]  io_aside_out_byteSelN,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  output [31:0] io_aside_out_addr,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
                io_aside_out_wdata,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  output        io_bCtrl_isMispredict,	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
  output [31:0] io_bCtrl_npc	// src/main/scala/pipeline/exe/ExeStage.scala:11:14
);

  wire [31:0]     _alu_io_out_res;	// src/main/scala/pipeline/exe/ExeStage.scala:29:19
  wire [3:0][3:0] _GEN = '{4'h7, 4'hB, 4'hD, 4'hE};	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :130:39, :132:37, :135:37, :138:37, :141:37
  reg             outReg_bits_en;	// src/main/scala/pipeline/exe/ExeStage.scala:17:31
  reg  [4:0]      outReg_bits_addr;	// src/main/scala/pipeline/exe/ExeStage.scala:17:31
  reg  [31:0]     outReg_bits_data;	// src/main/scala/pipeline/exe/ExeStage.scala:17:31
  reg             bCtrlOutReg_isMispredict;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43
  reg  [31:0]     bCtrlOutReg_npc;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43
  reg  [3:0]      srcInfo_exeOp_opType;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
  reg  [2:0]      srcInfo_exeOp_opFunc;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
  reg             srcInfo_wCtrl_en;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
  reg  [4:0]      srcInfo_wCtrl_addr;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
  reg  [31:0]     srcInfo_wCtrl_data;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
  reg             srcInfo_operands_hasImm;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
  reg  [31:0]     srcInfo_operands_imm;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
  reg  [31:0]     srcInfo_operands_regData_1;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
  reg  [31:0]     srcInfo_operands_regData_2;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
  reg  [31:0]     fetchInfo_pc;	// src/main/scala/pipeline/exe/ExeStage.scala:23:26
  reg             preLoad;	// src/main/scala/pipeline/exe/ExeStage.scala:25:24
  reg  [4:0]      preLoadAddr;	// src/main/scala/pipeline/exe/ExeStage.scala:26:28
  reg  [31:0]     preLoadData;	// src/main/scala/pipeline/exe/ExeStage.scala:27:28
  reg  [2:0]      stat;	// src/main/scala/pipeline/exe/ExeStage.scala:41:21
  wire            _GEN_0 = stat == 3'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:41:21, :42:16, src/main/scala/pipeline/exe/ExeUtils.scala:15:17
  wire            _GEN_1 = stat == 3'h1;	// src/main/scala/pipeline/exe/ExeStage.scala:41:21, :42:16, :59:18
  wire            _GEN_2 = stat == 3'h2;	// src/main/scala/pipeline/exe/ExeStage.scala:41:21, :42:16, :47:18
  wire            _GEN_3 = srcInfo_exeOp_opFunc == 3'h2;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :47:18, :88:40
  wire            _GEN_4 = stat == 3'h3;	// src/main/scala/pipeline/exe/ExeStage.scala:41:21, :42:16, :51:18
  wire [3:0]      _GEN_5 = _GEN[_alu_io_out_res[1:0]];	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :29:19, :130:{32,39}, :132:37, :135:37, :138:37, :141:37
  wire            _GEN_6 = stat == 3'h4;	// src/main/scala/pipeline/exe/ExeStage.scala:41:21, :42:16, :45:49
  wire            _GEN_7 = _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :42:16
  wire            _GEN_8 = stat == 3'h5;	// src/main/scala/pipeline/exe/ExeStage.scala:41:21, :42:16, :45:49
  wire            _GEN_9 = _GEN_8 & io_aside_in_wrdy;	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :42:16, :162:31, :180:27
  wire            _GEN_10 = _GEN_0 | _GEN_1 | _GEN_2 | _GEN_4 | _GEN_6;	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :42:16
  always @(posedge clock) begin	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
    if (reset) begin	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
      outReg_bits_en <= 1'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:12:14, :17:31
      outReg_bits_addr <= 5'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:17:31, :26:28
      outReg_bits_data <= 32'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:17:31, :27:28
      bCtrlOutReg_isMispredict <= 1'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:12:14, :19:43
      bCtrlOutReg_npc <= 32'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :27:28
      srcInfo_exeOp_opType <= 4'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :22:24
      srcInfo_exeOp_opFunc <= 3'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, src/main/scala/pipeline/exe/ExeUtils.scala:15:17
      srcInfo_wCtrl_en <= 1'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:12:14, :22:24
      srcInfo_wCtrl_addr <= 5'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :26:28
      srcInfo_wCtrl_data <= 32'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :27:28
      srcInfo_operands_hasImm <= 1'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:12:14, :22:24
      srcInfo_operands_imm <= 32'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :27:28
      srcInfo_operands_regData_1 <= 32'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :27:28
      srcInfo_operands_regData_2 <= 32'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :27:28
      fetchInfo_pc <= 32'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:23:26, :27:28
      preLoad <= 1'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:12:14, :25:24
      preLoadAddr <= 5'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:26:28
      preLoadData <= 32'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:27:28
      stat <= 3'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:41:21, src/main/scala/pipeline/exe/ExeUtils.scala:15:17
    end
    else begin	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
      automatic logic             _GEN_11;	// src/main/scala/pipeline/exe/ExeStage.scala:45:49
      automatic logic             _GEN_12;	// src/main/scala/pipeline/exe/ExeStage.scala:45:49
      automatic logic             _GEN_13;	// src/main/scala/pipeline/exe/ExeStage.scala:45:49
      automatic logic             _GEN_14;	// src/main/scala/pipeline/exe/ExeStage.scala:45:49
      automatic logic             _GEN_15;	// src/main/scala/pipeline/exe/ExeStage.scala:42:16
      automatic logic [7:0]       _GEN_16;	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :17:31, :42:16, :79:24, :85:19, :152:33, :187:32
      automatic logic [7:0][4:0]  _GEN_17;	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :17:31, :42:16, :80:26, :85:19, :152:33, :187:32, :196:14
      automatic logic [7:0][31:0] _GEN_18;	// src/main/scala/pipeline/exe/ExeStage.scala:17:31, :42:16, :81:26, :85:19, :152:33, :187:32, :196:14
      automatic logic [7:0][2:0]  _GEN_19;	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :41:21, :42:16, :44:31, :78:14, :84:12, :128:31, :152:33, :162:31, :187:32, :195:12
      _GEN_11 =
        io_in_decode_bits_exeOp_opType == 4'h4 | io_in_decode_bits_exeOp_opType == 4'h5;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :45:49
      _GEN_12 = io_in_decode_bits_exeOp_opType == 4'h6;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :45:49
      _GEN_13 = io_in_decode_bits_exeOp_opType == 4'h7;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :45:49
      _GEN_14 =
        io_in_decode_bits_exeOp_opType == 4'h1 | io_in_decode_bits_exeOp_opType == 4'h3
        | io_in_decode_bits_exeOp_opType == 4'h2;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :45:49
      _GEN_15 = stat != 3'h7;	// src/main/scala/pipeline/exe/ExeStage.scala:41:21, :42:16, :45:49
      _GEN_16 =
        {{_GEN_15 & outReg_bits_en},
         {io_aside_in_wdone ? srcInfo_wCtrl_en : outReg_bits_en},
         {outReg_bits_en},
         {io_aside_in_rvalid ? srcInfo_wCtrl_en : outReg_bits_en},
         {outReg_bits_en},
         {srcInfo_wCtrl_en},
         {srcInfo_wCtrl_en},
         {outReg_bits_en}};	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :17:31, :22:24, :42:16, :79:24, :85:19, :152:33, :154:24, :187:32, :189:24, :196:14
      outReg_bits_en <= _GEN_16[stat];	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :17:31, :41:21, :42:16, :79:24, :85:19, :152:33, :187:32
      _GEN_17 =
        {{5'h0},
         {io_aside_in_wdone ? srcInfo_wCtrl_addr : outReg_bits_addr},
         {outReg_bits_addr},
         {io_aside_in_rvalid ? srcInfo_wCtrl_addr : outReg_bits_addr},
         {outReg_bits_addr},
         {srcInfo_wCtrl_addr},
         {srcInfo_wCtrl_addr},
         {outReg_bits_addr}};	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :17:31, :22:24, :26:28, :42:16, :80:26, :85:19, :152:33, :155:26, :187:32, :190:26, :196:14
      outReg_bits_addr <= _GEN_17[stat];	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :17:31, :41:21, :42:16, :80:26, :85:19, :152:33, :187:32, :196:14
      _GEN_18 =
        {{32'h0},
         {io_aside_in_wdone ? srcInfo_wCtrl_data : outReg_bits_data},
         {outReg_bits_data},
         {io_aside_in_rvalid ? io_aside_in_rdata : outReg_bits_data},
         {outReg_bits_data},
         {srcInfo_wCtrl_data},
         {_alu_io_out_res},
         {outReg_bits_data}};	// src/main/scala/pipeline/exe/ExeStage.scala:17:31, :22:24, :27:28, :29:19, :42:16, :81:26, :85:19, :152:33, :156:26, :187:32, :191:26, :196:14
      outReg_bits_data <= _GEN_18[stat];	// src/main/scala/pipeline/exe/ExeStage.scala:17:31, :41:21, :42:16, :81:26, :85:19, :152:33, :187:32, :196:14
      if (~(_GEN_0 | _GEN_1)) begin	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :42:16
        if (_GEN_2) begin	// src/main/scala/pipeline/exe/ExeStage.scala:42:16
          automatic logic _GEN_20;	// src/main/scala/pipeline/exe/ExeStage.scala:88:40
          _GEN_20 = srcInfo_exeOp_opFunc == 3'h1;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :59:18, :88:40
          if (srcInfo_exeOp_opType == 4'h4) begin	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :22:24, :86:37
            automatic logic             _GEN_21;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :90:{55,94}, :91:42
            automatic logic             _GEN_22;	// src/main/scala/pipeline/exe/ExeStage.scala:102:55
            automatic logic [7:0][31:0] _GEN_23;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :88:40, :90:94, :96:94, :102:93, :109:31, :113:31
            _GEN_21 = srcInfo_operands_regData_1 == srcInfo_operands_regData_2;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :22:24, :90:{55,94}, :91:42
            _GEN_22 =
              $signed(srcInfo_operands_regData_1) >= $signed(srcInfo_operands_regData_2);	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :102:55
            if (_GEN_20)	// src/main/scala/pipeline/exe/ExeStage.scala:88:40
              bCtrlOutReg_isMispredict <= ~_GEN_21 | bCtrlOutReg_isMispredict;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :90:{55,94}, :91:42
            else if (_GEN_3)	// src/main/scala/pipeline/exe/ExeStage.scala:88:40
              bCtrlOutReg_isMispredict <= _GEN_21 | bCtrlOutReg_isMispredict;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :90:{55,94}, :91:42, :96:94, :97:42
            else if (srcInfo_exeOp_opFunc == 3'h3)	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :51:18, :88:40
              bCtrlOutReg_isMispredict <= _GEN_22 | bCtrlOutReg_isMispredict;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :102:{55,93}, :103:42
            else	// src/main/scala/pipeline/exe/ExeStage.scala:88:40
              bCtrlOutReg_isMispredict <=
                srcInfo_exeOp_opFunc == 3'h4 | srcInfo_exeOp_opFunc == 3'h5
                | bCtrlOutReg_isMispredict;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :22:24, :45:49, :88:40, :108:40, :112:40
            _GEN_23 =
              {{bCtrlOutReg_npc},
               {bCtrlOutReg_npc},
               {fetchInfo_pc + srcInfo_operands_imm},
               {fetchInfo_pc + srcInfo_operands_imm},
               {_GEN_22 ? fetchInfo_pc + srcInfo_operands_imm : bCtrlOutReg_npc},
               {_GEN_21 ? fetchInfo_pc + srcInfo_operands_imm : bCtrlOutReg_npc},
               {_GEN_21 ? bCtrlOutReg_npc : fetchInfo_pc + srcInfo_operands_imm},
               {bCtrlOutReg_npc}};	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :22:24, :23:26, :88:40, :90:{55,94}, :91:42, :92:{33,57}, :96:94, :98:{33,57}, :102:{55,93}, :104:{33,57}, :109:{31,55}, :113:{31,55}
            bCtrlOutReg_npc <= _GEN_23[srcInfo_exeOp_opFunc];	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :22:24, :88:40, :90:94, :96:94, :102:93, :109:31, :113:31
          end
          else begin	// src/main/scala/pipeline/exe/ExeStage.scala:86:37
            automatic logic _GEN_24;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :86:37, :118:40, :120:40
            _GEN_24 = srcInfo_exeOp_opType == 4'h5 & _GEN_20;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :19:43, :22:24, :86:37, :88:40, :118:40, :120:40
            bCtrlOutReg_isMispredict <= _GEN_24 | bCtrlOutReg_isMispredict;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :86:37, :118:40, :120:40
            if (_GEN_24)	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :86:37, :118:40, :120:40
              bCtrlOutReg_npc <= fetchInfo_pc + srcInfo_operands_imm;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :22:24, :23:26, :121:55
          end
        end
        else begin	// src/main/scala/pipeline/exe/ExeStage.scala:42:16
          automatic logic _GEN_25;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :42:16
          _GEN_25 = _GEN_4 | _GEN_6 | _GEN_8 | stat == 3'h6 | _GEN_15;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :41:21, :42:16, :45:49
          bCtrlOutReg_isMispredict <= _GEN_25 & bCtrlOutReg_isMispredict;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :42:16
          if (_GEN_25) begin	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :42:16
          end
          else	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :42:16
            bCtrlOutReg_npc <= 32'h0;	// src/main/scala/pipeline/exe/ExeStage.scala:19:43, :27:28
        end
      end
      if (_GEN_0 & io_in_decode_req) begin	// src/main/scala/pipeline/exe/ExeStage.scala:25:24, :42:16, :44:31, :45:49
        srcInfo_exeOp_opType <= io_in_decode_bits_exeOp_opType;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
        srcInfo_exeOp_opFunc <= io_in_decode_bits_exeOp_opFunc;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
        srcInfo_wCtrl_en <= io_in_decode_bits_wCtrl_en;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
        srcInfo_wCtrl_addr <= io_in_decode_bits_wCtrl_addr;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
        srcInfo_wCtrl_data <= io_in_decode_bits_wCtrl_data;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
        srcInfo_operands_hasImm <= io_in_decode_bits_operands_hasImm;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
        srcInfo_operands_imm <= io_in_decode_bits_operands_imm;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
        srcInfo_operands_regData_1 <=
          preLoad & preLoadAddr == io_in_decode_readInfo_reg_1_addr
            ? preLoadData
            : io_in_decode_bits_operands_regData_1;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :25:24, :26:28, :27:28, :64:17, :65:{22,37,75}, :66:38
        srcInfo_operands_regData_2 <=
          preLoad & preLoadAddr == io_in_decode_readInfo_reg_2_addr
            ? preLoadData
            : io_in_decode_bits_operands_regData_2;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :25:24, :26:28, :27:28, :64:17, :68:{22,37,75}, :69:38
        fetchInfo_pc <= io_in_decode_fetchInfo_pc;	// src/main/scala/pipeline/exe/ExeStage.scala:23:26
        preLoad <= ~_GEN_11 & (_GEN_12 | ~(_GEN_13 | _GEN_14) & preLoad);	// src/main/scala/pipeline/exe/ExeStage.scala:25:24, :45:49, :48:21, :52:21, :56:21, :60:21
      end
      if (_GEN_0 | _GEN_1 | _GEN_2 | _GEN_4 | ~(_GEN_6 & io_aside_in_rvalid)) begin	// src/main/scala/pipeline/exe/ExeStage.scala:26:28, :27:28, :42:16, :152:33, :157:21
      end
      else begin	// src/main/scala/pipeline/exe/ExeStage.scala:27:28, :42:16
        preLoadAddr <= srcInfo_wCtrl_addr;	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :26:28
        preLoadData <= io_aside_in_rdata;	// src/main/scala/pipeline/exe/ExeStage.scala:27:28
      end
      _GEN_19 =
        {{3'h0},
         {io_aside_in_wdone ? 3'h7 : stat},
         {io_aside_in_wrdy ? 3'h6 : stat},
         {io_aside_in_rvalid ? 3'h7 : stat},
         {io_aside_in_rrdy ? 3'h4 : stat},
         {3'h7},
         {3'h7},
         {io_in_decode_req
            ? (_GEN_11 ? 3'h2 : _GEN_12 ? 3'h3 : _GEN_13 ? 3'h5 : _GEN_14 ? 3'h1 : stat)
            : stat}};	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :41:21, :42:16, :44:31, :45:49, :47:18, :51:18, :55:18, :59:18, :78:14, :84:12, :128:31, :147:14, :152:33, :153:14, :162:31, :182:14, :187:32, :188:14, :195:12, src/main/scala/pipeline/exe/ExeUtils.scala:15:17
      stat <= _GEN_19[stat];	// src/main/scala/pipeline/exe/ExeStage.scala:14:16, :41:21, :42:16, :44:31, :78:14, :84:12, :128:31, :152:33, :162:31, :187:32, :195:12
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
      automatic logic [31:0] _RANDOM[0:9];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
        end	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
        outReg_bits_en = _RANDOM[4'h0][0];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :17:31
        outReg_bits_addr = _RANDOM[4'h0][5:1];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :17:31
        outReg_bits_data = {_RANDOM[4'h0][31:6], _RANDOM[4'h1][5:0]};	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :17:31
        bCtrlOutReg_isMispredict = _RANDOM[4'h1][6];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :17:31, :19:43
        bCtrlOutReg_npc = {_RANDOM[4'h1][31:7], _RANDOM[4'h2][6:0]};	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :17:31, :19:43
        srcInfo_exeOp_opType = _RANDOM[4'h2][10:7];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :19:43, :22:24
        srcInfo_exeOp_opFunc = _RANDOM[4'h2][13:11];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :19:43, :22:24
        srcInfo_wCtrl_en = _RANDOM[4'h2][14];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :19:43, :22:24
        srcInfo_wCtrl_addr = _RANDOM[4'h2][19:15];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :19:43, :22:24
        srcInfo_wCtrl_data = {_RANDOM[4'h2][31:20], _RANDOM[4'h3][19:0]};	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :19:43, :22:24
        srcInfo_operands_hasImm = _RANDOM[4'h3][20];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :22:24
        srcInfo_operands_imm = {_RANDOM[4'h3][31:21], _RANDOM[4'h4][20:0]};	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :22:24
        srcInfo_operands_regData_1 = {_RANDOM[4'h4][31:21], _RANDOM[4'h5][20:0]};	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :22:24
        srcInfo_operands_regData_2 = {_RANDOM[4'h5][31:21], _RANDOM[4'h6][20:0]};	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :22:24
        fetchInfo_pc = {_RANDOM[4'h6][31:21], _RANDOM[4'h7][20:0]};	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :22:24, :23:26
        preLoad = _RANDOM[4'h8][21];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :25:24
        preLoadAddr = _RANDOM[4'h8][26:22];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :25:24, :26:28
        preLoadData = {_RANDOM[4'h8][31:27], _RANDOM[4'h9][26:0]};	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :25:24, :27:28
        stat = _RANDOM[4'h9][29:27];	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :27:28, :41:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/pipeline/exe/ExeStage.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Alu alu (	// src/main/scala/pipeline/exe/ExeStage.scala:29:19
    .io_in_op_opType     (srcInfo_exeOp_opType),	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
    .io_in_op_opFunc     (srcInfo_exeOp_opFunc),	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
    .io_in_operand_left  (srcInfo_operands_regData_1),	// src/main/scala/pipeline/exe/ExeStage.scala:22:24
    .io_in_operand_right
      (srcInfo_operands_hasImm ? srcInfo_operands_imm : srcInfo_operands_regData_2),	// src/main/scala/pipeline/exe/ExeStage.scala:22:24, :32:34, :33:29, :35:29
    .io_out_res          (_alu_io_out_res)
  );
  assign io_out_ack = _GEN_0 & io_in_decode_req;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :12:14, :42:16, :44:31
  assign io_out_exe_bits_en = outReg_bits_en;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :17:31
  assign io_out_exe_bits_addr = outReg_bits_addr;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :17:31
  assign io_out_exe_bits_data = outReg_bits_data;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :17:31
  assign io_aside_out_rreq = ~_GEN_7 & _GEN_4 & io_aside_in_rrdy;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :14:16, :42:16
  assign io_aside_out_wreq = ~_GEN_10 & _GEN_8 & io_aside_in_wrdy;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :14:16, :42:16
  assign io_aside_out_byteSelN =
    _GEN_7
      ? 4'h0
      : _GEN_4
          ? (io_aside_in_rrdy & _GEN_3 ? _GEN_5 : 4'h0)
          : _GEN_6 | ~(_GEN_8 & io_aside_in_wrdy & _GEN_3) ? 4'h0 : _GEN_5;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :14:16, :42:16, :88:40, :128:31, :129:51, :130:39, :132:37, :162:31, :163:52, :164:39
  assign io_aside_out_addr =
    _GEN_7
      ? 32'h0
      : _GEN_4
          ? (io_aside_in_rrdy ? _alu_io_out_res : 32'h0)
          : _GEN_6 | ~_GEN_9 ? 32'h0 : _alu_io_out_res;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :14:16, :27:28, :29:19, :42:16, :128:31, :146:27, :162:31, :180:27
  assign io_aside_out_wdata = _GEN_10 | ~_GEN_9 ? 32'h0 : srcInfo_operands_regData_2;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :14:16, :22:24, :27:28, :42:16, :162:31, :180:27
  assign io_bCtrl_isMispredict = bCtrlOutReg_isMispredict;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :19:43
  assign io_bCtrl_npc = bCtrlOutReg_npc;	// src/main/scala/pipeline/exe/ExeStage.scala:10:7, :19:43
endmodule

// external module async_transmitter

// external module async_receiver

module BetaBus(	// src/main/scala/bus/BetaBus.scala:17:7
  input         clock,	// src/main/scala/bus/BetaBus.scala:17:7
                reset,	// src/main/scala/bus/BetaBus.scala:17:7
                io_instChannel_req_req,	// src/main/scala/bus/BetaBus.scala:18:14
  input  [31:0] io_instChannel_req_pc,	// src/main/scala/bus/BetaBus.scala:18:14
  output [31:0] io_instChannel_rspns_inst,	// src/main/scala/bus/BetaBus.scala:18:14
  output        io_instChannel_rspns_rrdy,	// src/main/scala/bus/BetaBus.scala:18:14
                io_instChannel_rspns_rvalid,	// src/main/scala/bus/BetaBus.scala:18:14
  input         io_dataChannel_req_rreq,	// src/main/scala/bus/BetaBus.scala:18:14
                io_dataChannel_req_wreq,	// src/main/scala/bus/BetaBus.scala:18:14
  input  [3:0]  io_dataChannel_req_byteSelN,	// src/main/scala/bus/BetaBus.scala:18:14
  input  [31:0] io_dataChannel_req_addr,	// src/main/scala/bus/BetaBus.scala:18:14
                io_dataChannel_req_wdata,	// src/main/scala/bus/BetaBus.scala:18:14
  output [31:0] io_dataChannel_rspns_rdata,	// src/main/scala/bus/BetaBus.scala:18:14
  output        io_dataChannel_rspns_rrdy,	// src/main/scala/bus/BetaBus.scala:18:14
                io_dataChannel_rspns_rvalid,	// src/main/scala/bus/BetaBus.scala:18:14
                io_dataChannel_rspns_wrdy,	// src/main/scala/bus/BetaBus.scala:18:14
                io_dataChannel_rspns_wdone,	// src/main/scala/bus/BetaBus.scala:18:14
  input  [31:0] io_baseRam_rspns_rData,	// src/main/scala/bus/BetaBus.scala:18:14
  output [31:0] io_baseRam_req_wData,	// src/main/scala/bus/BetaBus.scala:18:14
  output [19:0] io_baseRam_req_addr,	// src/main/scala/bus/BetaBus.scala:18:14
  output [3:0]  io_baseRam_req_byteSelN,	// src/main/scala/bus/BetaBus.scala:18:14
  output        io_baseRam_req_ce,	// src/main/scala/bus/BetaBus.scala:18:14
                io_baseRam_req_oe,	// src/main/scala/bus/BetaBus.scala:18:14
                io_baseRam_req_we,	// src/main/scala/bus/BetaBus.scala:18:14
  input  [31:0] io_extRam_rspns_rData,	// src/main/scala/bus/BetaBus.scala:18:14
  output [31:0] io_extRam_req_wData,	// src/main/scala/bus/BetaBus.scala:18:14
  output [19:0] io_extRam_req_addr,	// src/main/scala/bus/BetaBus.scala:18:14
  output [3:0]  io_extRam_req_byteSelN,	// src/main/scala/bus/BetaBus.scala:18:14
  output        io_extRam_req_ce,	// src/main/scala/bus/BetaBus.scala:18:14
                io_extRam_req_oe,	// src/main/scala/bus/BetaBus.scala:18:14
                io_extRam_req_we,	// src/main/scala/bus/BetaBus.scala:18:14
                io_uart_txd,	// src/main/scala/bus/BetaBus.scala:18:14
  input         io_uart_rxd	// src/main/scala/bus/BetaBus.scala:18:14
);

  wire        _uartReceiver_RxD_data_ready;	// src/main/scala/bus/BetaBus.scala:28:28
  wire [7:0]  _uartReceiver_RxD_data;	// src/main/scala/bus/BetaBus.scala:28:28
  wire        _uartTransmitter_TxD_busy;	// src/main/scala/bus/BetaBus.scala:27:31
  reg  [31:0] instReg_inst;	// src/main/scala/bus/BetaBus.scala:49:24
  reg         instReg_rrdy;	// src/main/scala/bus/BetaBus.scala:49:24
  reg         instReg_rvalid;	// src/main/scala/bus/BetaBus.scala:49:24
  reg  [31:0] dataReg_rdata;	// src/main/scala/bus/BetaBus.scala:50:24
  reg         dataReg_rrdy;	// src/main/scala/bus/BetaBus.scala:50:24
  reg         dataReg_rvalid;	// src/main/scala/bus/BetaBus.scala:50:24
  reg         dataReg_wrdy;	// src/main/scala/bus/BetaBus.scala:50:24
  reg         dataReg_wdone;	// src/main/scala/bus/BetaBus.scala:50:24
  reg  [31:0] boutReg_wData;	// src/main/scala/bus/BetaBus.scala:56:24
  reg  [19:0] boutReg_addr;	// src/main/scala/bus/BetaBus.scala:56:24
  reg  [3:0]  boutReg_byteSelN;	// src/main/scala/bus/BetaBus.scala:56:24
  reg         boutReg_ce;	// src/main/scala/bus/BetaBus.scala:56:24
  reg         boutReg_oe;	// src/main/scala/bus/BetaBus.scala:56:24
  reg         boutReg_we;	// src/main/scala/bus/BetaBus.scala:56:24
  reg  [31:0] eoutReg_wData;	// src/main/scala/bus/BetaBus.scala:57:24
  reg  [19:0] eoutReg_addr;	// src/main/scala/bus/BetaBus.scala:57:24
  reg  [3:0]  eoutReg_byteSelN;	// src/main/scala/bus/BetaBus.scala:57:24
  reg         eoutReg_ce;	// src/main/scala/bus/BetaBus.scala:57:24
  reg         eoutReg_oe;	// src/main/scala/bus/BetaBus.scala:57:24
  reg         eoutReg_we;	// src/main/scala/bus/BetaBus.scala:57:24
  reg  [1:0]  istat;	// src/main/scala/bus/BetaBus.scala:71:22
  reg  [31:0] instReqBuf_pc;	// src/main/scala/bus/BetaBus.scala:72:27
  reg  [3:0]  dstat;	// src/main/scala/bus/BetaBus.scala:89:22
  reg         dataReqBuf_rreq;	// src/main/scala/bus/BetaBus.scala:90:27
  reg         dataReqBuf_wreq;	// src/main/scala/bus/BetaBus.scala:90:27
  reg  [3:0]  dataReqBuf_byteSelN;	// src/main/scala/bus/BetaBus.scala:90:27
  reg  [31:0] dataReqBuf_addr;	// src/main/scala/bus/BetaBus.scala:90:27
  reg  [31:0] dataReqBuf_wdata;	// src/main/scala/bus/BetaBus.scala:90:27
  wire        _GEN = dstat == 4'h1;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :130:17
  wire        _GEN_0 = dstat == 4'h3;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :130:17
  wire        _GEN_1 = dstat == 4'h4;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :130:17
  wire        _GEN_2 = dstat == 4'h2;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :130:17
  wire        _GEN_3 = dstat == 4'h5;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :130:17
  wire        _GEN_4 = dstat == 4'h6;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :130:17
  wire        _GEN_5 = dstat == 4'h7;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :130:17
  wire        _GEN_6 = dstat == 4'h8;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :130:17
  wire        _GEN_7 = _GEN_5 | _GEN_6;	// src/main/scala/bus/BetaBus.scala:50:24, :130:17, :271:22, :276:22
  wire        _GEN_8 = dstat == 4'h9;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :130:17
  wire        _GEN_9 =
    ~(|dstat) | _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_7;	// src/main/scala/bus/BetaBus.scala:34:10, :50:24, :89:22, :91:25, :130:17, :135:14, :271:22, :276:22
  always @(posedge clock) begin	// src/main/scala/bus/BetaBus.scala:17:7
    if (reset) begin	// src/main/scala/bus/BetaBus.scala:17:7
      instReg_inst <= 32'h0;	// src/main/scala/bus/BetaBus.scala:49:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
      instReg_rrdy <= 1'h0;	// src/main/scala/bus/BetaBus.scala:33:9, :49:24
      instReg_rvalid <= 1'h0;	// src/main/scala/bus/BetaBus.scala:33:9, :49:24
      dataReg_rdata <= 32'h0;	// src/main/scala/bus/BetaBus.scala:50:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
      dataReg_rrdy <= 1'h0;	// src/main/scala/bus/BetaBus.scala:33:9, :50:24
      dataReg_rvalid <= 1'h0;	// src/main/scala/bus/BetaBus.scala:33:9, :50:24
      dataReg_wrdy <= 1'h0;	// src/main/scala/bus/BetaBus.scala:33:9, :50:24
      dataReg_wdone <= 1'h0;	// src/main/scala/bus/BetaBus.scala:33:9, :50:24
      boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
      boutReg_addr <= 20'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/bus/sram/SramUtils.scala:12:15
      boutReg_byteSelN <= 4'hF;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/bus/sram/SramUtils.scala:11:19
      boutReg_ce <= 1'h1;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/bus/sram/SramUtils.scala:8:13
      boutReg_oe <= 1'h1;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/bus/sram/SramUtils.scala:8:13
      boutReg_we <= 1'h1;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/bus/sram/SramUtils.scala:8:13
      eoutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:57:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
      eoutReg_addr <= 20'h0;	// src/main/scala/bus/BetaBus.scala:57:24, src/main/scala/bus/sram/SramUtils.scala:12:15
      eoutReg_byteSelN <= 4'hF;	// src/main/scala/bus/BetaBus.scala:57:24, src/main/scala/bus/sram/SramUtils.scala:11:19
      eoutReg_ce <= 1'h1;	// src/main/scala/bus/BetaBus.scala:57:24, src/main/scala/bus/sram/SramUtils.scala:8:13
      eoutReg_oe <= 1'h1;	// src/main/scala/bus/BetaBus.scala:57:24, src/main/scala/bus/sram/SramUtils.scala:8:13
      eoutReg_we <= 1'h1;	// src/main/scala/bus/BetaBus.scala:57:24, src/main/scala/bus/sram/SramUtils.scala:8:13
      istat <= 2'h0;	// src/main/scala/bus/BetaBus.scala:71:22, :124:13
      instReqBuf_pc <= 32'h0;	// src/main/scala/bus/BetaBus.scala:72:27, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
      dstat <= 4'h0;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
      dataReqBuf_rreq <= 1'h0;	// src/main/scala/bus/BetaBus.scala:33:9, :90:27
      dataReqBuf_wreq <= 1'h0;	// src/main/scala/bus/BetaBus.scala:33:9, :90:27
      dataReqBuf_byteSelN <= 4'h0;	// src/main/scala/bus/BetaBus.scala:17:7, :90:27
      dataReqBuf_addr <= 32'h0;	// src/main/scala/bus/BetaBus.scala:90:27, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
      dataReqBuf_wdata <= 32'h0;	// src/main/scala/bus/BetaBus.scala:90:27, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
    end
    else begin	// src/main/scala/bus/BetaBus.scala:17:7
      automatic logic dataHasReq;	// src/main/scala/bus/BetaBus.scala:62:56
      automatic logic baseRamBusy;	// src/main/scala/bus/BetaBus.scala:96:57
      automatic logic extRamBusy;	// src/main/scala/bus/BetaBus.scala:97:35
      automatic logic _GEN_10;	// src/main/scala/bus/BetaBus.scala:105:59
      automatic logic _GEN_11;	// src/main/scala/bus/BetaBus.scala:105:25
      automatic logic _GEN_12;	// src/main/scala/bus/BetaBus.scala:105:89, :106:17, :107:34, :108:17, :110:17
      automatic logic _GEN_13;	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
      automatic logic _GEN_14;	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
      automatic logic _GEN_15;	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
      automatic logic _GEN_16;	// src/main/scala/bus/BetaBus.scala:100:17
      automatic logic _GEN_17;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
      automatic logic _GEN_18;	// src/main/scala/bus/BetaBus.scala:100:17, :102:24
      automatic logic _GEN_19;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
      automatic logic _GEN_20;	// src/main/scala/bus/BetaBus.scala:100:17, :102:24
      automatic logic _GEN_21;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
      automatic logic _GEN_22;	// src/main/scala/bus/BetaBus.scala:100:17, :102:24
      automatic logic _GEN_23;	// src/main/scala/bus/BetaBus.scala:100:17
      automatic logic _GEN_24;	// src/main/scala/bus/BetaBus.scala:50:24, :130:17
      dataHasReq = io_dataChannel_req_rreq | io_dataChannel_req_wreq;	// src/main/scala/bus/BetaBus.scala:62:56
      baseRamBusy = istat == 2'h2 | dstat == 4'h3 | dstat == 4'h4;	// src/main/scala/bus/BetaBus.scala:17:7, :71:22, :89:22, :96:{24,45,57,66}
      extRamBusy = dstat == 4'h5 | dstat == 4'h6;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :97:{23,35,44}
      _GEN_10 = io_dataChannel_req_addr[31:22] == 10'h200;	// src/main/scala/bus/BetaBus.scala:105:{51,59}
      _GEN_11 = dataHasReq & _GEN_10;	// src/main/scala/bus/BetaBus.scala:62:56, :105:{25,59}
      _GEN_12 = _GEN_11 | baseRamBusy;	// src/main/scala/bus/BetaBus.scala:96:57, :105:{25,89}, :106:17, :107:34, :108:17, :110:17
      _GEN_13 = ~io_instChannel_req_req | _GEN_12;	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89, :106:17, :107:34, :108:17, :110:17
      _GEN_14 = _GEN_13 & boutReg_oe;	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
      _GEN_15 = io_instChannel_req_req & ~_GEN_12 | boutReg_we;	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89, :106:17, :107:34, :108:17, :110:17, :111:19
      _GEN_16 = istat == 2'h1;	// src/main/scala/bus/BetaBus.scala:71:22, :100:17, :106:17
      _GEN_17 = _GEN_16 & ~baseRamBusy;	// src/main/scala/bus/BetaBus.scala:56:24, :96:57, :100:17, :117:{12,26}, :119:17
      _GEN_18 = (|istat) ? ~_GEN_17 & boutReg_ce : _GEN_13 & boutReg_ce;	// src/main/scala/bus/BetaBus.scala:56:24, :71:22, :73:25, :100:17, :102:24, :105:89, :117:26, :119:17
      _GEN_19 = ~_GEN_17 & boutReg_oe;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
      _GEN_20 = (|istat) ? _GEN_19 : _GEN_14;	// src/main/scala/bus/BetaBus.scala:56:24, :71:22, :73:25, :100:17, :102:24, :105:89, :117:26, :119:17
      _GEN_21 = _GEN_17 | boutReg_we;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
      _GEN_22 = (|istat) ? _GEN_21 : _GEN_15;	// src/main/scala/bus/BetaBus.scala:56:24, :71:22, :73:25, :100:17, :102:24, :105:89, :117:26, :119:17
      _GEN_23 = istat == 2'h2;	// src/main/scala/bus/BetaBus.scala:71:22, :96:24, :100:17
      _GEN_24 = _GEN_1 | _GEN_2;	// src/main/scala/bus/BetaBus.scala:50:24, :130:17
      if (~(|istat) | _GEN_16 | ~_GEN_23) begin	// src/main/scala/bus/BetaBus.scala:49:24, :71:22, :73:25, :100:17
      end
      else	// src/main/scala/bus/BetaBus.scala:49:24, :100:17
        instReg_inst <= io_baseRam_rspns_rData;	// src/main/scala/bus/BetaBus.scala:49:24
      instReg_rrdy <= ~(|istat);	// src/main/scala/bus/BetaBus.scala:49:24, :71:22, :73:25
      instReg_rvalid <= (|istat) & (~_GEN_16 & _GEN_23 | instReg_rvalid);	// src/main/scala/bus/BetaBus.scala:49:24, :71:22, :73:25, :100:17, :114:22
      if (~(~(|dstat) | _GEN)) begin	// src/main/scala/bus/BetaBus.scala:50:24, :89:22, :91:25, :130:17
        automatic logic _GEN_25;	// src/main/scala/bus/BetaBus.scala:206:35
        automatic logic _GEN_26;	// src/main/scala/bus/BetaBus.scala:206:35
        automatic logic _GEN_27;	// src/main/scala/bus/BetaBus.scala:206:35
        automatic logic _GEN_28;	// src/main/scala/bus/BetaBus.scala:206:35
        automatic logic _GEN_29;	// src/main/scala/bus/BetaBus.scala:206:35
        _GEN_25 = dataReqBuf_byteSelN == 4'h7;	// src/main/scala/bus/BetaBus.scala:17:7, :90:27, :206:35
        _GEN_26 = dataReqBuf_byteSelN == 4'hB;	// src/main/scala/bus/BetaBus.scala:90:27, :206:35
        _GEN_27 = dataReqBuf_byteSelN == 4'hD;	// src/main/scala/bus/BetaBus.scala:90:27, :206:35
        _GEN_28 = dataReqBuf_byteSelN == 4'hE;	// src/main/scala/bus/BetaBus.scala:90:27, :206:35
        _GEN_29 = dataReqBuf_byteSelN == 4'h0;	// src/main/scala/bus/BetaBus.scala:17:7, :90:27, :206:35
        if (_GEN_0) begin	// src/main/scala/bus/BetaBus.scala:130:17
          if (_GEN_25)	// src/main/scala/bus/BetaBus.scala:206:35
            dataReg_rdata <= {24'h0, io_baseRam_rspns_rData[31:24]};	// src/main/scala/bus/BetaBus.scala:50:24, :208:{38,63}
          else if (_GEN_26)	// src/main/scala/bus/BetaBus.scala:206:35
            dataReg_rdata <= {24'h0, io_baseRam_rspns_rData[23:16]};	// src/main/scala/bus/BetaBus.scala:50:24, :208:38, :211:{38,63}
          else if (_GEN_27)	// src/main/scala/bus/BetaBus.scala:206:35
            dataReg_rdata <= {24'h0, io_baseRam_rspns_rData[15:8]};	// src/main/scala/bus/BetaBus.scala:50:24, :208:38, :214:{38,63}
          else if (_GEN_28)	// src/main/scala/bus/BetaBus.scala:206:35
            dataReg_rdata <= {24'h0, io_baseRam_rspns_rData[7:0]};	// src/main/scala/bus/BetaBus.scala:50:24, :208:38, :217:{38,63}
          else if (_GEN_29)	// src/main/scala/bus/BetaBus.scala:206:35
            dataReg_rdata <= io_baseRam_rspns_rData;	// src/main/scala/bus/BetaBus.scala:50:24
        end
        else if (~_GEN_24) begin	// src/main/scala/bus/BetaBus.scala:50:24, :130:17
          if (_GEN_3) begin	// src/main/scala/bus/BetaBus.scala:130:17
            if (_GEN_25)	// src/main/scala/bus/BetaBus.scala:206:35
              dataReg_rdata <= {24'h0, io_extRam_rspns_rData[31:24]};	// src/main/scala/bus/BetaBus.scala:50:24, :208:38, :249:{38,62}
            else if (_GEN_26)	// src/main/scala/bus/BetaBus.scala:206:35
              dataReg_rdata <= {24'h0, io_extRam_rspns_rData[23:16]};	// src/main/scala/bus/BetaBus.scala:50:24, :208:38, :252:{38,62}
            else if (_GEN_27)	// src/main/scala/bus/BetaBus.scala:206:35
              dataReg_rdata <= {24'h0, io_extRam_rspns_rData[15:8]};	// src/main/scala/bus/BetaBus.scala:50:24, :208:38, :255:{38,62}
            else if (_GEN_28)	// src/main/scala/bus/BetaBus.scala:206:35
              dataReg_rdata <= {24'h0, io_extRam_rspns_rData[7:0]};	// src/main/scala/bus/BetaBus.scala:50:24, :208:38, :258:{38,62}
            else if (_GEN_29)	// src/main/scala/bus/BetaBus.scala:206:35
              dataReg_rdata <= io_extRam_rspns_rData;	// src/main/scala/bus/BetaBus.scala:50:24
          end
          else if (~_GEN_4) begin	// src/main/scala/bus/BetaBus.scala:50:24, :130:17
            if (_GEN_5)	// src/main/scala/bus/BetaBus.scala:130:17
              dataReg_rdata <=
                {30'h0, _uartReceiver_RxD_data_ready, ~_uartTransmitter_TxD_busy};	// src/main/scala/bus/BetaBus.scala:27:31, :28:28, :36:48, :50:24, :272:34
            else if (_GEN_6)	// src/main/scala/bus/BetaBus.scala:130:17
              dataReg_rdata <= {24'h0, _uartReceiver_RxD_data};	// src/main/scala/bus/BetaBus.scala:28:28, :50:24, :208:38, :277:34
          end
        end
      end
      dataReg_rrdy <= ~(|dstat);	// src/main/scala/bus/BetaBus.scala:50:24, :89:22, :91:25
      dataReg_rvalid <=
        (|dstat)
        & (~_GEN & (_GEN_0 | ~_GEN_24 & (_GEN_3 | ~_GEN_4 & _GEN_7)) | dataReg_rvalid);	// src/main/scala/bus/BetaBus.scala:50:24, :89:22, :91:25, :130:17, :132:22, :205:22, :246:22, :271:22, :276:22
      dataReg_wrdy <= ~(|dstat);	// src/main/scala/bus/BetaBus.scala:50:24, :89:22, :91:25
      dataReg_wdone <=
        (|dstat)
        & (~(_GEN | _GEN_0) & (_GEN_1 | ~(_GEN_2 | _GEN_3) & (_GEN_4 | ~_GEN_7 & _GEN_8))
           | dataReg_wdone);	// src/main/scala/bus/BetaBus.scala:50:24, :89:22, :91:25, :130:17, :133:21, :226:21, :267:21, :271:22, :276:22
      if (|dstat) begin	// src/main/scala/bus/BetaBus.scala:89:22, :91:25
        automatic logic _GEN_30;	// src/main/scala/bus/BetaBus.scala:100:17, :130:17, :188:25, :193:31
        automatic logic _GEN_31;	// src/main/scala/bus/BetaBus.scala:189:31, :193:31, :195:19
        automatic logic _GEN_32;	// src/main/scala/bus/BetaBus.scala:100:17, :189:31, :191:19, :193:31, :195:19
        automatic logic _GEN_33;	// src/main/scala/bus/BetaBus.scala:57:24, :130:17, :229:24, :234:31
        automatic logic _GEN_34;	// src/main/scala/bus/BetaBus.scala:57:24, :130:17
        automatic logic _GEN_35;	// src/main/scala/bus/BetaBus.scala:57:24, :130:17
        automatic logic _GEN_36;	// src/main/scala/bus/BetaBus.scala:57:24, :130:17
        _GEN_30 = _GEN & ~baseRamBusy;	// src/main/scala/bus/BetaBus.scala:96:57, :100:17, :117:12, :130:17, :188:25, :193:31
        _GEN_31 = dataReqBuf_wreq | dataReqBuf_rreq;	// src/main/scala/bus/BetaBus.scala:90:27, :189:31, :193:31, :195:19
        _GEN_32 = dataReqBuf_wreq | dataReqBuf_rreq;	// src/main/scala/bus/BetaBus.scala:90:27, :100:17, :189:31, :191:19, :193:31, :195:19
        _GEN_33 = _GEN_2 & ~extRamBusy;	// src/main/scala/bus/BetaBus.scala:57:24, :97:35, :130:17, :229:{12,24}, :234:31
        _GEN_34 = _GEN_0 | _GEN_1;	// src/main/scala/bus/BetaBus.scala:57:24, :130:17
        _GEN_35 = _GEN | _GEN_34;	// src/main/scala/bus/BetaBus.scala:57:24, :130:17
        _GEN_36 = _GEN_35 | ~_GEN_33;	// src/main/scala/bus/BetaBus.scala:57:24, :130:17, :229:24, :234:31
        if (_GEN_30) begin	// src/main/scala/bus/BetaBus.scala:100:17, :130:17, :188:25, :193:31
          if (dataReqBuf_wreq) begin	// src/main/scala/bus/BetaBus.scala:90:27
            boutReg_wData <= dataReqBuf_wdata;	// src/main/scala/bus/BetaBus.scala:56:24, :90:27
            boutReg_addr <= dataReqBuf_addr[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :90:27, :196:28
          end
          else if (dataReqBuf_rreq) begin	// src/main/scala/bus/BetaBus.scala:90:27
            boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
            boutReg_addr <= dataReqBuf_addr[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :90:27, :191:46
          end
          else if (|istat) begin	// src/main/scala/bus/BetaBus.scala:71:22, :73:25
            if (_GEN_17) begin	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
              boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
              boutReg_addr <= instReqBuf_pc[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :72:27, :119:46
            end
          end
          else if (_GEN_13) begin	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
          end
          else begin	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
            boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
            boutReg_addr <= io_instChannel_req_pc[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :111:56
          end
          boutReg_oe <= dataReqBuf_wreq | ~dataReqBuf_rreq & _GEN_20;	// src/main/scala/bus/BetaBus.scala:56:24, :90:27, :100:17, :102:24, :189:31, :191:19, :193:31, :195:19
          boutReg_we <= ~dataReqBuf_wreq & (dataReqBuf_rreq | _GEN_22);	// src/main/scala/bus/BetaBus.scala:56:24, :90:27, :100:17, :102:24, :189:31, :191:19, :193:31, :195:19
        end
        else if (|istat) begin	// src/main/scala/bus/BetaBus.scala:71:22, :73:25
          if (_GEN_17) begin	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
            boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
            boutReg_addr <= instReqBuf_pc[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :72:27, :119:46
          end
          boutReg_oe <= _GEN_19;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
          boutReg_we <= _GEN_21;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
        end
        else begin	// src/main/scala/bus/BetaBus.scala:73:25
          if (_GEN_13) begin	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
          end
          else begin	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
            boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
            boutReg_addr <= io_instChannel_req_pc[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :111:56
          end
          boutReg_oe <= _GEN_14;	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
          boutReg_we <= _GEN_15;	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
        end
        if (_GEN_30 & _GEN_31)	// src/main/scala/bus/BetaBus.scala:100:17, :130:17, :188:25, :189:31, :193:31, :195:19
          boutReg_byteSelN <= dataReqBuf_byteSelN;	// src/main/scala/bus/BetaBus.scala:56:24, :90:27
        else if (|istat) begin	// src/main/scala/bus/BetaBus.scala:71:22, :73:25
          if (_GEN_17)	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
            boutReg_byteSelN <= 4'h0;	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
        end
        else if (_GEN_13) begin	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
        end
        else	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
          boutReg_byteSelN <= 4'h0;	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
        boutReg_ce <= ~(_GEN & ~baseRamBusy & _GEN_32) & _GEN_18;	// src/main/scala/bus/BetaBus.scala:56:24, :96:57, :100:17, :102:24, :117:12, :130:17, :188:25, :189:31, :191:19, :193:31, :195:19
        if (_GEN_36) begin	// src/main/scala/bus/BetaBus.scala:57:24, :130:17
        end
        else if (dataReqBuf_wreq) begin	// src/main/scala/bus/BetaBus.scala:90:27
          eoutReg_wData <= dataReqBuf_wdata;	// src/main/scala/bus/BetaBus.scala:57:24, :90:27
          eoutReg_addr <= dataReqBuf_addr[21:2];	// src/main/scala/bus/BetaBus.scala:57:24, :90:27, :237:28
        end
        else if (dataReqBuf_rreq) begin	// src/main/scala/bus/BetaBus.scala:90:27
          eoutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:57:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
          eoutReg_addr <= dataReqBuf_addr[21:2];	// src/main/scala/bus/BetaBus.scala:57:24, :90:27, :232:46
        end
        if (_GEN_35 | ~(_GEN_33 & _GEN_31)) begin	// src/main/scala/bus/BetaBus.scala:57:24, :130:17, :189:31, :193:31, :195:19, :229:24, :234:31
        end
        else	// src/main/scala/bus/BetaBus.scala:57:24, :130:17
          eoutReg_byteSelN <= dataReqBuf_byteSelN;	// src/main/scala/bus/BetaBus.scala:57:24, :90:27
        eoutReg_ce <= (_GEN_35 | ~(_GEN_2 & ~extRamBusy & _GEN_32)) & eoutReg_ce;	// src/main/scala/bus/BetaBus.scala:57:24, :97:35, :100:17, :130:17, :189:31, :191:19, :193:31, :195:19, :229:{12,24}, :230:31, :232:19, :234:31, :236:19
        if (_GEN_36) begin	// src/main/scala/bus/BetaBus.scala:57:24, :130:17
        end
        else begin	// src/main/scala/bus/BetaBus.scala:57:24, :130:17
          eoutReg_oe <= dataReqBuf_wreq | ~dataReqBuf_rreq & eoutReg_oe;	// src/main/scala/bus/BetaBus.scala:57:24, :90:27, :100:17, :189:31, :191:19, :230:31, :232:19, :234:31, :236:19
          eoutReg_we <= ~dataReqBuf_wreq & (dataReqBuf_rreq | eoutReg_we);	// src/main/scala/bus/BetaBus.scala:57:24, :90:27, :189:31, :193:31, :195:19, :230:31, :232:19, :234:31, :236:19
        end
        if (_GEN) begin	// src/main/scala/bus/BetaBus.scala:130:17
          if (~baseRamBusy) begin	// src/main/scala/bus/BetaBus.scala:96:57
            if (dataReqBuf_wreq)	// src/main/scala/bus/BetaBus.scala:90:27
              dstat <= 4'h4;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (dataReqBuf_rreq)	// src/main/scala/bus/BetaBus.scala:90:27
              dstat <= 4'h3;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
          end
        end
        else if (_GEN_34)	// src/main/scala/bus/BetaBus.scala:57:24, :130:17
          dstat <= 4'h0;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
        else if (_GEN_2) begin	// src/main/scala/bus/BetaBus.scala:130:17
          if (~extRamBusy) begin	// src/main/scala/bus/BetaBus.scala:97:35
            if (dataReqBuf_wreq)	// src/main/scala/bus/BetaBus.scala:90:27
              dstat <= 4'h6;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (dataReqBuf_rreq)	// src/main/scala/bus/BetaBus.scala:90:27
              dstat <= 4'h5;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
          end
        end
        else if (_GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_8)	// src/main/scala/bus/BetaBus.scala:89:22, :130:17, :245:13, :266:13, :270:13, :275:13, :281:13
          dstat <= 4'h0;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
      end
      else begin	// src/main/scala/bus/BetaBus.scala:91:25
        automatic logic _GEN_37;	// src/main/scala/bus/BetaBus.scala:100:17, :136:24, :149:75, :150:29
        automatic logic _GEN_38 = io_dataChannel_req_wreq | io_dataChannel_req_rreq;	// src/main/scala/bus/BetaBus.scala:100:17, :153:43, :155:23, :157:43, :159:23
        automatic logic _GEN_39;	// src/main/scala/bus/BetaBus.scala:100:17, :136:24, :149:75, :150:29
        automatic logic _GEN_40;	// src/main/scala/bus/BetaBus.scala:167:45
        automatic logic _GEN_41;	// src/main/scala/bus/BetaBus.scala:57:24, :136:24, :167:74, :168:28
        automatic logic _GEN_42;	// src/main/scala/bus/BetaBus.scala:57:24, :136:24, :167:74, :168:28
        automatic logic _GEN_43;	// src/main/scala/bus/BetaBus.scala:57:24, :136:24, :167:74, :168:28
        _GEN_37 = ~_GEN_11 | baseRamBusy;	// src/main/scala/bus/BetaBus.scala:96:57, :100:17, :105:25, :136:24, :149:75, :150:29
        _GEN_39 = ~_GEN_11 | baseRamBusy | ~_GEN_38;	// src/main/scala/bus/BetaBus.scala:96:57, :100:17, :105:25, :136:24, :149:75, :150:29, :153:43, :155:23, :157:43, :159:23
        _GEN_40 = io_dataChannel_req_addr[31:22] == 10'h201;	// src/main/scala/bus/BetaBus.scala:105:51, :167:45
        _GEN_41 = dataHasReq & _GEN_40;	// src/main/scala/bus/BetaBus.scala:57:24, :62:56, :136:24, :167:{45,74}, :168:28
        _GEN_42 = ~_GEN_41 | extRamBusy;	// src/main/scala/bus/BetaBus.scala:57:24, :97:35, :136:24, :167:74, :168:28
        _GEN_43 = ~_GEN_41 | extRamBusy | ~_GEN_38;	// src/main/scala/bus/BetaBus.scala:57:24, :97:35, :100:17, :136:24, :150:29, :153:43, :155:23, :157:43, :159:23, :167:74, :168:28
        if (_GEN_37) begin	// src/main/scala/bus/BetaBus.scala:100:17, :136:24, :149:75, :150:29
          if (|istat) begin	// src/main/scala/bus/BetaBus.scala:71:22, :73:25
            if (_GEN_17) begin	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
              boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
              boutReg_addr <= instReqBuf_pc[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :72:27, :119:46
            end
          end
          else if (_GEN_13) begin	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
          end
          else begin	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
            boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
            boutReg_addr <= io_instChannel_req_pc[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :111:56
          end
        end
        else if (io_dataChannel_req_wreq) begin	// src/main/scala/bus/BetaBus.scala:18:14
          boutReg_wData <= io_dataChannel_req_wdata;	// src/main/scala/bus/BetaBus.scala:56:24
          boutReg_addr <= io_dataChannel_req_addr[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :160:40
        end
        else if (io_dataChannel_req_rreq) begin	// src/main/scala/bus/BetaBus.scala:18:14
          boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
          boutReg_addr <= io_dataChannel_req_addr[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :155:58
        end
        else if (|istat) begin	// src/main/scala/bus/BetaBus.scala:71:22, :73:25
          if (_GEN_17) begin	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
            boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
            boutReg_addr <= instReqBuf_pc[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :72:27, :119:46
          end
        end
        else if (_GEN_13) begin	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
        end
        else begin	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
          boutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:56:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
          boutReg_addr <= io_instChannel_req_pc[21:2];	// src/main/scala/bus/BetaBus.scala:56:24, :111:56
        end
        if (_GEN_39) begin	// src/main/scala/bus/BetaBus.scala:100:17, :136:24, :149:75, :150:29
          if (|istat) begin	// src/main/scala/bus/BetaBus.scala:71:22, :73:25
            if (_GEN_17)	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
              boutReg_byteSelN <= 4'h0;	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
          end
          else if (_GEN_13) begin	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
          end
          else	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
            boutReg_byteSelN <= 4'h0;	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
        end
        else	// src/main/scala/bus/BetaBus.scala:100:17, :136:24, :149:75, :150:29
          boutReg_byteSelN <= io_dataChannel_req_byteSelN;	// src/main/scala/bus/BetaBus.scala:56:24
        boutReg_ce <= _GEN_39 & _GEN_18;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :102:24, :136:24, :149:75, :150:29
        if (_GEN_37) begin	// src/main/scala/bus/BetaBus.scala:100:17, :136:24, :149:75, :150:29
          if (|istat) begin	// src/main/scala/bus/BetaBus.scala:71:22, :73:25
            boutReg_oe <= _GEN_19;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
            boutReg_we <= _GEN_21;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :117:26, :119:17
          end
          else begin	// src/main/scala/bus/BetaBus.scala:73:25
            boutReg_oe <= _GEN_14;	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
            boutReg_we <= _GEN_15;	// src/main/scala/bus/BetaBus.scala:56:24, :102:24, :105:89
          end
        end
        else begin	// src/main/scala/bus/BetaBus.scala:100:17, :136:24, :149:75, :150:29
          boutReg_oe <= io_dataChannel_req_wreq | ~io_dataChannel_req_rreq & _GEN_20;	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :102:24, :153:43, :155:23, :157:43, :159:23
          boutReg_we <= ~io_dataChannel_req_wreq & (io_dataChannel_req_rreq | _GEN_22);	// src/main/scala/bus/BetaBus.scala:56:24, :100:17, :102:24, :153:43, :155:23, :157:43, :159:23
        end
        if (_GEN_42) begin	// src/main/scala/bus/BetaBus.scala:57:24, :136:24, :167:74, :168:28
        end
        else if (io_dataChannel_req_wreq) begin	// src/main/scala/bus/BetaBus.scala:18:14
          eoutReg_wData <= io_dataChannel_req_wdata;	// src/main/scala/bus/BetaBus.scala:57:24
          eoutReg_addr <= io_dataChannel_req_addr[21:2];	// src/main/scala/bus/BetaBus.scala:57:24, :178:40
        end
        else if (io_dataChannel_req_rreq) begin	// src/main/scala/bus/BetaBus.scala:18:14
          eoutReg_wData <= 32'h0;	// src/main/scala/bus/BetaBus.scala:57:24, src/main/scala/pipeline/fetch/FetchUtils.scala:14:15
          eoutReg_addr <= io_dataChannel_req_addr[21:2];	// src/main/scala/bus/BetaBus.scala:57:24, :173:58
        end
        if (_GEN_43) begin	// src/main/scala/bus/BetaBus.scala:57:24, :136:24, :167:74, :168:28
        end
        else	// src/main/scala/bus/BetaBus.scala:57:24, :136:24, :167:74, :168:28
          eoutReg_byteSelN <= io_dataChannel_req_byteSelN;	// src/main/scala/bus/BetaBus.scala:57:24
        eoutReg_ce <= _GEN_43 & eoutReg_ce;	// src/main/scala/bus/BetaBus.scala:57:24, :136:24, :167:74, :168:28
        if (_GEN_42) begin	// src/main/scala/bus/BetaBus.scala:57:24, :136:24, :167:74, :168:28
        end
        else begin	// src/main/scala/bus/BetaBus.scala:57:24, :136:24, :167:74, :168:28
          eoutReg_oe <= io_dataChannel_req_wreq | ~io_dataChannel_req_rreq & eoutReg_oe;	// src/main/scala/bus/BetaBus.scala:57:24, :100:17, :153:43, :155:23, :171:43, :173:23, :175:43, :177:23
          eoutReg_we <= ~io_dataChannel_req_wreq & (io_dataChannel_req_rreq | eoutReg_we);	// src/main/scala/bus/BetaBus.scala:57:24, :153:43, :157:43, :159:23, :171:43, :173:23, :175:43, :177:23
        end
        if (dataHasReq) begin	// src/main/scala/bus/BetaBus.scala:62:56
          automatic logic _GEN_44;	// src/main/scala/bus/BetaBus.scala:138:38
          automatic logic _GEN_45;	// src/main/scala/bus/BetaBus.scala:141:38
          automatic logic _GEN_46;	// src/main/scala/bus/BetaBus.scala:138:67, :141:65, :142:41, :145:41, :146:19
          _GEN_44 = io_dataChannel_req_addr == 32'hBFD003FC;	// src/main/scala/bus/BetaBus.scala:138:38
          _GEN_45 = io_dataChannel_req_addr == 32'hBFD003F8;	// src/main/scala/bus/BetaBus.scala:141:38
          _GEN_46 = _GEN_45 & io_dataChannel_req_wreq;	// src/main/scala/bus/BetaBus.scala:138:67, :141:{38,65}, :142:41, :145:41, :146:19
          if (_GEN_40) begin	// src/main/scala/bus/BetaBus.scala:167:45
            if (extRamBusy)	// src/main/scala/bus/BetaBus.scala:97:35
              dstat <= 4'h2;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (io_dataChannel_req_wreq)	// src/main/scala/bus/BetaBus.scala:18:14
              dstat <= 4'h6;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (io_dataChannel_req_rreq)	// src/main/scala/bus/BetaBus.scala:18:14
              dstat <= 4'h5;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (_GEN_10 & baseRamBusy)	// src/main/scala/bus/BetaBus.scala:96:57, :105:59, :141:65, :149:75, :150:29
              dstat <= 4'h1;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (_GEN_46)	// src/main/scala/bus/BetaBus.scala:138:67, :141:65, :142:41, :145:41, :146:19
              dstat <= 4'h9;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (_GEN_44)	// src/main/scala/bus/BetaBus.scala:138:38
              dstat <= 4'h7;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
          end
          else if (_GEN_10) begin	// src/main/scala/bus/BetaBus.scala:105:59
            if (baseRamBusy)	// src/main/scala/bus/BetaBus.scala:96:57
              dstat <= 4'h1;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (io_dataChannel_req_wreq)	// src/main/scala/bus/BetaBus.scala:18:14
              dstat <= 4'h4;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (io_dataChannel_req_rreq)	// src/main/scala/bus/BetaBus.scala:18:14
              dstat <= 4'h3;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (_GEN_46)	// src/main/scala/bus/BetaBus.scala:138:67, :141:65, :142:41, :145:41, :146:19
              dstat <= 4'h9;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (_GEN_44)	// src/main/scala/bus/BetaBus.scala:138:38
              dstat <= 4'h7;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
          end
          else if (_GEN_45) begin	// src/main/scala/bus/BetaBus.scala:141:38
            if (io_dataChannel_req_wreq)	// src/main/scala/bus/BetaBus.scala:18:14
              dstat <= 4'h9;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (io_dataChannel_req_rreq)	// src/main/scala/bus/BetaBus.scala:18:14
              dstat <= 4'h8;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
            else if (_GEN_44)	// src/main/scala/bus/BetaBus.scala:138:38
              dstat <= 4'h7;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
          end
          else if (_GEN_44)	// src/main/scala/bus/BetaBus.scala:138:38
            dstat <= 4'h7;	// src/main/scala/bus/BetaBus.scala:17:7, :89:22
        end
      end
      if (|istat) begin	// src/main/scala/bus/BetaBus.scala:71:22, :73:25
        if (_GEN_16) begin	// src/main/scala/bus/BetaBus.scala:100:17
          if (~baseRamBusy)	// src/main/scala/bus/BetaBus.scala:96:57
            istat <= 2'h2;	// src/main/scala/bus/BetaBus.scala:71:22, :96:24
        end
        else if (_GEN_23)	// src/main/scala/bus/BetaBus.scala:100:17
          istat <= 2'h0;	// src/main/scala/bus/BetaBus.scala:71:22, :124:13
      end
      else if (io_instChannel_req_req) begin	// src/main/scala/bus/BetaBus.scala:18:14
        if (_GEN_12)	// src/main/scala/bus/BetaBus.scala:105:89, :106:17, :107:34, :108:17, :110:17
          istat <= 2'h1;	// src/main/scala/bus/BetaBus.scala:71:22, :106:17
        else	// src/main/scala/bus/BetaBus.scala:105:89, :106:17, :107:34, :108:17, :110:17
          istat <= 2'h2;	// src/main/scala/bus/BetaBus.scala:71:22, :96:24
      end
      if (~(|istat) & io_instChannel_req_req)	// src/main/scala/bus/BetaBus.scala:71:22, :72:27, :73:25, :100:17, :102:24, :104:20
        instReqBuf_pc <= io_instChannel_req_pc;	// src/main/scala/bus/BetaBus.scala:72:27
      if (~(|dstat) & dataHasReq) begin	// src/main/scala/bus/BetaBus.scala:62:56, :89:22, :90:27, :91:25, :130:17, :136:24, :137:20
        dataReqBuf_rreq <= io_dataChannel_req_rreq;	// src/main/scala/bus/BetaBus.scala:90:27
        dataReqBuf_wreq <= io_dataChannel_req_wreq;	// src/main/scala/bus/BetaBus.scala:90:27
        dataReqBuf_byteSelN <= io_dataChannel_req_byteSelN;	// src/main/scala/bus/BetaBus.scala:90:27
        dataReqBuf_addr <= io_dataChannel_req_addr;	// src/main/scala/bus/BetaBus.scala:90:27
        dataReqBuf_wdata <= io_dataChannel_req_wdata;	// src/main/scala/bus/BetaBus.scala:90:27
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/bus/BetaBus.scala:17:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/BetaBus.scala:17:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/bus/BetaBus.scala:17:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/bus/BetaBus.scala:17:7
      automatic logic [31:0] _RANDOM[0:9];	// src/main/scala/bus/BetaBus.scala:17:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/bus/BetaBus.scala:17:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/bus/BetaBus.scala:17:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/bus/BetaBus.scala:17:7
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/bus/BetaBus.scala:17:7
        end	// src/main/scala/bus/BetaBus.scala:17:7
        instReg_inst = _RANDOM[4'h0];	// src/main/scala/bus/BetaBus.scala:17:7, :49:24
        instReg_rrdy = _RANDOM[4'h1][0];	// src/main/scala/bus/BetaBus.scala:17:7, :49:24
        instReg_rvalid = _RANDOM[4'h1][1];	// src/main/scala/bus/BetaBus.scala:17:7, :49:24
        dataReg_rdata = {_RANDOM[4'h1][31:2], _RANDOM[4'h2][1:0]};	// src/main/scala/bus/BetaBus.scala:17:7, :49:24, :50:24
        dataReg_rrdy = _RANDOM[4'h2][2];	// src/main/scala/bus/BetaBus.scala:17:7, :50:24
        dataReg_rvalid = _RANDOM[4'h2][3];	// src/main/scala/bus/BetaBus.scala:17:7, :50:24
        dataReg_wrdy = _RANDOM[4'h2][4];	// src/main/scala/bus/BetaBus.scala:17:7, :50:24
        dataReg_wdone = _RANDOM[4'h2][5];	// src/main/scala/bus/BetaBus.scala:17:7, :50:24
        boutReg_wData = {_RANDOM[4'h2][31:6], _RANDOM[4'h3][5:0]};	// src/main/scala/bus/BetaBus.scala:17:7, :50:24, :56:24
        boutReg_addr = _RANDOM[4'h3][25:6];	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
        boutReg_byteSelN = _RANDOM[4'h3][29:26];	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
        boutReg_ce = _RANDOM[4'h3][30];	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
        boutReg_oe = _RANDOM[4'h3][31];	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
        boutReg_we = _RANDOM[4'h4][0];	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
        eoutReg_wData = {_RANDOM[4'h4][31:1], _RANDOM[4'h5][0]};	// src/main/scala/bus/BetaBus.scala:17:7, :56:24, :57:24
        eoutReg_addr = _RANDOM[4'h5][20:1];	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
        eoutReg_byteSelN = _RANDOM[4'h5][24:21];	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
        eoutReg_ce = _RANDOM[4'h5][25];	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
        eoutReg_oe = _RANDOM[4'h5][26];	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
        eoutReg_we = _RANDOM[4'h5][27];	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
        istat = _RANDOM[4'h5][29:28];	// src/main/scala/bus/BetaBus.scala:17:7, :57:24, :71:22
        instReqBuf_pc = {_RANDOM[4'h5][31], _RANDOM[4'h6][30:0]};	// src/main/scala/bus/BetaBus.scala:17:7, :57:24, :72:27
        dstat = {_RANDOM[4'h6][31], _RANDOM[4'h7][2:0]};	// src/main/scala/bus/BetaBus.scala:17:7, :72:27, :89:22
        dataReqBuf_rreq = _RANDOM[4'h7][3];	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :90:27
        dataReqBuf_wreq = _RANDOM[4'h7][4];	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :90:27
        dataReqBuf_byteSelN = _RANDOM[4'h7][8:5];	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :90:27
        dataReqBuf_addr = {_RANDOM[4'h7][31:9], _RANDOM[4'h8][8:0]};	// src/main/scala/bus/BetaBus.scala:17:7, :89:22, :90:27
        dataReqBuf_wdata = {_RANDOM[4'h8][31:9], _RANDOM[4'h9][8:0]};	// src/main/scala/bus/BetaBus.scala:17:7, :90:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/bus/BetaBus.scala:17:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/bus/BetaBus.scala:17:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  async_transmitter uartTransmitter (	// src/main/scala/bus/BetaBus.scala:27:31
    .clk       (clock),
    .TxD_start (~_GEN_9 & _GEN_8),	// src/main/scala/bus/BetaBus.scala:34:10, :130:17, :135:14
    .TxD_data  (_GEN_9 | ~_GEN_8 ? 8'h0 : dataReqBuf_wdata[7:0]),	// src/main/scala/bus/BetaBus.scala:33:9, :34:10, :90:27, :130:17, :135:14, :284:32
    .TxD       (io_uart_txd),
    .TxD_busy  (_uartTransmitter_TxD_busy)
  );
  async_receiver uartReceiver (	// src/main/scala/bus/BetaBus.scala:28:28
    .clk            (clock),
    .RxD            (io_uart_rxd),
    .RxD_data_ready (_uartReceiver_RxD_data_ready),
    .RxD_clear
      (~(~(|dstat) | _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5)
       & _GEN_6),	// src/main/scala/bus/BetaBus.scala:35:10, :89:22, :91:25, :130:17, :134:14
    .RxD_data       (_uartReceiver_RxD_data)
  );
  assign io_instChannel_rspns_inst = instReg_inst;	// src/main/scala/bus/BetaBus.scala:17:7, :49:24
  assign io_instChannel_rspns_rrdy = instReg_rrdy;	// src/main/scala/bus/BetaBus.scala:17:7, :49:24
  assign io_instChannel_rspns_rvalid = instReg_rvalid;	// src/main/scala/bus/BetaBus.scala:17:7, :49:24
  assign io_dataChannel_rspns_rdata = dataReg_rdata;	// src/main/scala/bus/BetaBus.scala:17:7, :50:24
  assign io_dataChannel_rspns_rrdy = dataReg_rrdy;	// src/main/scala/bus/BetaBus.scala:17:7, :50:24
  assign io_dataChannel_rspns_rvalid = dataReg_rvalid;	// src/main/scala/bus/BetaBus.scala:17:7, :50:24
  assign io_dataChannel_rspns_wrdy = dataReg_wrdy;	// src/main/scala/bus/BetaBus.scala:17:7, :50:24
  assign io_dataChannel_rspns_wdone = dataReg_wdone;	// src/main/scala/bus/BetaBus.scala:17:7, :50:24
  assign io_baseRam_req_wData = boutReg_wData;	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
  assign io_baseRam_req_addr = boutReg_addr;	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
  assign io_baseRam_req_byteSelN = boutReg_byteSelN;	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
  assign io_baseRam_req_ce = boutReg_ce;	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
  assign io_baseRam_req_oe = boutReg_oe;	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
  assign io_baseRam_req_we = boutReg_we;	// src/main/scala/bus/BetaBus.scala:17:7, :56:24
  assign io_extRam_req_wData = eoutReg_wData;	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
  assign io_extRam_req_addr = eoutReg_addr;	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
  assign io_extRam_req_byteSelN = eoutReg_byteSelN;	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
  assign io_extRam_req_ce = eoutReg_ce;	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
  assign io_extRam_req_oe = eoutReg_oe;	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
  assign io_extRam_req_we = eoutReg_we;	// src/main/scala/bus/BetaBus.scala:17:7, :57:24
endmodule

module AlphaCpu(	// src/main/scala/elaborate/AlphaCpu.scala:12:7
  input         clock,	// src/main/scala/elaborate/AlphaCpu.scala:12:7
                reset,	// src/main/scala/elaborate/AlphaCpu.scala:12:7
  output [31:0] io_baseSram_req_wData,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  output [19:0] io_baseSram_req_addr,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  output [3:0]  io_baseSram_req_byteSelN,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  output        io_baseSram_req_ce,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
                io_baseSram_req_oe,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
                io_baseSram_req_we,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  input  [31:0] io_baseSram_rspns_rData,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  output [31:0] io_extSram_req_wData,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  output [19:0] io_extSram_req_addr,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  output [3:0]  io_extSram_req_byteSelN,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  output        io_extSram_req_ce,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
                io_extSram_req_oe,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
                io_extSram_req_we,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  input  [31:0] io_extSram_rspns_rData,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  output        io_uart_txd,	// src/main/scala/elaborate/AlphaCpu.scala:13:14
  input         io_uart_rxd	// src/main/scala/elaborate/AlphaCpu.scala:13:14
);

  wire [31:0] _bus_io_instChannel_rspns_inst;	// src/main/scala/elaborate/AlphaCpu.scala:31:19
  wire        _bus_io_instChannel_rspns_rrdy;	// src/main/scala/elaborate/AlphaCpu.scala:31:19
  wire        _bus_io_instChannel_rspns_rvalid;	// src/main/scala/elaborate/AlphaCpu.scala:31:19
  wire [31:0] _bus_io_dataChannel_rspns_rdata;	// src/main/scala/elaborate/AlphaCpu.scala:31:19
  wire        _bus_io_dataChannel_rspns_rrdy;	// src/main/scala/elaborate/AlphaCpu.scala:31:19
  wire        _bus_io_dataChannel_rspns_rvalid;	// src/main/scala/elaborate/AlphaCpu.scala:31:19
  wire        _bus_io_dataChannel_rspns_wrdy;	// src/main/scala/elaborate/AlphaCpu.scala:31:19
  wire        _bus_io_dataChannel_rspns_wdone;	// src/main/scala/elaborate/AlphaCpu.scala:31:19
  wire        _exe_io_out_ack;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire        _exe_io_out_exe_bits_en;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire [4:0]  _exe_io_out_exe_bits_addr;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire [31:0] _exe_io_out_exe_bits_data;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire        _exe_io_aside_out_rreq;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire        _exe_io_aside_out_wreq;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire [3:0]  _exe_io_aside_out_byteSelN;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire [31:0] _exe_io_aside_out_addr;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire [31:0] _exe_io_aside_out_wdata;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire        _exe_io_bCtrl_isMispredict;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire [31:0] _exe_io_bCtrl_npc;	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  wire [3:0]  _decode_io_out_decode_bits_exeOp_opType;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [2:0]  _decode_io_out_decode_bits_exeOp_opFunc;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire        _decode_io_out_decode_bits_wCtrl_en;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [4:0]  _decode_io_out_decode_bits_wCtrl_addr;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [31:0] _decode_io_out_decode_bits_wCtrl_data;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire        _decode_io_out_decode_bits_operands_hasImm;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [31:0] _decode_io_out_decode_bits_operands_imm;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [31:0] _decode_io_out_decode_bits_operands_regData_1;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [31:0] _decode_io_out_decode_bits_operands_regData_2;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [4:0]  _decode_io_out_decode_readInfo_reg_1_addr;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [4:0]  _decode_io_out_decode_readInfo_reg_2_addr;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [31:0] _decode_io_out_decode_fetchInfo_pc;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire        _decode_io_out_decode_req;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire        _decode_io_out_ack;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire        _decode_io_aside_out_reg_1_en;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [4:0]  _decode_io_aside_out_reg_1_addr;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire        _decode_io_aside_out_reg_2_en;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire [4:0]  _decode_io_aside_out_reg_2_addr;	// src/main/scala/elaborate/AlphaCpu.scala:29:22
  wire        _fetch_io_out_req;	// src/main/scala/elaborate/AlphaCpu.scala:28:21
  wire [31:0] _fetch_io_out_bits_pc;	// src/main/scala/elaborate/AlphaCpu.scala:28:21
  wire [31:0] _fetch_io_out_bits_inst;	// src/main/scala/elaborate/AlphaCpu.scala:28:21
  wire        _fetch_io_aside_out_req;	// src/main/scala/elaborate/AlphaCpu.scala:28:21
  wire [31:0] _fetch_io_aside_out_pc;	// src/main/scala/elaborate/AlphaCpu.scala:28:21
  wire [31:0] _regfile_io_rChannel_1_out;	// src/main/scala/elaborate/AlphaCpu.scala:27:23
  wire [31:0] _regfile_io_rChannel_2_out;	// src/main/scala/elaborate/AlphaCpu.scala:27:23
  Regfile regfile (	// src/main/scala/elaborate/AlphaCpu.scala:27:23
    .clock                 (clock),
    .reset                 (reset),
    .io_rChannel_1_in_en   (_decode_io_aside_out_reg_1_en),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_rChannel_1_in_addr (_decode_io_aside_out_reg_1_addr),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_rChannel_1_out     (_regfile_io_rChannel_1_out),
    .io_rChannel_2_in_en   (_decode_io_aside_out_reg_2_en),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_rChannel_2_in_addr (_decode_io_aside_out_reg_2_addr),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_rChannel_2_out     (_regfile_io_rChannel_2_out),
    .io_wChannel_en        (_exe_io_out_exe_bits_en),	// src/main/scala/elaborate/AlphaCpu.scala:30:19
    .io_wChannel_addr      (_exe_io_out_exe_bits_addr),	// src/main/scala/elaborate/AlphaCpu.scala:30:19
    .io_wChannel_data      (_exe_io_out_exe_bits_data)	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  );
  FetchStage fetch (	// src/main/scala/elaborate/AlphaCpu.scala:28:21
    .clock                 (clock),
    .reset                 (reset),
    .io_in_ack             (_decode_io_out_ack),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_out_req            (_fetch_io_out_req),
    .io_out_bits_pc        (_fetch_io_out_bits_pc),
    .io_out_bits_inst      (_fetch_io_out_bits_inst),
    .io_aside_in_inst      (_bus_io_instChannel_rspns_inst),	// src/main/scala/elaborate/AlphaCpu.scala:31:19
    .io_aside_in_rrdy      (_bus_io_instChannel_rspns_rrdy),	// src/main/scala/elaborate/AlphaCpu.scala:31:19
    .io_aside_in_rvalid    (_bus_io_instChannel_rspns_rvalid),	// src/main/scala/elaborate/AlphaCpu.scala:31:19
    .io_aside_out_req      (_fetch_io_aside_out_req),
    .io_aside_out_pc       (_fetch_io_aside_out_pc),
    .io_bCtrl_isMispredict (_exe_io_bCtrl_isMispredict),	// src/main/scala/elaborate/AlphaCpu.scala:30:19
    .io_bCtrl_npc          (_exe_io_bCtrl_npc)	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  );
  DecodeStage decode (	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .clock                                 (clock),
    .reset                                 (reset),
    .io_in_fetch_req                       (_fetch_io_out_req),	// src/main/scala/elaborate/AlphaCpu.scala:28:21
    .io_in_fetch_bits_pc                   (_fetch_io_out_bits_pc),	// src/main/scala/elaborate/AlphaCpu.scala:28:21
    .io_in_fetch_bits_inst                 (_fetch_io_out_bits_inst),	// src/main/scala/elaborate/AlphaCpu.scala:28:21
    .io_in_ack                             (_exe_io_out_ack),	// src/main/scala/elaborate/AlphaCpu.scala:30:19
    .io_out_decode_bits_exeOp_opType       (_decode_io_out_decode_bits_exeOp_opType),
    .io_out_decode_bits_exeOp_opFunc       (_decode_io_out_decode_bits_exeOp_opFunc),
    .io_out_decode_bits_wCtrl_en           (_decode_io_out_decode_bits_wCtrl_en),
    .io_out_decode_bits_wCtrl_addr         (_decode_io_out_decode_bits_wCtrl_addr),
    .io_out_decode_bits_wCtrl_data         (_decode_io_out_decode_bits_wCtrl_data),
    .io_out_decode_bits_operands_hasImm    (_decode_io_out_decode_bits_operands_hasImm),
    .io_out_decode_bits_operands_imm       (_decode_io_out_decode_bits_operands_imm),
    .io_out_decode_bits_operands_regData_1
      (_decode_io_out_decode_bits_operands_regData_1),
    .io_out_decode_bits_operands_regData_2
      (_decode_io_out_decode_bits_operands_regData_2),
    .io_out_decode_readInfo_reg_1_addr     (_decode_io_out_decode_readInfo_reg_1_addr),
    .io_out_decode_readInfo_reg_2_addr     (_decode_io_out_decode_readInfo_reg_2_addr),
    .io_out_decode_fetchInfo_pc            (_decode_io_out_decode_fetchInfo_pc),
    .io_out_decode_req                     (_decode_io_out_decode_req),
    .io_out_ack                            (_decode_io_out_ack),
    .io_aside_in_regLeft                   (_regfile_io_rChannel_1_out),	// src/main/scala/elaborate/AlphaCpu.scala:27:23
    .io_aside_in_regRight                  (_regfile_io_rChannel_2_out),	// src/main/scala/elaborate/AlphaCpu.scala:27:23
    .io_aside_out_reg_1_en                 (_decode_io_aside_out_reg_1_en),
    .io_aside_out_reg_1_addr               (_decode_io_aside_out_reg_1_addr),
    .io_aside_out_reg_2_en                 (_decode_io_aside_out_reg_2_en),
    .io_aside_out_reg_2_addr               (_decode_io_aside_out_reg_2_addr),
    .io_bCtrl_isMispredict                 (_exe_io_bCtrl_isMispredict)	// src/main/scala/elaborate/AlphaCpu.scala:30:19
  );
  ExeStage exe (	// src/main/scala/elaborate/AlphaCpu.scala:30:19
    .clock                                (clock),
    .reset                                (reset),
    .io_in_decode_bits_exeOp_opType       (_decode_io_out_decode_bits_exeOp_opType),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_bits_exeOp_opFunc       (_decode_io_out_decode_bits_exeOp_opFunc),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_bits_wCtrl_en           (_decode_io_out_decode_bits_wCtrl_en),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_bits_wCtrl_addr         (_decode_io_out_decode_bits_wCtrl_addr),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_bits_wCtrl_data         (_decode_io_out_decode_bits_wCtrl_data),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_bits_operands_hasImm    (_decode_io_out_decode_bits_operands_hasImm),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_bits_operands_imm       (_decode_io_out_decode_bits_operands_imm),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_bits_operands_regData_1 (_decode_io_out_decode_bits_operands_regData_1),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_bits_operands_regData_2 (_decode_io_out_decode_bits_operands_regData_2),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_readInfo_reg_1_addr     (_decode_io_out_decode_readInfo_reg_1_addr),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_readInfo_reg_2_addr     (_decode_io_out_decode_readInfo_reg_2_addr),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_fetchInfo_pc            (_decode_io_out_decode_fetchInfo_pc),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_in_decode_req                     (_decode_io_out_decode_req),	// src/main/scala/elaborate/AlphaCpu.scala:29:22
    .io_out_ack                           (_exe_io_out_ack),
    .io_out_exe_bits_en                   (_exe_io_out_exe_bits_en),
    .io_out_exe_bits_addr                 (_exe_io_out_exe_bits_addr),
    .io_out_exe_bits_data                 (_exe_io_out_exe_bits_data),
    .io_aside_in_rdata                    (_bus_io_dataChannel_rspns_rdata),	// src/main/scala/elaborate/AlphaCpu.scala:31:19
    .io_aside_in_rrdy                     (_bus_io_dataChannel_rspns_rrdy),	// src/main/scala/elaborate/AlphaCpu.scala:31:19
    .io_aside_in_rvalid                   (_bus_io_dataChannel_rspns_rvalid),	// src/main/scala/elaborate/AlphaCpu.scala:31:19
    .io_aside_in_wrdy                     (_bus_io_dataChannel_rspns_wrdy),	// src/main/scala/elaborate/AlphaCpu.scala:31:19
    .io_aside_in_wdone                    (_bus_io_dataChannel_rspns_wdone),	// src/main/scala/elaborate/AlphaCpu.scala:31:19
    .io_aside_out_rreq                    (_exe_io_aside_out_rreq),
    .io_aside_out_wreq                    (_exe_io_aside_out_wreq),
    .io_aside_out_byteSelN                (_exe_io_aside_out_byteSelN),
    .io_aside_out_addr                    (_exe_io_aside_out_addr),
    .io_aside_out_wdata                   (_exe_io_aside_out_wdata),
    .io_bCtrl_isMispredict                (_exe_io_bCtrl_isMispredict),
    .io_bCtrl_npc                         (_exe_io_bCtrl_npc)
  );
  BetaBus bus (	// src/main/scala/elaborate/AlphaCpu.scala:31:19
    .clock                       (clock),
    .reset                       (reset),
    .io_instChannel_req_req      (_fetch_io_aside_out_req),	// src/main/scala/elaborate/AlphaCpu.scala:28:21
    .io_instChannel_req_pc       (_fetch_io_aside_out_pc),	// src/main/scala/elaborate/AlphaCpu.scala:28:21
    .io_instChannel_rspns_inst   (_bus_io_instChannel_rspns_inst),
    .io_instChannel_rspns_rrdy   (_bus_io_instChannel_rspns_rrdy),
    .io_instChannel_rspns_rvalid (_bus_io_instChannel_rspns_rvalid),
    .io_dataChannel_req_rreq     (_exe_io_aside_out_rreq),	// src/main/scala/elaborate/AlphaCpu.scala:30:19
    .io_dataChannel_req_wreq     (_exe_io_aside_out_wreq),	// src/main/scala/elaborate/AlphaCpu.scala:30:19
    .io_dataChannel_req_byteSelN (_exe_io_aside_out_byteSelN),	// src/main/scala/elaborate/AlphaCpu.scala:30:19
    .io_dataChannel_req_addr     (_exe_io_aside_out_addr),	// src/main/scala/elaborate/AlphaCpu.scala:30:19
    .io_dataChannel_req_wdata    (_exe_io_aside_out_wdata),	// src/main/scala/elaborate/AlphaCpu.scala:30:19
    .io_dataChannel_rspns_rdata  (_bus_io_dataChannel_rspns_rdata),
    .io_dataChannel_rspns_rrdy   (_bus_io_dataChannel_rspns_rrdy),
    .io_dataChannel_rspns_rvalid (_bus_io_dataChannel_rspns_rvalid),
    .io_dataChannel_rspns_wrdy   (_bus_io_dataChannel_rspns_wrdy),
    .io_dataChannel_rspns_wdone  (_bus_io_dataChannel_rspns_wdone),
    .io_baseRam_rspns_rData      (io_baseSram_rspns_rData),
    .io_baseRam_req_wData        (io_baseSram_req_wData),
    .io_baseRam_req_addr         (io_baseSram_req_addr),
    .io_baseRam_req_byteSelN     (io_baseSram_req_byteSelN),
    .io_baseRam_req_ce           (io_baseSram_req_ce),
    .io_baseRam_req_oe           (io_baseSram_req_oe),
    .io_baseRam_req_we           (io_baseSram_req_we),
    .io_extRam_rspns_rData       (io_extSram_rspns_rData),
    .io_extRam_req_wData         (io_extSram_req_wData),
    .io_extRam_req_addr          (io_extSram_req_addr),
    .io_extRam_req_byteSelN      (io_extSram_req_byteSelN),
    .io_extRam_req_ce            (io_extSram_req_ce),
    .io_extRam_req_oe            (io_extSram_req_oe),
    .io_extRam_req_we            (io_extSram_req_we),
    .io_uart_txd                 (io_uart_txd),
    .io_uart_rxd                 (io_uart_rxd)
  );
endmodule


// ----- 8< ----- FILE "./async.v" ----- 8< -----

////////////////////////////////////////////////////////
// RS-232 RX and TX module
// (c) fpga4fun.com & KNJN LLC - 2003 to 2016

// The RS-232 settings are fixed
// TX: 8-bit data, 2 stop, no-parity
// RX: 8-bit data, 1 stop, no-parity (the receiver can accept more stop bits of course)

`define SIMULATION   // in this mode, TX outputs one bit per clock cycle
                       // and RX receives one bit per clock cycle (for fast simulations)

////////////////////////////////////////////////////////

module async_transmitter(
	input wire clk,
	(*mark_debug="true"*)input wire TxD_start,
	(*mark_debug="true"*)input wire [7:0] TxD_data,
	output wire TxD,
	output wire TxD_busy
);

// Assert TxD_start for (at least) one clock cycle to start transmission of TxD_data
// TxD_data is latched so that it doesn't have to stay valid while it is being sent

parameter ClkFrequency = 10000000;//25000000;	// 25MHz
parameter Baud = 115200;

// generate
// 	if(ClkFrequency<Baud*8 && (ClkFrequency % Baud!=0)) ASSERTION_ERROR PARAMETER_OUT_OF_RANGE("Frequency incompatible with requested Baud rate");
// endgenerate

////////////////////////////////
`ifdef SIMULATION
wire BitTick = 1'b1;  // output one bit per clock cycle
`else
wire BitTick;
BaudTickGen #(ClkFrequency, Baud) tickgen(.clk(clk), .enable(TxD_busy), .tick(BitTick));
`endif

reg [3:0] TxD_state = 0;
wire TxD_ready = (TxD_state==0);
assign TxD_busy = ~TxD_ready;

reg [7:0] TxD_shift = 0;
always @(posedge clk)
begin
	if(TxD_ready & TxD_start)
		TxD_shift <= TxD_data;
	else
	if(TxD_state[3] & BitTick)
		TxD_shift <= (TxD_shift >> 1);

	case(TxD_state)
		4'b0000: if(TxD_start) TxD_state <= 4'b0100;
		4'b0100: if(BitTick) TxD_state <= 4'b1000;  // start bit
		4'b1000: if(BitTick) TxD_state <= 4'b1001;  // bit 0
		4'b1001: if(BitTick) TxD_state <= 4'b1010;  // bit 1
		4'b1010: if(BitTick) TxD_state <= 4'b1011;  // bit 2
		4'b1011: if(BitTick) TxD_state <= 4'b1100;  // bit 3
		4'b1100: if(BitTick) TxD_state <= 4'b1101;  // bit 4
		4'b1101: if(BitTick) TxD_state <= 4'b1110;  // bit 5
		4'b1110: if(BitTick) TxD_state <= 4'b1111;  // bit 6
		4'b1111: if(BitTick) TxD_state <= 4'b0010;  // bit 7
		4'b0010: if(BitTick) TxD_state <= 4'b0000;  // stop1
		//4'b0011: if(BitTick) TxD_state <= 4'b0000;  // stop2
		default: if(BitTick) TxD_state <= 4'b0000;
	endcase
end

assign TxD = (TxD_state<4) | (TxD_state[3] & TxD_shift[0]);  // put together the start, data and stop bits
endmodule


////////////////////////////////////////////////////////
module async_receiver(
	input wire clk,
	input wire RxD,
	output reg RxD_data_ready,
	input wire RxD_clear,
	output reg [7:0] RxD_data  // data received, valid only (for one clock cycle) when RxD_data_ready is asserted
);

parameter ClkFrequency = 25000000; // 25MHz
parameter Baud = 115200;

parameter Oversampling = 8;  // needs to be a power of 2
// we oversample the RxD line at a fixed rate to capture each RxD data bit at the "right" time
// 8 times oversampling by default, use 16 for higher quality reception

// generate
// 	if(ClkFrequency<Baud*Oversampling) ASSERTION_ERROR PARAMETER_OUT_OF_RANGE("Frequency too low for current Baud rate and oversampling");
// 	if(Oversampling<8 || ((Oversampling & (Oversampling-1))!=0)) ASSERTION_ERROR PARAMETER_OUT_OF_RANGE("Invalid oversampling value");
// endgenerate

////////////////////////////////

// We also detect if a gap occurs in the received stream of characters
// That can be useful if multiple characters are sent in burst
//  so that multiple characters can be treated as a "packet"
wire RxD_idle;  // asserted when no data has been received for a while
reg RxD_endofpacket; // asserted for one clock cycle when a packet has been detected (i.e. RxD_idle is going high)


reg [3:0] RxD_state = 0;

`ifdef SIMULATION
wire RxD_bit = RxD;
wire sampleNow = 1'b1;  // receive one bit per clock cycle

`else
wire OversamplingTick;
BaudTickGen #(ClkFrequency, Baud, Oversampling) tickgen(.clk(clk), .enable(1'b1), .tick(OversamplingTick));

// synchronize RxD to our clk domain
reg [1:0] RxD_sync = 2'b11;
always @(posedge clk) if(OversamplingTick) RxD_sync <= {RxD_sync[0], RxD};

// and filter it
reg [1:0] Filter_cnt = 2'b11;
reg RxD_bit = 1'b1;

always @(posedge clk)
if(OversamplingTick)
begin
	if(RxD_sync[1]==1'b1 && Filter_cnt!=2'b11) Filter_cnt <= Filter_cnt + 1'd1;
	else
	if(RxD_sync[1]==1'b0 && Filter_cnt!=2'b00) Filter_cnt <= Filter_cnt - 1'd1;

	if(Filter_cnt==2'b11) RxD_bit <= 1'b1;
	else
	if(Filter_cnt==2'b00) RxD_bit <= 1'b0;
end

// and decide when is the good time to sample the RxD line
function integer log2(input integer v); begin log2=0; while(v>>log2) log2=log2+1; end endfunction
localparam l2o = log2(Oversampling);
reg [l2o-2:0] OversamplingCnt = 0;
always @(posedge clk) if(OversamplingTick) OversamplingCnt <= (RxD_state==0) ? 1'd0 : OversamplingCnt + 1'd1;
wire sampleNow = OversamplingTick && (OversamplingCnt==Oversampling/2-1);
`endif

// now we can accumulate the RxD bits in a shift-register
always @(posedge clk)
case(RxD_state)
	4'b0000: if(~RxD_bit) RxD_state <= `ifdef SIMULATION 4'b1000 `else 4'b0001 `endif;  // start bit found?
	4'b0001: if(sampleNow) RxD_state <= 4'b1000;  // sync start bit to sampleNow
	4'b1000: if(sampleNow) RxD_state <= 4'b1001;  // bit 0
	4'b1001: if(sampleNow) RxD_state <= 4'b1010;  // bit 1
	4'b1010: if(sampleNow) RxD_state <= 4'b1011;  // bit 2
	4'b1011: if(sampleNow) RxD_state <= 4'b1100;  // bit 3
	4'b1100: if(sampleNow) RxD_state <= 4'b1101;  // bit 4
	4'b1101: if(sampleNow) RxD_state <= 4'b1110;  // bit 5
	4'b1110: if(sampleNow) RxD_state <= 4'b1111;  // bit 6
	4'b1111: if(sampleNow) RxD_state <= 4'b0010;  // bit 7
	4'b0010: if(sampleNow) RxD_state <= 4'b0000;  // stop bit
	default: RxD_state <= 4'b0000;
endcase

always @(posedge clk)
if(sampleNow && RxD_state[3]) RxD_data <= {RxD_bit, RxD_data[7:1]};

//reg RxD_data_error = 0;
always @(posedge clk)
begin
	if(RxD_clear)
		RxD_data_ready <= 0;
	else
		RxD_data_ready <= RxD_data_ready | (sampleNow && RxD_state==4'b0010 && RxD_bit);  // make sure a stop bit is received
	//RxD_data_error <= (sampleNow && RxD_state==4'b0010 && ~RxD_bit);  // error if a stop bit is not received
end

`ifdef SIMULATION
assign RxD_idle = 0;
`else
reg [l2o+1:0] GapCnt = 0;
always @(posedge clk) if (RxD_state!=0) GapCnt<=0; else if(OversamplingTick & ~GapCnt[log2(Oversampling)+1]) GapCnt <= GapCnt + 1'h1;
assign RxD_idle = GapCnt[l2o+1];
always @(posedge clk) RxD_endofpacket <= OversamplingTick & ~GapCnt[l2o+1] & &GapCnt[l2o:0];
`endif

endmodule


////////////////////////////////////////////////////////
// dummy module used to be able to raise an assertion in Verilog
module ASSERTION_ERROR();
endmodule


////////////////////////////////////////////////////////
module BaudTickGen(
	input  wire clk, enable,
	output wire tick  // generate a tick at the specified baud rate * oversampling
);
parameter ClkFrequency = 25000000;
parameter Baud = 115200;
parameter Oversampling = 1;

function integer log2(input integer v); begin log2=0; while(v>>log2) log2=log2+1; end endfunction
localparam AccWidth = log2(ClkFrequency/Baud)+8;  // +/- 2% max timing error over a byte
reg [AccWidth:0] Acc = 0;
localparam ShiftLimiter = log2(Baud*Oversampling >> (31-AccWidth));  // this makes sure Inc calculation doesn't overflow
localparam Inc = ((Baud*Oversampling << (AccWidth-ShiftLimiter))+(ClkFrequency>>(ShiftLimiter+1)))/(ClkFrequency>>ShiftLimiter);
always @(posedge clk) if(enable) Acc <= Acc[AccWidth-1:0] + Inc[AccWidth:0]; else Acc <= Inc[AccWidth:0];
assign tick = Acc[AccWidth];
endmodule


////////////////////////////////////////////////////////

// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

async.v
