verilog work "lower_left_to_upper_right.v"
verilog work "l_l_u_r_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
