.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* PWM_Enable */
.set PWM_Enable_Sync_ctrl_reg__0__MASK, 0x01
.set PWM_Enable_Sync_ctrl_reg__0__POS, 0
.set PWM_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set PWM_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set PWM_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_01
.set PWM_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_01
.set PWM_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_01
.set PWM_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_01
.set PWM_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set PWM_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_01
.set PWM_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_01
.set PWM_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set PWM_Enable_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_01
.set PWM_Enable_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_Enable_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_01
.set PWM_Enable_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_01
.set PWM_Enable_Sync_ctrl_reg__MASK, 0x01
.set PWM_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set PWM_Enable_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_01

/* PWM_Output */
.set PWM_Output__0__DM__MASK, 0x38
.set PWM_Output__0__DM__SHIFT, 3
.set PWM_Output__0__DR, CYREG_PRT0_DR
.set PWM_Output__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWM_Output__0__HSIOM_MASK, 0x000000F0
.set PWM_Output__0__HSIOM_SHIFT, 4
.set PWM_Output__0__INTCFG, CYREG_PRT0_INTCFG
.set PWM_Output__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PWM_Output__0__MASK, 0x02
.set PWM_Output__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set PWM_Output__0__OUT_SEL_SHIFT, 2
.set PWM_Output__0__OUT_SEL_VAL, 0
.set PWM_Output__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWM_Output__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWM_Output__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWM_Output__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWM_Output__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWM_Output__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWM_Output__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWM_Output__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWM_Output__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWM_Output__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWM_Output__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWM_Output__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWM_Output__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWM_Output__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWM_Output__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWM_Output__0__PC, CYREG_PRT0_PC
.set PWM_Output__0__PC2, CYREG_PRT0_PC2
.set PWM_Output__0__PORT, 0
.set PWM_Output__0__PS, CYREG_PRT0_PS
.set PWM_Output__0__SHIFT, 1
.set PWM_Output__DR, CYREG_PRT0_DR
.set PWM_Output__INTCFG, CYREG_PRT0_INTCFG
.set PWM_Output__INTSTAT, CYREG_PRT0_INTSTAT
.set PWM_Output__MASK, 0x02
.set PWM_Output__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWM_Output__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWM_Output__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWM_Output__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWM_Output__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWM_Output__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWM_Output__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWM_Output__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWM_Output__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWM_Output__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWM_Output__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWM_Output__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWM_Output__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWM_Output__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWM_Output__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWM_Output__PC, CYREG_PRT0_PC
.set PWM_Output__PC2, CYREG_PRT0_PC2
.set PWM_Output__PORT, 0
.set PWM_Output__PS, CYREG_PRT0_PS
.set PWM_Output__SHIFT, 1

/* PWM_PWMUDB */
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_03
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_03
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_03
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_03
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_03
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_03
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_03
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_03
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_03
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_FRAC_A00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__FRAC_MASK, 0x001F0000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_FRAC_A00

/* Clock_2 */
.set Clock_2__DIVIDER_MASK, 0x0000FFFF
.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_C02
.set Clock_2__ENABLE_MASK, 0x80000000
.set Clock_2__MASK, 0x80000000
.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_C02

/* Clock_3 */
.set Clock_3__DIVIDER_MASK, 0x0000FFFF
.set Clock_3__ENABLE, CYREG_CLK_DIVIDER_A02
.set Clock_3__ENABLE_MASK, 0x80000000
.set Clock_3__MASK, 0x80000000
.set Clock_3__REGISTER, CYREG_CLK_DIVIDER_A02

/* LED_ISR */
.set LED_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set LED_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set LED_ISR__INTC_MASK, 0x08
.set LED_ISR__INTC_NUMBER, 3
.set LED_ISR__INTC_PRIOR_MASK, 0xC0000000
.set LED_ISR__INTC_PRIOR_NUM, 3
.set LED_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set LED_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set LED_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* TestPin */
.set TestPin__0__DM__MASK, 0x1C0
.set TestPin__0__DM__SHIFT, 6
.set TestPin__0__DR, CYREG_PRT1_DR
.set TestPin__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set TestPin__0__HSIOM_MASK, 0x00000F00
.set TestPin__0__HSIOM_SHIFT, 8
.set TestPin__0__INTCFG, CYREG_PRT1_INTCFG
.set TestPin__0__INTSTAT, CYREG_PRT1_INTSTAT
.set TestPin__0__MASK, 0x04
.set TestPin__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TestPin__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TestPin__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TestPin__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TestPin__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TestPin__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TestPin__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TestPin__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TestPin__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TestPin__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TestPin__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TestPin__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TestPin__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TestPin__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TestPin__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TestPin__0__PC, CYREG_PRT1_PC
.set TestPin__0__PC2, CYREG_PRT1_PC2
.set TestPin__0__PORT, 1
.set TestPin__0__PS, CYREG_PRT1_PS
.set TestPin__0__SHIFT, 2
.set TestPin__DR, CYREG_PRT1_DR
.set TestPin__INTCFG, CYREG_PRT1_INTCFG
.set TestPin__INTSTAT, CYREG_PRT1_INTSTAT
.set TestPin__MASK, 0x04
.set TestPin__PA__CFG0, CYREG_UDB_PA1_CFG0
.set TestPin__PA__CFG1, CYREG_UDB_PA1_CFG1
.set TestPin__PA__CFG10, CYREG_UDB_PA1_CFG10
.set TestPin__PA__CFG11, CYREG_UDB_PA1_CFG11
.set TestPin__PA__CFG12, CYREG_UDB_PA1_CFG12
.set TestPin__PA__CFG13, CYREG_UDB_PA1_CFG13
.set TestPin__PA__CFG14, CYREG_UDB_PA1_CFG14
.set TestPin__PA__CFG2, CYREG_UDB_PA1_CFG2
.set TestPin__PA__CFG3, CYREG_UDB_PA1_CFG3
.set TestPin__PA__CFG4, CYREG_UDB_PA1_CFG4
.set TestPin__PA__CFG5, CYREG_UDB_PA1_CFG5
.set TestPin__PA__CFG6, CYREG_UDB_PA1_CFG6
.set TestPin__PA__CFG7, CYREG_UDB_PA1_CFG7
.set TestPin__PA__CFG8, CYREG_UDB_PA1_CFG8
.set TestPin__PA__CFG9, CYREG_UDB_PA1_CFG9
.set TestPin__PC, CYREG_PRT1_PC
.set TestPin__PC2, CYREG_PRT1_PC2
.set TestPin__PORT, 1
.set TestPin__PS, CYREG_PRT1_PS
.set TestPin__SHIFT, 2

/* AckTimer_cy_m0s8_tcpwm_1 */
.set AckTimer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set AckTimer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set AckTimer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set AckTimer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set AckTimer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set AckTimer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set AckTimer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set AckTimer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set AckTimer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set AckTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set AckTimer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set AckTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set AckTimer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set AckTimer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set AckTimer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* UART_LED_ISR */
.set UART_LED_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_LED_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_LED_ISR__INTC_MASK, 0x800
.set UART_LED_ISR__INTC_NUMBER, 11
.set UART_LED_ISR__INTC_PRIOR_MASK, 0xC0000000
.set UART_LED_ISR__INTC_PRIOR_NUM, 3
.set UART_LED_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set UART_LED_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_LED_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UART_LED_rx */
.set UART_LED_rx__0__DM__MASK, 0x07
.set UART_LED_rx__0__DM__SHIFT, 0
.set UART_LED_rx__0__DR, CYREG_PRT3_DR
.set UART_LED_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_LED_rx__0__HSIOM_GPIO, 0
.set UART_LED_rx__0__HSIOM_I2C, 14
.set UART_LED_rx__0__HSIOM_I2C_SCL, 14
.set UART_LED_rx__0__HSIOM_MASK, 0x0000000F
.set UART_LED_rx__0__HSIOM_SHIFT, 0
.set UART_LED_rx__0__HSIOM_SPI, 15
.set UART_LED_rx__0__HSIOM_SPI_MOSI, 15
.set UART_LED_rx__0__HSIOM_UART, 9
.set UART_LED_rx__0__HSIOM_UART_RX, 9
.set UART_LED_rx__0__INTCFG, CYREG_PRT3_INTCFG
.set UART_LED_rx__0__INTSTAT, CYREG_PRT3_INTSTAT
.set UART_LED_rx__0__MASK, 0x01
.set UART_LED_rx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set UART_LED_rx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set UART_LED_rx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set UART_LED_rx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set UART_LED_rx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set UART_LED_rx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set UART_LED_rx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set UART_LED_rx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set UART_LED_rx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set UART_LED_rx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set UART_LED_rx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set UART_LED_rx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set UART_LED_rx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set UART_LED_rx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set UART_LED_rx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set UART_LED_rx__0__PC, CYREG_PRT3_PC
.set UART_LED_rx__0__PC2, CYREG_PRT3_PC2
.set UART_LED_rx__0__PORT, 3
.set UART_LED_rx__0__PS, CYREG_PRT3_PS
.set UART_LED_rx__0__SHIFT, 0
.set UART_LED_rx__DR, CYREG_PRT3_DR
.set UART_LED_rx__INTCFG, CYREG_PRT3_INTCFG
.set UART_LED_rx__INTSTAT, CYREG_PRT3_INTSTAT
.set UART_LED_rx__MASK, 0x01
.set UART_LED_rx__PA__CFG0, CYREG_UDB_PA3_CFG0
.set UART_LED_rx__PA__CFG1, CYREG_UDB_PA3_CFG1
.set UART_LED_rx__PA__CFG10, CYREG_UDB_PA3_CFG10
.set UART_LED_rx__PA__CFG11, CYREG_UDB_PA3_CFG11
.set UART_LED_rx__PA__CFG12, CYREG_UDB_PA3_CFG12
.set UART_LED_rx__PA__CFG13, CYREG_UDB_PA3_CFG13
.set UART_LED_rx__PA__CFG14, CYREG_UDB_PA3_CFG14
.set UART_LED_rx__PA__CFG2, CYREG_UDB_PA3_CFG2
.set UART_LED_rx__PA__CFG3, CYREG_UDB_PA3_CFG3
.set UART_LED_rx__PA__CFG4, CYREG_UDB_PA3_CFG4
.set UART_LED_rx__PA__CFG5, CYREG_UDB_PA3_CFG5
.set UART_LED_rx__PA__CFG6, CYREG_UDB_PA3_CFG6
.set UART_LED_rx__PA__CFG7, CYREG_UDB_PA3_CFG7
.set UART_LED_rx__PA__CFG8, CYREG_UDB_PA3_CFG8
.set UART_LED_rx__PA__CFG9, CYREG_UDB_PA3_CFG9
.set UART_LED_rx__PC, CYREG_PRT3_PC
.set UART_LED_rx__PC2, CYREG_PRT3_PC2
.set UART_LED_rx__PORT, 3
.set UART_LED_rx__PS, CYREG_PRT3_PS
.set UART_LED_rx__SHIFT, 0

/* UART_LED_SCB */
.set UART_LED_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set UART_LED_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set UART_LED_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_LED_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set UART_LED_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set UART_LED_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set UART_LED_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set UART_LED_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set UART_LED_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set UART_LED_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set UART_LED_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set UART_LED_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set UART_LED_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set UART_LED_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_LED_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_LED_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_LED_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_LED_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_LED_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_LED_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_LED_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_LED_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_LED_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_LED_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_LED_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_LED_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_LED_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_LED_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_LED_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_LED_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_LED_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_LED_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_LED_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_LED_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_LED_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_LED_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_LED_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_LED_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_LED_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_LED_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_LED_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_LED_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_LED_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_LED_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_LED_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_LED_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_LED_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_LED_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_LED_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_LED_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_LED_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_LED_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_LED_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_LED_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_LED_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_LED_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_LED_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_LED_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_LED_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_LED_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_LED_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_LED_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_LED_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_LED_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_LED_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_LED_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_LED_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_LED_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_LED_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_LED_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_LED_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_LED_SCB__SS0_POSISTION, 0
.set UART_LED_SCB__SS1_POSISTION, 1
.set UART_LED_SCB__SS2_POSISTION, 2
.set UART_LED_SCB__SS3_POSISTION, 3
.set UART_LED_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_LED_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_LED_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_LED_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_LED_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_LED_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_LED_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_LED_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_LED_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* UART_LED_SCBCLK */
.set UART_LED_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_LED_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A01
.set UART_LED_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_LED_SCBCLK__MASK, 0x80000000
.set UART_LED_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A01

/* UART_LED_tx */
.set UART_LED_tx__0__DM__MASK, 0x38
.set UART_LED_tx__0__DM__SHIFT, 3
.set UART_LED_tx__0__DR, CYREG_PRT3_DR
.set UART_LED_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_LED_tx__0__HSIOM_GPIO, 0
.set UART_LED_tx__0__HSIOM_I2C, 14
.set UART_LED_tx__0__HSIOM_I2C_SDA, 14
.set UART_LED_tx__0__HSIOM_MASK, 0x000000F0
.set UART_LED_tx__0__HSIOM_SHIFT, 4
.set UART_LED_tx__0__HSIOM_SPI, 15
.set UART_LED_tx__0__HSIOM_SPI_MISO, 15
.set UART_LED_tx__0__HSIOM_UART, 9
.set UART_LED_tx__0__HSIOM_UART_TX, 9
.set UART_LED_tx__0__INTCFG, CYREG_PRT3_INTCFG
.set UART_LED_tx__0__INTSTAT, CYREG_PRT3_INTSTAT
.set UART_LED_tx__0__MASK, 0x02
.set UART_LED_tx__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set UART_LED_tx__0__OUT_SEL_SHIFT, 2
.set UART_LED_tx__0__OUT_SEL_VAL, -1
.set UART_LED_tx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set UART_LED_tx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set UART_LED_tx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set UART_LED_tx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set UART_LED_tx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set UART_LED_tx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set UART_LED_tx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set UART_LED_tx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set UART_LED_tx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set UART_LED_tx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set UART_LED_tx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set UART_LED_tx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set UART_LED_tx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set UART_LED_tx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set UART_LED_tx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set UART_LED_tx__0__PC, CYREG_PRT3_PC
.set UART_LED_tx__0__PC2, CYREG_PRT3_PC2
.set UART_LED_tx__0__PORT, 3
.set UART_LED_tx__0__PS, CYREG_PRT3_PS
.set UART_LED_tx__0__SHIFT, 1
.set UART_LED_tx__DR, CYREG_PRT3_DR
.set UART_LED_tx__INTCFG, CYREG_PRT3_INTCFG
.set UART_LED_tx__INTSTAT, CYREG_PRT3_INTSTAT
.set UART_LED_tx__MASK, 0x02
.set UART_LED_tx__PA__CFG0, CYREG_UDB_PA3_CFG0
.set UART_LED_tx__PA__CFG1, CYREG_UDB_PA3_CFG1
.set UART_LED_tx__PA__CFG10, CYREG_UDB_PA3_CFG10
.set UART_LED_tx__PA__CFG11, CYREG_UDB_PA3_CFG11
.set UART_LED_tx__PA__CFG12, CYREG_UDB_PA3_CFG12
.set UART_LED_tx__PA__CFG13, CYREG_UDB_PA3_CFG13
.set UART_LED_tx__PA__CFG14, CYREG_UDB_PA3_CFG14
.set UART_LED_tx__PA__CFG2, CYREG_UDB_PA3_CFG2
.set UART_LED_tx__PA__CFG3, CYREG_UDB_PA3_CFG3
.set UART_LED_tx__PA__CFG4, CYREG_UDB_PA3_CFG4
.set UART_LED_tx__PA__CFG5, CYREG_UDB_PA3_CFG5
.set UART_LED_tx__PA__CFG6, CYREG_UDB_PA3_CFG6
.set UART_LED_tx__PA__CFG7, CYREG_UDB_PA3_CFG7
.set UART_LED_tx__PA__CFG8, CYREG_UDB_PA3_CFG8
.set UART_LED_tx__PA__CFG9, CYREG_UDB_PA3_CFG9
.set UART_LED_tx__PC, CYREG_PRT3_PC
.set UART_LED_tx__PC2, CYREG_PRT3_PC2
.set UART_LED_tx__PORT, 3
.set UART_LED_tx__PS, CYREG_PRT3_PS
.set UART_LED_tx__SHIFT, 1

/* pwmClock */
.set pwmClock__DIVIDER_MASK, 0x0000FFFF
.set pwmClock__ENABLE, CYREG_CLK_DIVIDER_B00
.set pwmClock__ENABLE_MASK, 0x80000000
.set pwmClock__MASK, 0x80000000
.set pwmClock__REGISTER, CYREG_CLK_DIVIDER_B00

/* pwmClock_1 */
.set pwmClock_1__DIVIDER_MASK, 0x0000FFFF
.set pwmClock_1__ENABLE, CYREG_CLK_DIVIDER_B01
.set pwmClock_1__ENABLE_MASK, 0x80000000
.set pwmClock_1__MASK, 0x80000000
.set pwmClock_1__REGISTER, CYREG_CLK_DIVIDER_B01

/* LED_Timer_cy_m0s8_tcpwm_1 */
.set LED_Timer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set LED_Timer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set LED_Timer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set LED_Timer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set LED_Timer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set LED_Timer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set LED_Timer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set LED_Timer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set LED_Timer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set LED_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set LED_Timer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set LED_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set LED_Timer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set LED_Timer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set LED_Timer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* ack_clock */
.set ack_clock__DIVIDER_MASK, 0x0000FFFF
.set ack_clock__ENABLE, CYREG_CLK_DIVIDER_B02
.set ack_clock__ENABLE_MASK, 0x80000000
.set ack_clock__MASK, 0x80000000
.set ack_clock__REGISTER, CYREG_CLK_DIVIDER_B02

/* HBridge_CS */
.set HBridge_CS__0__DM__MASK, 0x7000
.set HBridge_CS__0__DM__SHIFT, 12
.set HBridge_CS__0__DR, CYREG_PRT2_DR
.set HBridge_CS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set HBridge_CS__0__HSIOM_MASK, 0x000F0000
.set HBridge_CS__0__HSIOM_SHIFT, 16
.set HBridge_CS__0__INTCFG, CYREG_PRT2_INTCFG
.set HBridge_CS__0__INTSTAT, CYREG_PRT2_INTSTAT
.set HBridge_CS__0__MASK, 0x10
.set HBridge_CS__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HBridge_CS__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HBridge_CS__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HBridge_CS__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HBridge_CS__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HBridge_CS__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HBridge_CS__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HBridge_CS__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HBridge_CS__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HBridge_CS__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HBridge_CS__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HBridge_CS__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HBridge_CS__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HBridge_CS__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HBridge_CS__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HBridge_CS__0__PC, CYREG_PRT2_PC
.set HBridge_CS__0__PC2, CYREG_PRT2_PC2
.set HBridge_CS__0__PORT, 2
.set HBridge_CS__0__PS, CYREG_PRT2_PS
.set HBridge_CS__0__SHIFT, 4
.set HBridge_CS__DR, CYREG_PRT2_DR
.set HBridge_CS__INTCFG, CYREG_PRT2_INTCFG
.set HBridge_CS__INTSTAT, CYREG_PRT2_INTSTAT
.set HBridge_CS__MASK, 0x10
.set HBridge_CS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set HBridge_CS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set HBridge_CS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set HBridge_CS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set HBridge_CS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set HBridge_CS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set HBridge_CS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set HBridge_CS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set HBridge_CS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set HBridge_CS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set HBridge_CS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set HBridge_CS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set HBridge_CS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set HBridge_CS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set HBridge_CS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set HBridge_CS__PC, CYREG_PRT2_PC
.set HBridge_CS__PC2, CYREG_PRT2_PC2
.set HBridge_CS__PORT, 2
.set HBridge_CS__PS, CYREG_PRT2_PS
.set HBridge_CS__SHIFT, 4

/* LED_Output */
.set LED_Output__0__DM__MASK, 0x07
.set LED_Output__0__DM__SHIFT, 0
.set LED_Output__0__DR, CYREG_PRT4_DR
.set LED_Output__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set LED_Output__0__HSIOM_MASK, 0x0000000F
.set LED_Output__0__HSIOM_SHIFT, 0
.set LED_Output__0__INTCFG, CYREG_PRT4_INTCFG
.set LED_Output__0__INTSTAT, CYREG_PRT4_INTSTAT
.set LED_Output__0__MASK, 0x01
.set LED_Output__0__PC, CYREG_PRT4_PC
.set LED_Output__0__PC2, CYREG_PRT4_PC2
.set LED_Output__0__PORT, 4
.set LED_Output__0__PS, CYREG_PRT4_PS
.set LED_Output__0__SHIFT, 0
.set LED_Output__DR, CYREG_PRT4_DR
.set LED_Output__INTCFG, CYREG_PRT4_INTCFG
.set LED_Output__INTSTAT, CYREG_PRT4_INTSTAT
.set LED_Output__MASK, 0x01
.set LED_Output__PC, CYREG_PRT4_PC
.set LED_Output__PC2, CYREG_PRT4_PC2
.set LED_Output__PORT, 4
.set LED_Output__PS, CYREG_PRT4_PS
.set LED_Output__SHIFT, 0

/* ADC_SAR_Seq_cy_psoc4_sar */
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_Seq_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING

/* ADC_SAR_Seq_cy_psoc4_sarmux_8 */
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PIN, 6
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PIN, 7
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PIN, 4
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PIN, 3
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_4_PIN, 0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_4_PORT, 7
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_cy_psoc4_sarmux_8__VNEG, 0

/* ADC_SAR_Seq_intClock */
.set ADC_SAR_Seq_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_SAR_Seq_intClock__ENABLE, CYREG_CLK_DIVIDER_C00
.set ADC_SAR_Seq_intClock__ENABLE_MASK, 0x80000000
.set ADC_SAR_Seq_intClock__MASK, 0x80000000
.set ADC_SAR_Seq_intClock__REGISTER, CYREG_CLK_DIVIDER_C00

/* ADC_SAR_Seq_IRQ */
.set ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_IRQ__INTC_MASK, 0x4000
.set ADC_SAR_Seq_IRQ__INTC_NUMBER, 14
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* HBridge_INA */
.set HBridge_INA__0__DM__MASK, 0x1C0
.set HBridge_INA__0__DM__SHIFT, 6
.set HBridge_INA__0__DR, CYREG_PRT0_DR
.set HBridge_INA__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set HBridge_INA__0__HSIOM_MASK, 0x00000F00
.set HBridge_INA__0__HSIOM_SHIFT, 8
.set HBridge_INA__0__INTCFG, CYREG_PRT0_INTCFG
.set HBridge_INA__0__INTSTAT, CYREG_PRT0_INTSTAT
.set HBridge_INA__0__MASK, 0x04
.set HBridge_INA__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HBridge_INA__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HBridge_INA__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HBridge_INA__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HBridge_INA__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HBridge_INA__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HBridge_INA__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HBridge_INA__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HBridge_INA__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HBridge_INA__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HBridge_INA__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HBridge_INA__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HBridge_INA__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HBridge_INA__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HBridge_INA__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HBridge_INA__0__PC, CYREG_PRT0_PC
.set HBridge_INA__0__PC2, CYREG_PRT0_PC2
.set HBridge_INA__0__PORT, 0
.set HBridge_INA__0__PS, CYREG_PRT0_PS
.set HBridge_INA__0__SHIFT, 2
.set HBridge_INA__DR, CYREG_PRT0_DR
.set HBridge_INA__INTCFG, CYREG_PRT0_INTCFG
.set HBridge_INA__INTSTAT, CYREG_PRT0_INTSTAT
.set HBridge_INA__MASK, 0x04
.set HBridge_INA__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HBridge_INA__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HBridge_INA__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HBridge_INA__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HBridge_INA__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HBridge_INA__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HBridge_INA__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HBridge_INA__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HBridge_INA__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HBridge_INA__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HBridge_INA__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HBridge_INA__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HBridge_INA__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HBridge_INA__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HBridge_INA__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HBridge_INA__PC, CYREG_PRT0_PC
.set HBridge_INA__PC2, CYREG_PRT0_PC2
.set HBridge_INA__PORT, 0
.set HBridge_INA__PS, CYREG_PRT0_PS
.set HBridge_INA__SHIFT, 2

/* HBridge_INB */
.set HBridge_INB__0__DM__MASK, 0x1C0000
.set HBridge_INB__0__DM__SHIFT, 18
.set HBridge_INB__0__DR, CYREG_PRT0_DR
.set HBridge_INB__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set HBridge_INB__0__HSIOM_MASK, 0x0F000000
.set HBridge_INB__0__HSIOM_SHIFT, 24
.set HBridge_INB__0__INTCFG, CYREG_PRT0_INTCFG
.set HBridge_INB__0__INTSTAT, CYREG_PRT0_INTSTAT
.set HBridge_INB__0__MASK, 0x40
.set HBridge_INB__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HBridge_INB__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HBridge_INB__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HBridge_INB__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HBridge_INB__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HBridge_INB__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HBridge_INB__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HBridge_INB__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HBridge_INB__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HBridge_INB__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HBridge_INB__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HBridge_INB__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HBridge_INB__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HBridge_INB__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HBridge_INB__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HBridge_INB__0__PC, CYREG_PRT0_PC
.set HBridge_INB__0__PC2, CYREG_PRT0_PC2
.set HBridge_INB__0__PORT, 0
.set HBridge_INB__0__PS, CYREG_PRT0_PS
.set HBridge_INB__0__SHIFT, 6
.set HBridge_INB__DR, CYREG_PRT0_DR
.set HBridge_INB__INTCFG, CYREG_PRT0_INTCFG
.set HBridge_INB__INTSTAT, CYREG_PRT0_INTSTAT
.set HBridge_INB__MASK, 0x40
.set HBridge_INB__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HBridge_INB__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HBridge_INB__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HBridge_INB__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HBridge_INB__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HBridge_INB__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HBridge_INB__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HBridge_INB__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HBridge_INB__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HBridge_INB__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HBridge_INB__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HBridge_INB__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HBridge_INB__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HBridge_INB__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HBridge_INB__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HBridge_INB__PC, CYREG_PRT0_PC
.set HBridge_INB__PC2, CYREG_PRT0_PC2
.set HBridge_INB__PORT, 0
.set HBridge_INB__PS, CYREG_PRT0_PS
.set HBridge_INB__SHIFT, 6

/* HBridge_PWM */
.set HBridge_PWM__0__DM__MASK, 0xE00
.set HBridge_PWM__0__DM__SHIFT, 9
.set HBridge_PWM__0__DR, CYREG_PRT0_DR
.set HBridge_PWM__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set HBridge_PWM__0__HSIOM_MASK, 0x0000F000
.set HBridge_PWM__0__HSIOM_SHIFT, 12
.set HBridge_PWM__0__INTCFG, CYREG_PRT0_INTCFG
.set HBridge_PWM__0__INTSTAT, CYREG_PRT0_INTSTAT
.set HBridge_PWM__0__MASK, 0x08
.set HBridge_PWM__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set HBridge_PWM__0__OUT_SEL_SHIFT, 6
.set HBridge_PWM__0__OUT_SEL_VAL, 3
.set HBridge_PWM__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HBridge_PWM__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HBridge_PWM__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HBridge_PWM__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HBridge_PWM__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HBridge_PWM__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HBridge_PWM__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HBridge_PWM__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HBridge_PWM__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HBridge_PWM__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HBridge_PWM__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HBridge_PWM__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HBridge_PWM__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HBridge_PWM__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HBridge_PWM__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HBridge_PWM__0__PC, CYREG_PRT0_PC
.set HBridge_PWM__0__PC2, CYREG_PRT0_PC2
.set HBridge_PWM__0__PORT, 0
.set HBridge_PWM__0__PS, CYREG_PRT0_PS
.set HBridge_PWM__0__SHIFT, 3
.set HBridge_PWM__DR, CYREG_PRT0_DR
.set HBridge_PWM__INTCFG, CYREG_PRT0_INTCFG
.set HBridge_PWM__INTSTAT, CYREG_PRT0_INTSTAT
.set HBridge_PWM__MASK, 0x08
.set HBridge_PWM__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HBridge_PWM__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HBridge_PWM__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HBridge_PWM__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HBridge_PWM__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HBridge_PWM__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HBridge_PWM__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HBridge_PWM__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HBridge_PWM__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HBridge_PWM__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HBridge_PWM__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HBridge_PWM__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HBridge_PWM__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HBridge_PWM__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HBridge_PWM__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HBridge_PWM__PC, CYREG_PRT0_PC
.set HBridge_PWM__PC2, CYREG_PRT0_PC2
.set HBridge_PWM__PORT, 0
.set HBridge_PWM__PS, CYREG_PRT0_PS
.set HBridge_PWM__SHIFT, 3

/* PotFeedBack */
.set PotFeedBack__0__DM__MASK, 0xE00
.set PotFeedBack__0__DM__SHIFT, 9
.set PotFeedBack__0__DR, CYREG_PRT2_DR
.set PotFeedBack__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PotFeedBack__0__HSIOM_MASK, 0x0000F000
.set PotFeedBack__0__HSIOM_SHIFT, 12
.set PotFeedBack__0__INTCFG, CYREG_PRT2_INTCFG
.set PotFeedBack__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PotFeedBack__0__MASK, 0x08
.set PotFeedBack__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PotFeedBack__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PotFeedBack__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PotFeedBack__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PotFeedBack__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PotFeedBack__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PotFeedBack__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PotFeedBack__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PotFeedBack__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PotFeedBack__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PotFeedBack__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PotFeedBack__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PotFeedBack__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PotFeedBack__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PotFeedBack__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PotFeedBack__0__PC, CYREG_PRT2_PC
.set PotFeedBack__0__PC2, CYREG_PRT2_PC2
.set PotFeedBack__0__PORT, 2
.set PotFeedBack__0__PS, CYREG_PRT2_PS
.set PotFeedBack__0__SHIFT, 3
.set PotFeedBack__DR, CYREG_PRT2_DR
.set PotFeedBack__INTCFG, CYREG_PRT2_INTCFG
.set PotFeedBack__INTSTAT, CYREG_PRT2_INTSTAT
.set PotFeedBack__MASK, 0x08
.set PotFeedBack__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PotFeedBack__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PotFeedBack__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PotFeedBack__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PotFeedBack__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PotFeedBack__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PotFeedBack__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PotFeedBack__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PotFeedBack__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PotFeedBack__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PotFeedBack__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PotFeedBack__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PotFeedBack__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PotFeedBack__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PotFeedBack__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PotFeedBack__PC, CYREG_PRT2_PC
.set PotFeedBack__PC2, CYREG_PRT2_PC2
.set PotFeedBack__PORT, 2
.set PotFeedBack__PS, CYREG_PRT2_PS
.set PotFeedBack__SHIFT, 3

/* limitSwitch */
.set limitSwitch__0__DM__MASK, 0x07
.set limitSwitch__0__DM__SHIFT, 0
.set limitSwitch__0__DR, CYREG_PRT0_DR
.set limitSwitch__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set limitSwitch__0__HSIOM_MASK, 0x0000000F
.set limitSwitch__0__HSIOM_SHIFT, 0
.set limitSwitch__0__INTCFG, CYREG_PRT0_INTCFG
.set limitSwitch__0__INTSTAT, CYREG_PRT0_INTSTAT
.set limitSwitch__0__MASK, 0x01
.set limitSwitch__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set limitSwitch__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set limitSwitch__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set limitSwitch__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set limitSwitch__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set limitSwitch__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set limitSwitch__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set limitSwitch__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set limitSwitch__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set limitSwitch__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set limitSwitch__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set limitSwitch__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set limitSwitch__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set limitSwitch__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set limitSwitch__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set limitSwitch__0__PC, CYREG_PRT0_PC
.set limitSwitch__0__PC2, CYREG_PRT0_PC2
.set limitSwitch__0__PORT, 0
.set limitSwitch__0__PS, CYREG_PRT0_PS
.set limitSwitch__0__SHIFT, 0
.set limitSwitch__DR, CYREG_PRT0_DR
.set limitSwitch__INTCFG, CYREG_PRT0_INTCFG
.set limitSwitch__INTSTAT, CYREG_PRT0_INTSTAT
.set limitSwitch__MASK, 0x01
.set limitSwitch__PA__CFG0, CYREG_UDB_PA0_CFG0
.set limitSwitch__PA__CFG1, CYREG_UDB_PA0_CFG1
.set limitSwitch__PA__CFG10, CYREG_UDB_PA0_CFG10
.set limitSwitch__PA__CFG11, CYREG_UDB_PA0_CFG11
.set limitSwitch__PA__CFG12, CYREG_UDB_PA0_CFG12
.set limitSwitch__PA__CFG13, CYREG_UDB_PA0_CFG13
.set limitSwitch__PA__CFG14, CYREG_UDB_PA0_CFG14
.set limitSwitch__PA__CFG2, CYREG_UDB_PA0_CFG2
.set limitSwitch__PA__CFG3, CYREG_UDB_PA0_CFG3
.set limitSwitch__PA__CFG4, CYREG_UDB_PA0_CFG4
.set limitSwitch__PA__CFG5, CYREG_UDB_PA0_CFG5
.set limitSwitch__PA__CFG6, CYREG_UDB_PA0_CFG6
.set limitSwitch__PA__CFG7, CYREG_UDB_PA0_CFG7
.set limitSwitch__PA__CFG8, CYREG_UDB_PA0_CFG8
.set limitSwitch__PA__CFG9, CYREG_UDB_PA0_CFG9
.set limitSwitch__PC, CYREG_PRT0_PC
.set limitSwitch__PC2, CYREG_PRT0_PC2
.set limitSwitch__PORT, 0
.set limitSwitch__PS, CYREG_PRT0_PS
.set limitSwitch__SHIFT, 0
.set limitSwitch__SNAP, CYREG_PRT0_INTSTAT

/* timer_clock */
.set timer_clock__DIVIDER_MASK, 0x0000FFFF
.set timer_clock__ENABLE, CYREG_CLK_DIVIDER_C01
.set timer_clock__ENABLE_MASK, 0x80000000
.set timer_clock__MASK, 0x80000000
.set timer_clock__REGISTER, CYREG_CLK_DIVIDER_C01

/* TimeoutTimer_cy_m0s8_tcpwm_1 */
.set TimeoutTimer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set TimeoutTimer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set TimeoutTimer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set TimeoutTimer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set TimeoutTimer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set TimeoutTimer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set TimeoutTimer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set TimeoutTimer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set TimeoutTimer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set TimeoutTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set TimeoutTimer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set TimeoutTimer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set TimeoutTimer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set TimeoutTimer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* AckTimeoutISR */
.set AckTimeoutISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set AckTimeoutISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set AckTimeoutISR__INTC_MASK, 0x02
.set AckTimeoutISR__INTC_NUMBER, 1
.set AckTimeoutISR__INTC_PRIOR_MASK, 0xC000
.set AckTimeoutISR__INTC_PRIOR_NUM, 3
.set AckTimeoutISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set AckTimeoutISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set AckTimeoutISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* LED_TempInput */
.set LED_TempInput__0__DM__MASK, 0x1C0000
.set LED_TempInput__0__DM__SHIFT, 18
.set LED_TempInput__0__DR, CYREG_PRT2_DR
.set LED_TempInput__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_TempInput__0__HSIOM_MASK, 0x0F000000
.set LED_TempInput__0__HSIOM_SHIFT, 24
.set LED_TempInput__0__INTCFG, CYREG_PRT2_INTCFG
.set LED_TempInput__0__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_TempInput__0__MASK, 0x40
.set LED_TempInput__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_TempInput__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_TempInput__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_TempInput__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_TempInput__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_TempInput__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_TempInput__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_TempInput__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_TempInput__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_TempInput__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_TempInput__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_TempInput__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_TempInput__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_TempInput__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_TempInput__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_TempInput__0__PC, CYREG_PRT2_PC
.set LED_TempInput__0__PC2, CYREG_PRT2_PC2
.set LED_TempInput__0__PORT, 2
.set LED_TempInput__0__PS, CYREG_PRT2_PS
.set LED_TempInput__0__SHIFT, 6
.set LED_TempInput__DR, CYREG_PRT2_DR
.set LED_TempInput__INTCFG, CYREG_PRT2_INTCFG
.set LED_TempInput__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_TempInput__MASK, 0x40
.set LED_TempInput__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_TempInput__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_TempInput__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_TempInput__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_TempInput__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_TempInput__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_TempInput__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_TempInput__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_TempInput__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_TempInput__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_TempInput__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_TempInput__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_TempInput__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_TempInput__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_TempInput__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_TempInput__PC, CYREG_PRT2_PC
.set LED_TempInput__PC2, CYREG_PRT2_PC2
.set LED_TempInput__PORT, 2
.set LED_TempInput__PS, CYREG_PRT2_PS
.set LED_TempInput__SHIFT, 6

/* SamplingTimer_cy_m0s8_tcpwm_1 */
.set SamplingTimer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set SamplingTimer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set SamplingTimer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set SamplingTimer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set SamplingTimer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set SamplingTimer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set SamplingTimer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set SamplingTimer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set SamplingTimer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set SamplingTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set SamplingTimer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set SamplingTimer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set SamplingTimer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set SamplingTimer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* hallEffectISR */
.set hallEffectISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set hallEffectISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set hallEffectISR__INTC_MASK, 0x01
.set hallEffectISR__INTC_NUMBER, 0
.set hallEffectISR__INTC_PRIOR_MASK, 0xC0
.set hallEffectISR__INTC_PRIOR_NUM, 3
.set hallEffectISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set hallEffectISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set hallEffectISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CommTimeoutISR */
.set CommTimeoutISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CommTimeoutISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CommTimeoutISR__INTC_MASK, 0x04
.set CommTimeoutISR__INTC_NUMBER, 2
.set CommTimeoutISR__INTC_PRIOR_MASK, 0xC00000
.set CommTimeoutISR__INTC_PRIOR_NUM, 3
.set CommTimeoutISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set CommTimeoutISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CommTimeoutISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* motorControlPWM_PWMUDB */
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__0__MASK, 0x01
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__0__POS, 0
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__1__MASK, 0x02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__1__POS, 1
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__2__MASK, 0x04
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__2__POS, 2
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__MASK, 0x87
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set motorControlPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set motorControlPWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02

/* SamplingTimerISR */
.set SamplingTimerISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SamplingTimerISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SamplingTimerISR__INTC_MASK, 0x10
.set SamplingTimerISR__INTC_NUMBER, 4
.set SamplingTimerISR__INTC_PRIOR_MASK, 0xC0
.set SamplingTimerISR__INTC_PRIOR_NUM, 3
.set SamplingTimerISR__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set SamplingTimerISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SamplingTimerISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* overCurrentTimer_TimerUDB */
.set overCurrentTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set overCurrentTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set overCurrentTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set overCurrentTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set overCurrentTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set overCurrentTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set overCurrentTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set overCurrentTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set overCurrentTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set overCurrentTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_01
.set overCurrentTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set overCurrentTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set overCurrentTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set overCurrentTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_01
.set overCurrentTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_01
.set overCurrentTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_01
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A0_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A1_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D0_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D1_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F0_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F1_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_UDB_W8_A0_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_UDB_W8_A1_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_UDB_W8_D0_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_UDB_W8_D1_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_UDB_W8_F0_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_UDB_W8_F1_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01
.set overCurrentTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_01

/* SwitchNodeTempInput */
.set SwitchNodeTempInput__0__DM__MASK, 0xE00000
.set SwitchNodeTempInput__0__DM__SHIFT, 21
.set SwitchNodeTempInput__0__DR, CYREG_PRT2_DR
.set SwitchNodeTempInput__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SwitchNodeTempInput__0__HSIOM_MASK, 0xF0000000
.set SwitchNodeTempInput__0__HSIOM_SHIFT, 28
.set SwitchNodeTempInput__0__INTCFG, CYREG_PRT2_INTCFG
.set SwitchNodeTempInput__0__INTSTAT, CYREG_PRT2_INTSTAT
.set SwitchNodeTempInput__0__MASK, 0x80
.set SwitchNodeTempInput__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SwitchNodeTempInput__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SwitchNodeTempInput__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SwitchNodeTempInput__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SwitchNodeTempInput__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SwitchNodeTempInput__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SwitchNodeTempInput__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SwitchNodeTempInput__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SwitchNodeTempInput__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SwitchNodeTempInput__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SwitchNodeTempInput__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SwitchNodeTempInput__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SwitchNodeTempInput__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SwitchNodeTempInput__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SwitchNodeTempInput__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SwitchNodeTempInput__0__PC, CYREG_PRT2_PC
.set SwitchNodeTempInput__0__PC2, CYREG_PRT2_PC2
.set SwitchNodeTempInput__0__PORT, 2
.set SwitchNodeTempInput__0__PS, CYREG_PRT2_PS
.set SwitchNodeTempInput__0__SHIFT, 7
.set SwitchNodeTempInput__DR, CYREG_PRT2_DR
.set SwitchNodeTempInput__INTCFG, CYREG_PRT2_INTCFG
.set SwitchNodeTempInput__INTSTAT, CYREG_PRT2_INTSTAT
.set SwitchNodeTempInput__MASK, 0x80
.set SwitchNodeTempInput__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SwitchNodeTempInput__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SwitchNodeTempInput__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SwitchNodeTempInput__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SwitchNodeTempInput__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SwitchNodeTempInput__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SwitchNodeTempInput__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SwitchNodeTempInput__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SwitchNodeTempInput__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SwitchNodeTempInput__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SwitchNodeTempInput__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SwitchNodeTempInput__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SwitchNodeTempInput__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SwitchNodeTempInput__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SwitchNodeTempInput__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SwitchNodeTempInput__PC, CYREG_PRT2_PC
.set SwitchNodeTempInput__PC2, CYREG_PRT2_PC2
.set SwitchNodeTempInput__PORT, 2
.set SwitchNodeTempInput__PS, CYREG_PRT2_PS
.set SwitchNodeTempInput__SHIFT, 7

/* overCurrentTimerISR */
.set overCurrentTimerISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set overCurrentTimerISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set overCurrentTimerISR__INTC_MASK, 0x20
.set overCurrentTimerISR__INTC_NUMBER, 5
.set overCurrentTimerISR__INTC_PRIOR_MASK, 0xC000
.set overCurrentTimerISR__INTC_PRIOR_NUM, 3
.set overCurrentTimerISR__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set overCurrentTimerISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set overCurrentTimerISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04631193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDD, 5
.set CYDEV_VDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CyDividerClock__DIVIDER_MASK, 0x0000FFFF
.set CyDividerClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set CyDividerClock__ENABLE_MASK, 0x80000000
.set CyDividerClock__MASK, 0x80000000
.set CyDividerClock__REGISTER, CYREG_CLK_DIVIDER_A00
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
