{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 15:28:40 2012 " "Info: Processing started: Fri Apr 27 15:28:40 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --lower_priority --read_settings_files=off --write_settings_files=off FPGA_MIPS -c FPGA_MIPS --timing_analysis_only " "Info: Command: quartus_tan --lower_priority --read_settings_files=off --write_settings_files=off FPGA_MIPS -c FPGA_MIPS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "top_cycloneii:inst\|Debounce_clock " "Info: Detected ripple clock \"top_cycloneii:inst\|Debounce_clock\" as buffer" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 173 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_cycloneii:inst\|Debounce_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_cycloneii:inst\|PB1_debounced_Sync " "Info: Detected ripple clock \"top_cycloneii:inst\|PB1_debounced_Sync\" as buffer" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_cycloneii:inst\|PB1_debounced_Sync" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register top_cycloneii:inst\|Ifetch:IFE\|PC\[2\] register top_cycloneii:inst\|rom_address\[3\] 87.92 MHz 11.374 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 87.92 MHz between source register \"top_cycloneii:inst\|Ifetch:IFE\|PC\[2\]\" and destination register \"top_cycloneii:inst\|rom_address\[3\]\" (period= 11.374 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.720 ns + Longest register register " "Info: + Longest register to register delay is 10.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_cycloneii:inst\|Ifetch:IFE\|PC\[2\] 1 REG LCFF_X49_Y32_N31 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y32_N31; Fanout = 14; REG Node = 'top_cycloneii:inst\|Ifetch:IFE\|PC\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_cycloneii:inst|Ifetch:IFE|PC[2] } "NODE_NAME" } } { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.408 ns) 0.926 ns top_cycloneii:inst\|Ifetch:IFE\|Mux0~0 2 COMB LCCOMB_X49_Y32_N0 35 " "Info: 2: + IC(0.518 ns) + CELL(0.408 ns) = 0.926 ns; Loc. = LCCOMB_X49_Y32_N0; Fanout = 35; COMB Node = 'top_cycloneii:inst\|Ifetch:IFE\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { top_cycloneii:inst|Ifetch:IFE|PC[2] top_cycloneii:inst|Ifetch:IFE|Mux0~0 } "NODE_NAME" } } { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.150 ns) 1.905 ns top_cycloneii:inst\|Idecode:ID\|Mux6~1 3 COMB LCCOMB_X49_Y31_N20 2 " "Info: 3: + IC(0.829 ns) + CELL(0.150 ns) = 1.905 ns; Loc. = LCCOMB_X49_Y31_N20; Fanout = 2; COMB Node = 'top_cycloneii:inst\|Idecode:ID\|Mux6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { top_cycloneii:inst|Ifetch:IFE|Mux0~0 top_cycloneii:inst|Idecode:ID|Mux6~1 } "NODE_NAME" } } { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.150 ns) 2.853 ns top_cycloneii:inst\|Idecode:ID\|Mux14~0 4 COMB LCCOMB_X49_Y32_N8 1 " "Info: 4: + IC(0.798 ns) + CELL(0.150 ns) = 2.853 ns; Loc. = LCCOMB_X49_Y32_N8; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Idecode:ID\|Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { top_cycloneii:inst|Idecode:ID|Mux6~1 top_cycloneii:inst|Idecode:ID|Mux14~0 } "NODE_NAME" } } { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 3.388 ns top_cycloneii:inst\|Idecode:ID\|Mux14~1 5 COMB LCCOMB_X49_Y32_N2 5 " "Info: 5: + IC(0.260 ns) + CELL(0.275 ns) = 3.388 ns; Loc. = LCCOMB_X49_Y32_N2; Fanout = 5; COMB Node = 'top_cycloneii:inst\|Idecode:ID\|Mux14~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { top_cycloneii:inst|Idecode:ID|Mux14~0 top_cycloneii:inst|Idecode:ID|Mux14~1 } "NODE_NAME" } } { "idecode.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/idecode.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.802 ns top_cycloneii:inst\|Execute:EXE\|Add1~11 6 COMB LCCOMB_X49_Y32_N28 2 " "Info: 6: + IC(0.264 ns) + CELL(0.150 ns) = 3.802 ns; Loc. = LCCOMB_X49_Y32_N28; Fanout = 2; COMB Node = 'top_cycloneii:inst\|Execute:EXE\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { top_cycloneii:inst|Idecode:ID|Mux14~1 top_cycloneii:inst|Execute:EXE|Add1~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.504 ns) 4.986 ns top_cycloneii:inst\|Execute:EXE\|Add1~17 7 COMB LCCOMB_X48_Y32_N14 2 " "Info: 7: + IC(0.680 ns) + CELL(0.504 ns) = 4.986 ns; Loc. = LCCOMB_X48_Y32_N14; Fanout = 2; COMB Node = 'top_cycloneii:inst\|Execute:EXE\|Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { top_cycloneii:inst|Execute:EXE|Add1~11 top_cycloneii:inst|Execute:EXE|Add1~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.396 ns top_cycloneii:inst\|Execute:EXE\|Add1~18 8 COMB LCCOMB_X48_Y32_N16 5 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 5.396 ns; Loc. = LCCOMB_X48_Y32_N16; Fanout = 5; COMB Node = 'top_cycloneii:inst\|Execute:EXE\|Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { top_cycloneii:inst|Execute:EXE|Add1~17 top_cycloneii:inst|Execute:EXE|Add1~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.926 ns top_cycloneii:inst\|Execute:EXE\|Equal0~0 9 COMB LCCOMB_X48_Y32_N28 8 " "Info: 9: + IC(0.255 ns) + CELL(0.275 ns) = 5.926 ns; Loc. = LCCOMB_X48_Y32_N28; Fanout = 8; COMB Node = 'top_cycloneii:inst\|Execute:EXE\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { top_cycloneii:inst|Execute:EXE|Add1~18 top_cycloneii:inst|Execute:EXE|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.271 ns) 6.929 ns top_cycloneii:inst\|dmemory:MEM\|rd_bus\[7\]~7 10 COMB LCCOMB_X48_Y30_N30 5 " "Info: 10: + IC(0.732 ns) + CELL(0.271 ns) = 6.929 ns; Loc. = LCCOMB_X48_Y30_N30; Fanout = 5; COMB Node = 'top_cycloneii:inst\|dmemory:MEM\|rd_bus\[7\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { top_cycloneii:inst|Execute:EXE|Equal0~0 top_cycloneii:inst|dmemory:MEM|rd_bus[7]~7 } "NODE_NAME" } } { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.271 ns) 7.894 ns top_cycloneii:inst\|dmemory:MEM\|rd_bus\[4\]~12 11 COMB LCCOMB_X47_Y30_N8 1 " "Info: 11: + IC(0.694 ns) + CELL(0.271 ns) = 7.894 ns; Loc. = LCCOMB_X47_Y30_N8; Fanout = 1; COMB Node = 'top_cycloneii:inst\|dmemory:MEM\|rd_bus\[4\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { top_cycloneii:inst|dmemory:MEM|rd_bus[7]~7 top_cycloneii:inst|dmemory:MEM|rd_bus[4]~12 } "NODE_NAME" } } { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 8.426 ns top_cycloneii:inst\|dmemory:MEM\|rd_bus\[4\] 12 COMB LCCOMB_X47_Y30_N26 2 " "Info: 12: + IC(0.257 ns) + CELL(0.275 ns) = 8.426 ns; Loc. = LCCOMB_X47_Y30_N26; Fanout = 2; COMB Node = 'top_cycloneii:inst\|dmemory:MEM\|rd_bus\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { top_cycloneii:inst|dmemory:MEM|rd_bus[4]~12 top_cycloneii:inst|dmemory:MEM|rd_bus[4] } "NODE_NAME" } } { "dmemory.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/dmemory.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.830 ns top_cycloneii:inst\|rom_address~11 13 COMB LCCOMB_X47_Y30_N22 1 " "Info: 13: + IC(0.254 ns) + CELL(0.150 ns) = 8.830 ns; Loc. = LCCOMB_X47_Y30_N22; Fanout = 1; COMB Node = 'top_cycloneii:inst\|rom_address~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { top_cycloneii:inst|dmemory:MEM|rd_bus[4] top_cycloneii:inst|rom_address~11 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 9.223 ns top_cycloneii:inst\|Mux6~8 14 COMB LCCOMB_X47_Y30_N24 1 " "Info: 14: + IC(0.243 ns) + CELL(0.150 ns) = 9.223 ns; Loc. = LCCOMB_X47_Y30_N24; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Mux6~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { top_cycloneii:inst|rom_address~11 top_cycloneii:inst|Mux6~8 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 9.751 ns top_cycloneii:inst\|Mux6~9 15 COMB LCCOMB_X47_Y30_N10 1 " "Info: 15: + IC(0.253 ns) + CELL(0.275 ns) = 9.751 ns; Loc. = LCCOMB_X47_Y30_N10; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Mux6~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { top_cycloneii:inst|Mux6~8 top_cycloneii:inst|Mux6~9 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 457 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.150 ns) 10.636 ns top_cycloneii:inst\|rom_address~15 16 COMB LCCOMB_X47_Y34_N24 1 " "Info: 16: + IC(0.735 ns) + CELL(0.150 ns) = 10.636 ns; Loc. = LCCOMB_X47_Y34_N24; Fanout = 1; COMB Node = 'top_cycloneii:inst\|rom_address~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { top_cycloneii:inst|Mux6~9 top_cycloneii:inst|rom_address~15 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.720 ns top_cycloneii:inst\|rom_address\[3\] 17 REG LCFF_X47_Y34_N25 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 10.720 ns; Loc. = LCFF_X47_Y34_N25; Fanout = 3; REG Node = 'top_cycloneii:inst\|rom_address\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { top_cycloneii:inst|rom_address~15 top_cycloneii:inst|rom_address[3] } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.948 ns ( 36.83 % ) " "Info: Total cell delay = 3.948 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.772 ns ( 63.17 % ) " "Info: Total interconnect delay = 6.772 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.720 ns" { top_cycloneii:inst|Ifetch:IFE|PC[2] top_cycloneii:inst|Ifetch:IFE|Mux0~0 top_cycloneii:inst|Idecode:ID|Mux6~1 top_cycloneii:inst|Idecode:ID|Mux14~0 top_cycloneii:inst|Idecode:ID|Mux14~1 top_cycloneii:inst|Execute:EXE|Add1~11 top_cycloneii:inst|Execute:EXE|Add1~17 top_cycloneii:inst|Execute:EXE|Add1~18 top_cycloneii:inst|Execute:EXE|Equal0~0 top_cycloneii:inst|dmemory:MEM|rd_bus[7]~7 top_cycloneii:inst|dmemory:MEM|rd_bus[4]~12 top_cycloneii:inst|dmemory:MEM|rd_bus[4] top_cycloneii:inst|rom_address~11 top_cycloneii:inst|Mux6~8 top_cycloneii:inst|Mux6~9 top_cycloneii:inst|rom_address~15 top_cycloneii:inst|rom_address[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.720 ns" { top_cycloneii:inst|Ifetch:IFE|PC[2] {} top_cycloneii:inst|Ifetch:IFE|Mux0~0 {} top_cycloneii:inst|Idecode:ID|Mux6~1 {} top_cycloneii:inst|Idecode:ID|Mux14~0 {} top_cycloneii:inst|Idecode:ID|Mux14~1 {} top_cycloneii:inst|Execute:EXE|Add1~11 {} top_cycloneii:inst|Execute:EXE|Add1~17 {} top_cycloneii:inst|Execute:EXE|Add1~18 {} top_cycloneii:inst|Execute:EXE|Equal0~0 {} top_cycloneii:inst|dmemory:MEM|rd_bus[7]~7 {} top_cycloneii:inst|dmemory:MEM|rd_bus[4]~12 {} top_cycloneii:inst|dmemory:MEM|rd_bus[4] {} top_cycloneii:inst|rom_address~11 {} top_cycloneii:inst|Mux6~8 {} top_cycloneii:inst|Mux6~9 {} top_cycloneii:inst|rom_address~15 {} top_cycloneii:inst|rom_address[3] {} } { 0.000ns 0.518ns 0.829ns 0.798ns 0.260ns 0.264ns 0.680ns 0.000ns 0.255ns 0.732ns 0.694ns 0.257ns 0.254ns 0.243ns 0.253ns 0.735ns 0.000ns } { 0.000ns 0.408ns 0.150ns 0.150ns 0.275ns 0.150ns 0.504ns 0.410ns 0.275ns 0.271ns 0.271ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.440 ns - Smallest " "Info: - Smallest clock skew is -0.440 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 9.014 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 9.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.787 ns) 3.965 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X44_Y30_N7 2 " "Info: 2: + IC(2.179 ns) + CELL(0.787 ns) = 3.965 ns; Loc. = LCFF_X44_Y30_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.414 ns) 4.694 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X44_Y30_N6 1 " "Info: 3: + IC(0.315 ns) + CELL(0.414 ns) = 4.694 ns; Loc. = LCCOMB_X44_Y30_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.104 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X44_Y30_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.104 ns; Loc. = LCCOMB_X44_Y30_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(0.000 ns) 7.455 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl 5 COMB CLKCTRL_G10 74 " "Info: 5: + IC(2.351 ns) + CELL(0.000 ns) = 7.455 ns; Loc. = CLKCTRL_G10; Fanout = 74; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 9.014 ns top_cycloneii:inst\|rom_address\[3\] 6 REG LCFF_X47_Y34_N25 3 " "Info: 6: + IC(1.022 ns) + CELL(0.537 ns) = 9.014 ns; Loc. = LCFF_X47_Y34_N25; Fanout = 3; REG Node = 'top_cycloneii:inst\|rom_address\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|rom_address[3] } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.147 ns ( 34.91 % ) " "Info: Total cell delay = 3.147 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.867 ns ( 65.09 % ) " "Info: Total interconnect delay = 5.867 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.014 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|rom_address[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.014 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|rom_address[3] {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 2.351ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.454 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 9.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.787 ns) 3.965 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X44_Y30_N7 2 " "Info: 2: + IC(2.179 ns) + CELL(0.787 ns) = 3.965 ns; Loc. = LCFF_X44_Y30_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.414 ns) 4.694 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X44_Y30_N6 1 " "Info: 3: + IC(0.315 ns) + CELL(0.414 ns) = 4.694 ns; Loc. = LCCOMB_X44_Y30_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.104 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X44_Y30_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.104 ns; Loc. = LCCOMB_X44_Y30_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.787 ns) 6.126 ns top_cycloneii:inst\|PB1_debounced_Sync 5 REG LCFF_X44_Y30_N5 3 " "Info: 5: + IC(0.235 ns) + CELL(0.787 ns) = 6.126 ns; Loc. = LCFF_X44_Y30_N5; Fanout = 3; REG Node = 'top_cycloneii:inst\|PB1_debounced_Sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|PB1_debounced_Sync } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.000 ns) 7.900 ns top_cycloneii:inst\|PB1_debounced_Sync~clkctrl 6 COMB CLKCTRL_G9 78 " "Info: 6: + IC(1.774 ns) + CELL(0.000 ns) = 7.900 ns; Loc. = CLKCTRL_G9; Fanout = 78; COMB Node = 'top_cycloneii:inst\|PB1_debounced_Sync~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { top_cycloneii:inst|PB1_debounced_Sync top_cycloneii:inst|PB1_debounced_Sync~clkctrl } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 9.454 ns top_cycloneii:inst\|Ifetch:IFE\|PC\[2\] 7 REG LCFF_X49_Y32_N31 14 " "Info: 7: + IC(1.017 ns) + CELL(0.537 ns) = 9.454 ns; Loc. = LCFF_X49_Y32_N31; Fanout = 14; REG Node = 'top_cycloneii:inst\|Ifetch:IFE\|PC\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { top_cycloneii:inst|PB1_debounced_Sync~clkctrl top_cycloneii:inst|Ifetch:IFE|PC[2] } "NODE_NAME" } } { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.934 ns ( 41.61 % ) " "Info: Total cell delay = 3.934 ns ( 41.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.520 ns ( 58.39 % ) " "Info: Total interconnect delay = 5.520 ns ( 58.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|PB1_debounced_Sync top_cycloneii:inst|PB1_debounced_Sync~clkctrl top_cycloneii:inst|Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} top_cycloneii:inst|PB1_debounced_Sync {} top_cycloneii:inst|PB1_debounced_Sync~clkctrl {} top_cycloneii:inst|Ifetch:IFE|PC[2] {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 0.235ns 1.774ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.014 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|rom_address[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.014 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|rom_address[3] {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 2.351ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|PB1_debounced_Sync top_cycloneii:inst|PB1_debounced_Sync~clkctrl top_cycloneii:inst|Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} top_cycloneii:inst|PB1_debounced_Sync {} top_cycloneii:inst|PB1_debounced_Sync~clkctrl {} top_cycloneii:inst|Ifetch:IFE|PC[2] {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 0.235ns 1.774ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ifetch.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/ifetch.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 431 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.720 ns" { top_cycloneii:inst|Ifetch:IFE|PC[2] top_cycloneii:inst|Ifetch:IFE|Mux0~0 top_cycloneii:inst|Idecode:ID|Mux6~1 top_cycloneii:inst|Idecode:ID|Mux14~0 top_cycloneii:inst|Idecode:ID|Mux14~1 top_cycloneii:inst|Execute:EXE|Add1~11 top_cycloneii:inst|Execute:EXE|Add1~17 top_cycloneii:inst|Execute:EXE|Add1~18 top_cycloneii:inst|Execute:EXE|Equal0~0 top_cycloneii:inst|dmemory:MEM|rd_bus[7]~7 top_cycloneii:inst|dmemory:MEM|rd_bus[4]~12 top_cycloneii:inst|dmemory:MEM|rd_bus[4] top_cycloneii:inst|rom_address~11 top_cycloneii:inst|Mux6~8 top_cycloneii:inst|Mux6~9 top_cycloneii:inst|rom_address~15 top_cycloneii:inst|rom_address[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.720 ns" { top_cycloneii:inst|Ifetch:IFE|PC[2] {} top_cycloneii:inst|Ifetch:IFE|Mux0~0 {} top_cycloneii:inst|Idecode:ID|Mux6~1 {} top_cycloneii:inst|Idecode:ID|Mux14~0 {} top_cycloneii:inst|Idecode:ID|Mux14~1 {} top_cycloneii:inst|Execute:EXE|Add1~11 {} top_cycloneii:inst|Execute:EXE|Add1~17 {} top_cycloneii:inst|Execute:EXE|Add1~18 {} top_cycloneii:inst|Execute:EXE|Equal0~0 {} top_cycloneii:inst|dmemory:MEM|rd_bus[7]~7 {} top_cycloneii:inst|dmemory:MEM|rd_bus[4]~12 {} top_cycloneii:inst|dmemory:MEM|rd_bus[4] {} top_cycloneii:inst|rom_address~11 {} top_cycloneii:inst|Mux6~8 {} top_cycloneii:inst|Mux6~9 {} top_cycloneii:inst|rom_address~15 {} top_cycloneii:inst|rom_address[3] {} } { 0.000ns 0.518ns 0.829ns 0.798ns 0.260ns 0.264ns 0.680ns 0.000ns 0.255ns 0.732ns 0.694ns 0.257ns 0.254ns 0.243ns 0.253ns 0.735ns 0.000ns } { 0.000ns 0.408ns 0.150ns 0.150ns 0.275ns 0.150ns 0.504ns 0.410ns 0.275ns 0.271ns 0.271ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.014 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|rom_address[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.014 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|rom_address[3] {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 2.351ns 1.022ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 top_cycloneii:inst|PB1_debounced_Sync top_cycloneii:inst|PB1_debounced_Sync~clkctrl top_cycloneii:inst|Ifetch:IFE|PC[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} top_cycloneii:inst|PB1_debounced_Sync {} top_cycloneii:inst|PB1_debounced_Sync~clkctrl {} top_cycloneii:inst|Ifetch:IFE|PC[2] {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 0.235ns 1.774ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "top_cycloneii:inst\|PB2_sync KEY\[1\] CLOCK_50 -2.017 ns register " "Info: tsu for register \"top_cycloneii:inst\|PB2_sync\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is -2.017 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.011 ns + Longest pin register " "Info: + Longest pin to register delay is 7.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 72 216 384 88 "KEY\[0\]" "" } { 88 216 384 104 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.810 ns) + CELL(0.275 ns) 6.927 ns top_cycloneii:inst\|PB2_sync~0 2 COMB LCCOMB_X49_Y29_N2 1 " "Info: 2: + IC(5.810 ns) + CELL(0.275 ns) = 6.927 ns; Loc. = LCCOMB_X49_Y29_N2; Fanout = 1; COMB Node = 'top_cycloneii:inst\|PB2_sync~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { KEY[1] top_cycloneii:inst|PB2_sync~0 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.011 ns top_cycloneii:inst\|PB2_sync 3 REG LCFF_X49_Y29_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.011 ns; Loc. = LCFF_X49_Y29_N3; Fanout = 1; REG Node = 'top_cycloneii:inst\|PB2_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { top_cycloneii:inst|PB2_sync~0 top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 17.13 % ) " "Info: Total cell delay = 1.201 ns ( 17.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.810 ns ( 82.87 % ) " "Info: Total interconnect delay = 5.810 ns ( 82.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { KEY[1] top_cycloneii:inst|PB2_sync~0 top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { KEY[1] {} KEY[1]~combout {} top_cycloneii:inst|PB2_sync~0 {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 5.810ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.992 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 8.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.787 ns) 3.965 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X44_Y30_N7 2 " "Info: 2: + IC(2.179 ns) + CELL(0.787 ns) = 3.965 ns; Loc. = LCFF_X44_Y30_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.414 ns) 4.694 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X44_Y30_N6 1 " "Info: 3: + IC(0.315 ns) + CELL(0.414 ns) = 4.694 ns; Loc. = LCCOMB_X44_Y30_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.104 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X44_Y30_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.104 ns; Loc. = LCCOMB_X44_Y30_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(0.000 ns) 7.455 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl 5 COMB CLKCTRL_G10 74 " "Info: 5: + IC(2.351 ns) + CELL(0.000 ns) = 7.455 ns; Loc. = CLKCTRL_G10; Fanout = 74; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 8.992 ns top_cycloneii:inst\|PB2_sync 6 REG LCFF_X49_Y29_N3 1 " "Info: 6: + IC(1.000 ns) + CELL(0.537 ns) = 8.992 ns; Loc. = LCFF_X49_Y29_N3; Fanout = 1; REG Node = 'top_cycloneii:inst\|PB2_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.147 ns ( 35.00 % ) " "Info: Total cell delay = 3.147 ns ( 35.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.845 ns ( 65.00 % ) " "Info: Total interconnect delay = 5.845 ns ( 65.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.992 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.992 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 2.351ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { KEY[1] top_cycloneii:inst|PB2_sync~0 top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { KEY[1] {} KEY[1]~combout {} top_cycloneii:inst|PB2_sync~0 {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 5.810ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.992 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|PB2_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.992 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|PB2_sync {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 2.351ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[9\] top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0 21.056 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[9\]\" through memory \"top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0\" is 21.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.057 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 9.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.787 ns) 3.965 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X44_Y30_N7 2 " "Info: 2: + IC(2.179 ns) + CELL(0.787 ns) = 3.965 ns; Loc. = LCFF_X44_Y30_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.414 ns) 4.694 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X44_Y30_N6 1 " "Info: 3: + IC(0.315 ns) + CELL(0.414 ns) = 4.694 ns; Loc. = LCCOMB_X44_Y30_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.104 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X44_Y30_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.104 ns; Loc. = LCCOMB_X44_Y30_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(0.000 ns) 7.455 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl 5 COMB CLKCTRL_G10 74 " "Info: 5: + IC(2.351 ns) + CELL(0.000 ns) = 7.455 ns; Loc. = CLKCTRL_G10; Fanout = 74; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.661 ns) 9.057 ns top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0 6 MEM M4K_X52_Y31 8 " "Info: 6: + IC(0.941 ns) + CELL(0.661 ns) = 9.057 ns; Loc. = M4K_X52_Y31; Fanout = 8; MEM Node = 'top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns ( 36.12 % ) " "Info: Total cell delay = 3.271 ns ( 36.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.786 ns ( 63.88 % ) " "Info: Total interconnect delay = 5.786 ns ( 63.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.057 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.057 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 2.351ns 0.941ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6401.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.790 ns + Longest memory pin " "Info: + Longest memory to pin delay is 11.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y31; Fanout = 8; MEM Node = 'top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|q_a\[7\] 2 MEM M4K_X52_Y31 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'top_cycloneii:inst\|lpm_rom:tiny_char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/altsyncram_6401.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.438 ns) 3.859 ns top_cycloneii:inst\|Mux0~0 3 COMB LCCOMB_X51_Y31_N28 1 " "Info: 3: + IC(0.428 ns) + CELL(0.438 ns) = 3.859 ns; Loc. = LCCOMB_X51_Y31_N28; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[7] top_cycloneii:inst|Mux0~0 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 4.523 ns top_cycloneii:inst\|Mux0~1 4 COMB LCCOMB_X51_Y31_N22 1 " "Info: 4: + IC(0.244 ns) + CELL(0.420 ns) = 4.523 ns; Loc. = LCCOMB_X51_Y31_N22; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { top_cycloneii:inst|Mux0~0 top_cycloneii:inst|Mux0~1 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.438 ns) 5.660 ns top_cycloneii:inst\|Red_Data~0 5 COMB LCCOMB_X53_Y31_N0 1 " "Info: 5: + IC(0.699 ns) + CELL(0.438 ns) = 5.660 ns; Loc. = LCCOMB_X53_Y31_N0; Fanout = 1; COMB Node = 'top_cycloneii:inst\|Red_Data~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { top_cycloneii:inst|Mux0~1 top_cycloneii:inst|Red_Data~0 } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.150 ns) 6.734 ns top_cycloneii:inst\|Green 6 COMB LCCOMB_X45_Y32_N24 2 " "Info: 6: + IC(0.924 ns) + CELL(0.150 ns) = 6.734 ns; Loc. = LCCOMB_X45_Y32_N24; Fanout = 2; COMB Node = 'top_cycloneii:inst\|Green'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { top_cycloneii:inst|Red_Data~0 top_cycloneii:inst|Green } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.288 ns) + CELL(2.768 ns) 11.790 ns VGA_R\[9\] 7 PIN PIN_E10 0 " "Info: 7: + IC(2.288 ns) + CELL(2.768 ns) = 11.790 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'VGA_R\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.056 ns" { top_cycloneii:inst|Green VGA_R[9] } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 328 632 808 344 "VGA_R\[9\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.207 ns ( 61.13 % ) " "Info: Total cell delay = 7.207 ns ( 61.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.583 ns ( 38.87 % ) " "Info: Total interconnect delay = 4.583 ns ( 38.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.790 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[7] top_cycloneii:inst|Mux0~0 top_cycloneii:inst|Mux0~1 top_cycloneii:inst|Red_Data~0 top_cycloneii:inst|Green VGA_R[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.790 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 {} top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[7] {} top_cycloneii:inst|Mux0~0 {} top_cycloneii:inst|Mux0~1 {} top_cycloneii:inst|Red_Data~0 {} top_cycloneii:inst|Green {} VGA_R[9] {} } { 0.000ns 0.000ns 0.428ns 0.244ns 0.699ns 0.924ns 2.288ns } { 0.000ns 2.993ns 0.438ns 0.420ns 0.438ns 0.150ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.057 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.057 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 2.351ns 0.941ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.790 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[7] top_cycloneii:inst|Mux0~0 top_cycloneii:inst|Mux0~1 top_cycloneii:inst|Red_Data~0 top_cycloneii:inst|Green VGA_R[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.790 ns" { top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 {} top_cycloneii:inst|lpm_rom:tiny_char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|q_a[7] {} top_cycloneii:inst|Mux0~0 {} top_cycloneii:inst|Mux0~1 {} top_cycloneii:inst|Red_Data~0 {} top_cycloneii:inst|Green {} VGA_R[9] {} } { 0.000ns 0.000ns 0.428ns 0.244ns 0.699ns 0.924ns 2.288ns } { 0.000ns 2.993ns 0.438ns 0.420ns 0.438ns 0.150ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "top_cycloneii:inst\|switch_sync\[2\] SW\[2\] CLOCK_50 6.441 ns register " "Info: th for register \"top_cycloneii:inst\|switch_sync\[2\]\" (data pin = \"SW\[2\]\", clock pin = \"CLOCK_50\") is 6.441 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 9.003 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 9.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 344 192 360 360 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.787 ns) 3.965 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X44_Y30_N7 2 " "Info: 2: + IC(2.179 ns) + CELL(0.787 ns) = 3.965 ns; Loc. = LCFF_X44_Y30_N7; Fanout = 2; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 48 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.414 ns) 4.694 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X44_Y30_N6 1 " "Info: 3: + IC(0.315 ns) + CELL(0.414 ns) = 4.694 ns; Loc. = LCCOMB_X44_Y30_N6; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.104 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0 4 COMB LCCOMB_X44_Y30_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 5.104 ns; Loc. = LCCOMB_X44_Y30_N8; Fanout = 4; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(0.000 ns) 7.455 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl 5 COMB CLKCTRL_G10 74 " "Info: 5: + IC(2.351 ns) + CELL(0.000 ns) = 7.455 ns; Loc. = CLKCTRL_G10; Fanout = 74; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_g3i:auto_generated\|counter_comb_bita0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl } "NODE_NAME" } } { "db/cntr_g3i.tdf" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/db/cntr_g3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 9.003 ns top_cycloneii:inst\|switch_sync\[2\] 6 REG LCFF_X53_Y31_N1 1 " "Info: 6: + IC(1.011 ns) + CELL(0.537 ns) = 9.003 ns; Loc. = LCFF_X53_Y31_N1; Fanout = 1; REG Node = 'top_cycloneii:inst\|switch_sync\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.147 ns ( 34.96 % ) " "Info: Total cell delay = 3.147 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.856 ns ( 65.04 % ) " "Info: Total interconnect delay = 5.856 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.003 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.003 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|switch_sync[2] {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 2.351ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.828 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "MIPS_DE2.bdf" "" { Schematic "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/MIPS_DE2.bdf" { { 152 216 384 168 "SW\[0\]" "" } { 168 216 384 184 "SW\[1\]" "" } { 184 216 384 200 "SW\[2\]" "" } { 200 216 384 216 "SW\[3\]" "" } { 216 216 384 232 "SW\[4\]" "" } { 232 216 384 248 "SW\[5\]" "" } { 248 216 384 264 "SW\[6\]" "" } { 264 216 384 280 "SW\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.366 ns) 2.828 ns top_cycloneii:inst\|switch_sync\[2\] 2 REG LCFF_X53_Y31_N1 1 " "Info: 2: + IC(1.463 ns) + CELL(0.366 ns) = 2.828 ns; Loc. = LCFF_X53_Y31_N1; Fanout = 1; REG Node = 'top_cycloneii:inst\|switch_sync\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { SW[2] top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "top_cycloneii.vhd" "" { Text "C:/Documents and Settings/aconvidado/Desktop/FPGA_MIPS/FPGA_MIPS_lab8/top_cycloneii.vhd" 716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 48.27 % ) " "Info: Total cell delay = 1.365 ns ( 48.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.463 ns ( 51.73 % ) " "Info: Total interconnect delay = 1.463 ns ( 51.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { SW[2] top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { SW[2] {} SW[2]~combout {} top_cycloneii:inst|switch_sync[2] {} } { 0.000ns 0.000ns 1.463ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.003 ns" { CLOCK_50 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.003 ns" { CLOCK_50 {} CLOCK_50~combout {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|safe_q[0] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_g3i:auto_generated|counter_comb_bita0~0clkctrl {} top_cycloneii:inst|switch_sync[2] {} } { 0.000ns 0.000ns 2.179ns 0.315ns 0.000ns 2.351ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.414ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { SW[2] top_cycloneii:inst|switch_sync[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { SW[2] {} SW[2]~combout {} top_cycloneii:inst|switch_sync[2] {} } { 0.000ns 0.000ns 1.463ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 15:28:41 2012 " "Info: Processing ended: Fri Apr 27 15:28:41 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
