// Seed: 3275792091
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  genvar id_4;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  always @(*);
  wor  id_4 = 1'b0;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
