<profile>

<section name = "Vitis HLS Report for 'Crypto_Pipeline_POLY_ADD_LOOP'" level="0">
<item name = "Date">Tue Mar  4 21:31:45 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.802 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4100, 4100, 32.800 us, 32.800 us, 4100, 4100, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- POLY_ADD_LOOP">4098, 4098, 7, 4, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 350, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 80, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 279, -</column>
<column name="Register">-, -, 485, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_4_2_32_1_1_U245">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_32_1_1_U246">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_32_1_1_U247">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_32_1_1_U248">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln121_fu_418_p2">+, 0, 0, 14, 13, 3</column>
<column name="grp_fu_308_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_320_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_334_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_346_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_314_p2">icmp, 0, 0, 39, 32, 31</column>
<column name="grp_fu_340_p2">icmp, 0, 0, 39, 32, 31</column>
<column name="or_ln121_1_fu_429_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln121_2_fu_442_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln121_fu_404_p2">or, 0, 0, 12, 12, 1</column>
<column name="grp_fu_326_p3">select, 0, 0, 32, 1, 32</column>
<column name="grp_fu_352_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DataRAM_3_address0">25, 5, 12, 60</column>
<column name="DataRAM_3_address1">25, 5, 12, 60</column>
<column name="DataRAM_6_address0">25, 5, 12, 60</column>
<column name="DataRAM_6_address1">25, 5, 12, 60</column>
<column name="DataRAM_9_address0">25, 5, 12, 60</column>
<column name="DataRAM_9_address1">25, 5, 12, 60</column>
<column name="DataRAM_address0">25, 5, 12, 60</column>
<column name="DataRAM_address1">25, 5, 12, 60</column>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 13, 26</column>
<column name="j_4_fu_60">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DataRAM_3_addr_6_reg_489">12, 0, 12, 0</column>
<column name="DataRAM_3_addr_7_reg_529">11, 0, 12, 1</column>
<column name="DataRAM_3_addr_7_reg_529_pp0_iter1_reg">11, 0, 12, 1</column>
<column name="DataRAM_3_addr_8_reg_549">10, 0, 12, 2</column>
<column name="DataRAM_3_addr_8_reg_549_pp0_iter1_reg">10, 0, 12, 2</column>
<column name="DataRAM_3_addr_reg_509">11, 0, 12, 1</column>
<column name="DataRAM_6_addr_6_reg_494">12, 0, 12, 0</column>
<column name="DataRAM_6_addr_7_reg_534">11, 0, 12, 1</column>
<column name="DataRAM_6_addr_7_reg_534_pp0_iter1_reg">11, 0, 12, 1</column>
<column name="DataRAM_6_addr_8_reg_554">10, 0, 12, 2</column>
<column name="DataRAM_6_addr_8_reg_554_pp0_iter1_reg">10, 0, 12, 2</column>
<column name="DataRAM_6_addr_reg_514">11, 0, 12, 1</column>
<column name="DataRAM_9_addr_6_reg_499">12, 0, 12, 0</column>
<column name="DataRAM_9_addr_7_reg_539">11, 0, 12, 1</column>
<column name="DataRAM_9_addr_7_reg_539_pp0_iter1_reg">11, 0, 12, 1</column>
<column name="DataRAM_9_addr_8_reg_559">10, 0, 12, 2</column>
<column name="DataRAM_9_addr_8_reg_559_pp0_iter1_reg">10, 0, 12, 2</column>
<column name="DataRAM_9_addr_reg_519">11, 0, 12, 1</column>
<column name="DataRAM_addr_6_reg_484">12, 0, 12, 0</column>
<column name="DataRAM_addr_7_reg_524">11, 0, 12, 1</column>
<column name="DataRAM_addr_7_reg_524_pp0_iter1_reg">11, 0, 12, 1</column>
<column name="DataRAM_addr_8_reg_544">10, 0, 12, 2</column>
<column name="DataRAM_addr_8_reg_544_pp0_iter1_reg">10, 0, 12, 2</column>
<column name="DataRAM_addr_reg_504">11, 0, 12, 1</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_reg_478">12, 0, 12, 0</column>
<column name="j_4_fu_60">13, 0, 13, 0</column>
<column name="reg_292">32, 0, 32, 0</column>
<column name="reg_296">32, 0, 32, 0</column>
<column name="reg_300">32, 0, 32, 0</column>
<column name="reg_304">32, 0, 32, 0</column>
<column name="reg_360">32, 0, 32, 0</column>
<column name="reg_368">32, 0, 32, 0</column>
<column name="tmp_reg_474">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_ADD_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_ADD_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_ADD_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_ADD_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_ADD_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_ADD_LOOP, return value</column>
<column name="DataRAM_address0">out, 12, ap_memory, DataRAM, array</column>
<column name="DataRAM_ce0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_we0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_d0">out, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_q0">in, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_address1">out, 12, ap_memory, DataRAM, array</column>
<column name="DataRAM_ce1">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_we1">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_d1">out, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_q1">in, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_3_address0">out, 12, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_ce0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_we0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_d0">out, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_q0">in, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_address1">out, 12, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_ce1">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_we1">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_d1">out, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_q1">in, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_6_address0">out, 12, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_ce0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_we0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_d0">out, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_q0">in, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_address1">out, 12, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_ce1">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_we1">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_d1">out, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_q1">in, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_9_address0">out, 12, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_ce0">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_we0">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_d0">out, 32, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_q0">in, 32, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_address1">out, 12, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_ce1">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_we1">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_d1">out, 32, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_q1">in, 32, ap_memory, DataRAM_9, array</column>
<column name="RAMSel_cast">in, 2, ap_none, RAMSel_cast, scalar</column>
<column name="RAMSel1_cast">in, 2, ap_none, RAMSel1_cast, scalar</column>
</table>
</item>
</section>
</profile>
