Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Apr  7 12:27:44 2021
| Host         : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_example_methodology_drc_routed.rpt -pb vga_example_methodology_drc_routed.pb -rpx vga_example_methodology_drc_routed.rpx
| Design       : vga_example
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 39
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 2          |
| TIMING-18 | Warning  | Missing input or output delay              | 3          |
| TIMING-20 | Warning  | Non-clocked latch                          | 22         |
| TIMING-23 | Warning  | Combinational loop found                   | 12         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance my_image_rom/rgb_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance my_image_rom/rgb_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ps2_clk relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ps2_data relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/ADD_reg[3] cannot be properly analyzed as its control pin my_draw_rect_ctl/ADD_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[0] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[10] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[11] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[12] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[13] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[14] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[15] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[16] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[17] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[18] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[19] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[1] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[20] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[2] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[3] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[4] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[5] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[6] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[7] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[8] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/xpos_tmp_reg[9] cannot be properly analyzed as its control pin my_draw_rect_ctl/xpos_tmp_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry__0_i_1/I1 and my_draw_rect_ctl/xpos_tmp0_carry__0_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry__0_i_3/I1 and my_draw_rect_ctl/xpos_tmp0_carry__0_i_3/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry__0_i_6/I3 and my_draw_rect_ctl/xpos_tmp0_carry__0_i_6/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry__0_i_8/I3 and my_draw_rect_ctl/xpos_tmp0_carry__0_i_8/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry__1/S[1] and my_draw_rect_ctl/xpos_tmp0_carry__1/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry__1/S[2] and my_draw_rect_ctl/xpos_tmp0_carry__1/O[2] to disable the timing loop
Related violations: <none>

TIMING-23#7 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry__1_i_9/I3 and my_draw_rect_ctl/xpos_tmp0_carry__1_i_9/O to disable the timing loop
Related violations: <none>

TIMING-23#8 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry_i_2/I3 and my_draw_rect_ctl/xpos_tmp0_carry_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#9 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry_i_7/I3 and my_draw_rect_ctl/xpos_tmp0_carry_i_7/O to disable the timing loop
Related violations: <none>

TIMING-23#10 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry_i_8/I3 and my_draw_rect_ctl/xpos_tmp0_carry_i_8/O to disable the timing loop
Related violations: <none>

TIMING-23#11 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp0_carry_i_9/I0 and my_draw_rect_ctl/xpos_tmp0_carry_i_9/O to disable the timing loop
Related violations: <none>

TIMING-23#12 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between my_draw_rect_ctl/xpos_tmp_reg[0]_i_1/I3 and my_draw_rect_ctl/xpos_tmp_reg[0]_i_1/O to disable the timing loop
Related violations: <none>


