

================================================================
== Vitis HLS Report for 'computeTempFPGA'
================================================================
* Date:           Sun Nov 19 17:37:14 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        3D.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.612 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       90|  9227469143|  0.450 us|  46.137 sec|   91|  9227469144|     none|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+------------+---------------+-----------+-----------+-------------+----------+
        |                                                    |   Latency (cycles)   |   Iteration   |  Initiation Interval  |     Trip    |          |
        |                      Loop Name                     |   min   |     max    |    Latency    |  achieved |   target  |    Count    | Pipelined|
        +----------------------------------------------------+---------+------------+---------------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_28_1                                   |       46|  9227469099|  47 ~ 92274691|          -|          -|      1 ~ 100|        no|
        | + VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4  |       44|    92274688|             44|         44|          1|  1 ~ 2097152|       yes|
        +----------------------------------------------------+---------+------------+---------------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     268|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    29|     1933|    1490|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     789|    -|
|Register             |        -|     -|     1370|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    29|     3303|    2547|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U9  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U10      |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U11      |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|  312|  109|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  220|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U4       |fdiv_32ns_32ns_32_10_no_dsp_1       |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U5       |fdiv_32ns_32ns_32_10_no_dsp_1       |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |fpext_32ns_64_2_no_dsp_1_U7            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U8            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U6          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|    0|    0|
    |mul_32ns_32ns_64_1_1_U12               |mul_32ns_32ns_64_1_1                |        0|   0|    0|   20|    0|
    |mul_32ns_64ns_96_2_1_U13               |mul_32ns_64ns_96_2_1                |        0|   2|  361|  178|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  29| 1933| 1490|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln30_fu_362_p2   |         +|   0|  0|  107|          96|           1|
    |i_1_fu_356_p2        |         +|   0|  0|   38|          31|           1|
    |icmp_ln30_fu_368_p2  |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln54_fu_408_p2  |      icmp|   0|  0|   20|          32|          32|
    |add5927_fu_391_p3    |    select|   0|  0|   32|           1|          32|
    |empty_fu_385_p3      |    select|   0|  0|   32|           1|          32|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  268|         257|         194|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  448|         91|    1|         91|
    |grp_fu_230_p0             |   20|          4|   32|        128|
    |grp_fu_230_p1             |   37|          7|   32|        224|
    |grp_fu_234_p0             |   37|          7|   32|        224|
    |grp_fu_234_p1             |   26|          5|   32|        160|
    |grp_fu_239_p0             |   31|          6|   32|        192|
    |grp_fu_239_p1             |   20|          4|   32|        128|
    |grp_fu_243_p0             |   14|          3|   32|         96|
    |grp_fu_243_p1             |   20|          4|   32|        128|
    |grp_fu_259_p0             |   14|          3|   32|         96|
    |grp_fu_265_opcode         |   14|          3|    2|          6|
    |grp_fu_265_p0             |   20|          4|   64|        256|
    |grp_fu_265_p1             |   20|          4|   64|        256|
    |grp_fu_270_p1             |   14|          3|   64|        192|
    |i_reg_208                 |    9|          2|   31|         62|
    |indvar_flatten11_reg_219  |    9|          2|   96|        192|
    |tIn_addr_035_reg_194      |    9|          2|    1|          2|
    |tIn_o                     |    9|          2|   32|         64|
    |tOut_addr_034_reg_182     |    9|          2|    1|          2|
    |tOut_o                    |    9|          2|   32|         64|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  789|        160|  676|       2563|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add5927_reg_558           |  32|   0|   32|          0|
    |add_ln30_reg_526          |  96|   0|   96|          0|
    |ap_CS_fsm                 |  90|   0|   90|          0|
    |bitcast_ln47_1_reg_534    |  32|   0|   32|          0|
    |bitcast_ln47_2_reg_541    |  32|   0|   32|          0|
    |bound4_reg_515            |  96|   0|   96|          0|
    |bound_reg_480             |  64|   0|   64|          0|
    |cb_reg_462                |  32|   0|   32|          0|
    |cc_reg_500                |  32|   0|   32|          0|
    |conv4_reg_457             |  64|   0|   64|          0|
    |cs_reg_451                |  32|   0|   32|          0|
    |cw_reg_445                |  32|   0|   32|          0|
    |empty_reg_548             |  32|   0|   32|          0|
    |i_1_reg_520               |  31|   0|   31|          0|
    |i_reg_208                 |  31|   0|   31|          0|
    |indvar_flatten11_reg_219  |  96|   0|   96|          0|
    |mul13_reg_553             |  32|   0|   32|          0|
    |mul1_reg_505              |  32|   0|   32|          0|
    |mul2_reg_510              |  32|   0|   32|          0|
    |mul5_reg_470              |  64|   0|   64|          0|
    |reg_281                   |  64|   0|   64|          0|
    |reg_286                   |  64|   0|   64|          0|
    |reg_292                   |  64|   0|   64|          0|
    |reg_299                   |  32|   0|   32|          0|
    |reg_304                   |  32|   0|   32|          0|
    |reg_309                   |  32|   0|   32|          0|
    |reg_314                   |  32|   0|   32|          0|
    |reg_319                   |  32|   0|   32|          0|
    |stepDivCap_reg_423        |  32|   0|   32|          0|
    |tIn_addr_035_reg_194      |   1|   0|    1|          0|
    |tOut_addr_034_reg_182     |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1370|   0| 1370|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------+-----+-----+------------+-----------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  computeTempFPGA|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  computeTempFPGA|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  computeTempFPGA|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  computeTempFPGA|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  computeTempFPGA|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  computeTempFPGA|  return value|
|pIn            |   in|   32|     ap_none|              pIn|       pointer|
|tIn_i          |   in|   32|     ap_ovld|              tIn|       pointer|
|tIn_o          |  out|   32|     ap_ovld|              tIn|       pointer|
|tIn_o_ap_vld   |  out|    1|     ap_ovld|              tIn|       pointer|
|tOut_i         |   in|   32|     ap_ovld|             tOut|       pointer|
|tOut_o         |  out|   32|     ap_ovld|             tOut|       pointer|
|tOut_o_ap_vld  |  out|    1|     ap_ovld|             tOut|       pointer|
|nx             |   in|   32|     ap_none|               nx|        scalar|
|ny             |   in|   32|     ap_none|               ny|        scalar|
|nz             |   in|   32|     ap_none|               nz|        scalar|
|Cap            |   in|   32|     ap_none|              Cap|        scalar|
|Rx             |   in|   32|     ap_none|               Rx|        scalar|
|Ry             |   in|   32|     ap_none|               Ry|        scalar|
|Rz             |   in|   32|     ap_none|               Rz|        scalar|
|dt             |   in|   32|     ap_none|               dt|        scalar|
|numiter        |   in|   32|     ap_none|          numiter|        scalar|
+---------------+-----+-----+------------+-----------------+--------------+

