irun(64): 15.10-s014: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s014: Started on Mar 21, 2018 at 18:41:01 IST
irun
	-f MidGap_DGWCLK_tb.f
		../../verilog_modules/define.v
		MidGap_DGWCLK_tb.v
		../../verilog_modules/MidGap_DGWCLK/MidGap_DGWCLK.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
	-debug
	-nospecify
Recompiling... reason: file './MidGap_DGWCLK_tb.v' is newer than expected.
	expected: Wed Mar 21 18:40:52 2018
	actual:   Wed Mar 21 18:40:59 2018
file: MidGap_DGWCLK_tb.v
	module worklib.MidGap_DGWCLK_tb:v
		errors: 0, warnings: 0
		Caching library 'sc12_cln65lp_base_rvt' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'sc12_cln65lp_base_rvt_udp' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		MidGap_DGWCLK_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.MidGap_DGWCLK_tb:v <0x261c0940>
			streams:   6, words:  6647
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                26       4
		UDPs:                    8       1
		Primitives:             32       3
		Registers:              11       5
		Scalar wires:           68       -
		Expanded wires:          8       1
		Always blocks:           1       1
		Initial blocks:          1       1
		Cont. assignments:       0       4
		Pseudo assignments:      3       3
		Timing checks:          80       -
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.MidGap_DGWCLK_tb:v
Loading snapshot worklib.MidGap_DGWCLK_tb:v .................... Done
ncsim> source /opt/cadence/INCISIV/151/tools/inca/files/ncsimrc
ncsim> run
		time:	clk	E		DGWClkLeftNet	DGWClkRightNet
                   0:	0	xxxxxxxx	00000000	00000000
                   1:	1	xxxxxxxx	xxxxxxxx	xxxxxxxx
                   2:	0	00000001	00000000	00000000
                   3:	1	01000000	xxxxxxx1	xxxxxxx1
                   4:	0	01000000	00000000	00000000
                   5:	1	01000000	x1xxxxxx	x1xxxxxx
                   6:	0	01000000	00000000	00000000
                   7:	1	01000000	x1xxxxxx	x1xxxxxx
Simulation complete via $finish(1) at time 8 NS + 0
./MidGap_DGWCLK_tb.v:31 			#4 $finish;			
ncsim> exit
TOOL:	irun(64)	15.10-s014: Exiting on Mar 21, 2018 at 18:41:02 IST  (total: 00:00:01)
