<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › pcm990_baseboard.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pcm990_baseboard.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-pxa/include/mach/pcm990_baseboard.h</span>
<span class="cm"> *</span>
<span class="cm"> * (c) 2003 Phytec Messtechnik GmbH &lt;armlinux@phytec.de&gt;</span>
<span class="cm"> * (c) 2007 Juergen Beisert &lt;j.beisert@pengutronix.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;mach/pcm027.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * definitions relevant only when the PCM-990</span>
<span class="cm"> * development base board is in use</span>
<span class="cm"> */</span>

<span class="cm">/* CPLD&#39;s interrupt controller is connected to PCM-027 GPIO 9 */</span>
<span class="cp">#define PCM990_CTRL_INT_IRQ_GPIO	9</span>
<span class="cp">#define PCM990_CTRL_INT_IRQ		PXA_GPIO_TO_IRQ(PCM990_CTRL_INT_IRQ_GPIO)</span>
<span class="cp">#define PCM990_CTRL_INT_IRQ_EDGE	IRQ_TYPE_EDGE_RISING</span>
<span class="cp">#define PCM990_CTRL_PHYS		PXA_CS1_PHYS	</span><span class="cm">/* 16-Bit */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_SIZE		(1*1024*1024)</span>

<span class="cp">#define PCM990_CTRL_PWR_IRQ_GPIO	14</span>
<span class="cp">#define PCM990_CTRL_PWR_IRQ		PXA_GPIO_TO_IRQ(PCM990_CTRL_PWR_IRQ_GPIO)</span>
<span class="cp">#define PCM990_CTRL_PWR_IRQ_EDGE	IRQ_TYPE_EDGE_RISING</span>

<span class="cm">/* visible CPLD (U7) registers */</span>
<span class="cp">#define PCM990_CTRL_REG0	0x0000	</span><span class="cm">/* RESET REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_SYSRES	0x0001	</span><span class="cm">/* System RESET REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_RESOUT	0x0002	</span><span class="cm">/* RESETOUT Enable REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_RESGPIO	0x0004	</span><span class="cm">/* RESETGPIO Enable REGISTER */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_REG1	0x0002	</span><span class="cm">/* Power REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_5VOFF	0x0001	</span><span class="cm">/* Disable  5V Regulators */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_CANPWR	0x0004	</span><span class="cm">/* Enable CANPWR ADUM */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_PM_5V	0x0008	</span><span class="cm">/* Read 5V OK */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_REG2	0x0004	</span><span class="cm">/* LED REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_LEDPWR	0x0001	</span><span class="cm">/* POWER LED enable */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_LEDBAS	0x0002	</span><span class="cm">/* BASIS LED enable */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_LEDUSR	0x0004	</span><span class="cm">/* USER LED enable */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_REG3	0x0006	</span><span class="cm">/* LCD CTRL REGISTER 3 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_LCDPWR	0x0001	</span><span class="cm">/* RW LCD Power on */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_LCDON	0x0002	</span><span class="cm">/* RW LCD Latch on */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_LCDPOS1	0x0004	</span><span class="cm">/* RW POS 1 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_LCDPOS2	0x0008	</span><span class="cm">/* RW POS 2 */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_REG4	0x0008	</span><span class="cm">/* MMC1 CTRL REGISTER 4 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_MMC1PWR	0x0001 </span><span class="cm">/* RW MMC1 Power on */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_REG5	0x000A	</span><span class="cm">/* MMC2 CTRL REGISTER 5 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_MMC2PWR	0x0001	</span><span class="cm">/* RW MMC2 Power on */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_MMC2LED	0x0002	</span><span class="cm">/* RW MMC2 LED */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_MMC2DE	0x0004	</span><span class="cm">/* R MMC2 Card detect */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_MMC2WP	0x0008	</span><span class="cm">/* R MMC2 Card write protect */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_INTSETCLR	0x000C	</span><span class="cm">/* Interrupt Clear REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_INTC0	0x0001	</span><span class="cm">/* Clear Reg BT Detect */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_INTC1	0x0002	</span><span class="cm">/* Clear Reg FR RI */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_INTC2	0x0004	</span><span class="cm">/* Clear Reg MMC1 Detect */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_INTC3	0x0008	</span><span class="cm">/* Clear Reg PM_5V off */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_INTMSKENA	0x000E	</span><span class="cm">/* Interrupt Enable REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_ENAINT0	0x0001	</span><span class="cm">/* Enable Int BT Detect */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_ENAINT1	0x0002	</span><span class="cm">/* Enable Int FR RI */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_ENAINT2	0x0004	</span><span class="cm">/* Enable Int MMC1 Detect */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_ENAINT3	0x0008	</span><span class="cm">/* Enable Int PM_5V off */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_REG8	0x0014	</span><span class="cm">/* Uart REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_FFSD	0x0001	</span><span class="cm">/* BT Uart Enable */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_BTSD	0x0002	</span><span class="cm">/* FF Uart Enable */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_FFRI	0x0004	</span><span class="cm">/* FF Uart RI detect */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_BTRX	0x0008	</span><span class="cm">/* BT Uart Rx detect */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_REG9	0x0010	</span><span class="cm">/* AC97 Flash REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_FLWP	0x0001	</span><span class="cm">/* pC Flash Write Protect */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_FLDIS	0x0002	</span><span class="cm">/* pC Flash Disable */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_AC97ENA	0x0004	</span><span class="cm">/* Enable AC97 Expansion */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_REG10	0x0012	</span><span class="cm">/* GPS-REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_GPSPWR	0x0004	</span><span class="cm">/* GPS-Modul Power on */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_GPSENA	0x0008	</span><span class="cm">/* GPS-Modul Enable */</span><span class="cp"></span>

<span class="cp">#define PCM990_CTRL_REG11	0x0014	</span><span class="cm">/* Accu REGISTER */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_ACENA	0x0001	</span><span class="cm">/* Charge Enable */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_ACSEL	0x0002	</span><span class="cm">/* Charge Akku -&gt; DC Enable */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_ACPRES	0x0004	</span><span class="cm">/* DC Present */</span><span class="cp"></span>
<span class="cp">#define PCM990_CTRL_ACALARM	0x0008	</span><span class="cm">/* Error Akku */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * IDE</span>
<span class="cm"> */</span>
<span class="cp">#define PCM990_IDE_IRQ_GPIO	13</span>
<span class="cp">#define PCM990_IDE_IRQ		PXA_GPIO_TO_IRQ(PCM990_IDE_IRQ_GPIO)</span>
<span class="cp">#define PCM990_IDE_IRQ_EDGE	IRQ_TYPE_EDGE_RISING</span>
<span class="cp">#define PCM990_IDE_PLD_PHYS	0x20000000	</span><span class="cm">/* 16 bit wide */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_PLD_BASE	0xee000000</span>
<span class="cp">#define PCM990_IDE_PLD_SIZE	(1*1024*1024)</span>

<span class="cm">/* visible CPLD (U6) registers */</span>
<span class="cp">#define PCM990_IDE_PLD_REG0	0x1000	</span><span class="cm">/* OFFSET IDE REGISTER 0 */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_PM5V		0x0004	</span><span class="cm">/* R System VCC_5V */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_STBY		0x0008	</span><span class="cm">/* R System StandBy */</span><span class="cp"></span>

<span class="cp">#define PCM990_IDE_PLD_REG1	0x1002	</span><span class="cm">/* OFFSET IDE REGISTER 1 */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_IDEMODE	0x0001	</span><span class="cm">/* R TrueIDE Mode */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_DMAENA	0x0004	</span><span class="cm">/* RW DMA Enable */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_DMA1_0	0x0008	</span><span class="cm">/* RW 1=DREQ1 0=DREQ0 */</span><span class="cp"></span>

<span class="cp">#define PCM990_IDE_PLD_REG2	0x1004	</span><span class="cm">/* OFFSET IDE REGISTER 2 */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_RESENA	0x0001	</span><span class="cm">/* RW IDE Reset Bit enable */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_RES		0x0002	</span><span class="cm">/* RW IDE Reset Bit */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_RDY		0x0008	</span><span class="cm">/* RDY */</span><span class="cp"></span>

<span class="cp">#define PCM990_IDE_PLD_REG3	0x1006	</span><span class="cm">/* OFFSET IDE REGISTER 3 */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_IDEOE	0x0001	</span><span class="cm">/* RW Latch on Databus */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_IDEON	0x0002	</span><span class="cm">/* RW Latch on Control Address */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_IDEIN	0x0004	</span><span class="cm">/* RW Latch on Interrupt usw. */</span><span class="cp"></span>

<span class="cp">#define PCM990_IDE_PLD_REG4	0x1008	</span><span class="cm">/* OFFSET IDE REGISTER 4 */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_PWRENA	0x0001	</span><span class="cm">/* RW IDE Power enable */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_5V		0x0002	</span><span class="cm">/* R IDE Power 5V */</span><span class="cp"></span>
<span class="cp">#define PCM990_IDE_PWG		0x0008	</span><span class="cm">/* R IDE Power is on */</span><span class="cp"></span>

<span class="cp">#define PCM990_IDE_PLD_P2V(x) ((x) - PCM990_IDE_PLD_PHYS + PCM990_IDE_PLD_BASE)</span>
<span class="cp">#define PCM990_IDE_PLD_V2P(x) ((x) - PCM990_IDE_PLD_BASE + PCM990_IDE_PLD_PHYS)</span>

<span class="cm">/*</span>
<span class="cm"> * Compact Flash</span>
<span class="cm"> */</span>
<span class="cp">#define PCM990_CF_IRQ_GPIO	11</span>
<span class="cp">#define PCM990_CF_IRQ		PXA_GPIO_TO_IRQ(PCM990_CF_IRQ_GPIO)</span>
<span class="cp">#define PCM990_CF_IRQ_EDGE	IRQ_TYPE_EDGE_RISING</span>

<span class="cp">#define PCM990_CF_CD_GPIO	12</span>
<span class="cp">#define PCM990_CF_CD		PXA_GPIO_TO_IRQ(PCM990_CF_CD_GPIO)</span>
<span class="cp">#define PCM990_CF_CD_EDGE	IRQ_TYPE_EDGE_RISING</span>

<span class="cp">#define PCM990_CF_PLD_PHYS	0x30000000	</span><span class="cm">/* 16 bit wide */</span><span class="cp"></span>

<span class="cm">/* visible CPLD (U6) registers */</span>
<span class="cp">#define PCM990_CF_PLD_REG0	0x1000	</span><span class="cm">/* OFFSET CF REGISTER 0 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG0_LED	0x0001	</span><span class="cm">/* RW LED on */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG0_BLK	0x0002	</span><span class="cm">/* RW LED flash when access */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG0_PM5V	0x0004	</span><span class="cm">/* R System VCC_5V enable */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG0_STBY	0x0008	</span><span class="cm">/* R System StandBy */</span><span class="cp"></span>

<span class="cp">#define PCM990_CF_PLD_REG1	0x1002	</span><span class="cm">/* OFFSET CF REGISTER 1 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG1_IDEMODE	0x0001	</span><span class="cm">/* RW CF card run as TrueIDE */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG1_CF0	0x0002	</span><span class="cm">/* RW CF card at ADDR 0x28000000 */</span><span class="cp"></span>

<span class="cp">#define PCM990_CF_PLD_REG2	0x1004	</span><span class="cm">/* OFFSET CF REGISTER 2 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG2_RES	0x0002	</span><span class="cm">/* RW CF RESET BIT */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG2_RDYENA	0x0004	</span><span class="cm">/* RW Enable CF_RDY */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG2_RDY	0x0008	</span><span class="cm">/* R CF_RDY auf PWAIT */</span><span class="cp"></span>

<span class="cp">#define PCM990_CF_PLD_REG3	0x1006	</span><span class="cm">/* OFFSET CF REGISTER 3 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG3_CFOE	0x0001	</span><span class="cm">/* RW Latch on Databus */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG3_CFON	0x0002	</span><span class="cm">/* RW Latch on Control Address */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG3_CFIN	0x0004	</span><span class="cm">/* RW Latch on Interrupt usw. */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG3_CFCD	0x0008	</span><span class="cm">/* RW Latch on CD1/2 VS1/2 usw */</span><span class="cp"></span>

<span class="cp">#define PCM990_CF_PLD_REG4	0x1008	</span><span class="cm">/* OFFSET CF REGISTER 4 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG4_PWRENA	0x0001	</span><span class="cm">/* RW CF Power on (CD1/2 = &quot;00&quot;) */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG4_5_3V	0x0002	</span><span class="cm">/* RW 1 = 5V CF_VCC 0 = 3 V CF_VCC */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG4_3B	0x0004	</span><span class="cm">/* RW 3.0V Backup from VCC (5_3V=0) */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG4_PWG	0x0008	</span><span class="cm">/* R CF-Power is on */</span><span class="cp"></span>

<span class="cp">#define PCM990_CF_PLD_REG5	0x100A	</span><span class="cm">/* OFFSET CF REGISTER 5 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG5_BVD1	0x0001	</span><span class="cm">/* R CF /BVD1 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG5_BVD2	0x0002	</span><span class="cm">/* R CF /BVD2 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG5_VS1	0x0004	</span><span class="cm">/* R CF /VS1 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG5_VS2	0x0008	</span><span class="cm">/* R CF /VS2 */</span><span class="cp"></span>

<span class="cp">#define PCM990_CF_PLD_REG6	0x100C	</span><span class="cm">/* OFFSET CF REGISTER 6 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG6_CD1	0x0001	</span><span class="cm">/* R CF Card_Detect1 */</span><span class="cp"></span>
<span class="cp">#define PCM990_CF_REG6_CD2	0x0002	</span><span class="cm">/* R CF Card_Detect2 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Wolfson AC97 Touch</span>
<span class="cm"> */</span>
<span class="cp">#define PCM990_AC97_IRQ_GPIO	10</span>
<span class="cp">#define PCM990_AC97_IRQ		PXA_GPIO_TO_IRQ(PCM990_AC97_IRQ_GPIO)</span>
<span class="cp">#define PCM990_AC97_IRQ_EDGE	IRQ_TYPE_EDGE_RISING</span>

<span class="cm">/*</span>
<span class="cm"> * MMC phyCORE</span>
<span class="cm"> */</span>
<span class="cp">#define PCM990_MMC0_IRQ_GPIO	9</span>
<span class="cp">#define PCM990_MMC0_IRQ		PXA_GPIO_TO_IRQ(PCM990_MMC0_IRQ_GPIO)</span>
<span class="cp">#define PCM990_MMC0_IRQ_EDGE	IRQ_TYPE_EDGE_FALLING</span>

<span class="cm">/*</span>
<span class="cm"> * USB phyCore</span>
<span class="cm"> */</span>
<span class="cp">#define PCM990_USB_OVERCURRENT (88 | GPIO_ALT_FN_1_IN)</span>
<span class="cp">#define PCM990_USB_PWR_EN (89 | GPIO_ALT_FN_2_OUT)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
