;redcode
;assert 1
	SPL 0, <501
	CMP -209, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	JMN 100, -100
	SUB 150, -141
	SLT -109, <-83
	MOV -1, <-20
	JMZ @5, #800
	SUB @127, 106
	SUB 10, 0
	SUB 10, 0
	JMZ @5, #800
	SLT -100, <-80
	SUB -100, -0
	SUB 15, 14
	SUB @121, 103
	MOV 0, 407
	ADD #270, <1
	JMZ @5, #800
	SUB 15, 14
	SPL 0
	JMZ 0, 40
	ADD -1, <-20
	JMZ @5, #800
	SUB 100, -100
	SUB 150, -141
	JMZ @5, #800
	MOV -7, <-20
	SUB @121, 103
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB #12, @1
	SLT 420, @12
	SLT 210, 60
	SLT 12, @10
	SPL 100, -100
	MOV 0, 407
	SLT 20, 12
	CMP #300, 90
	SLT 20, 12
	JMP @72, #200
	SPL 0, <501
	SPL 0, <501
	ADD <-240, <411
	MOV -1, <-21
	MOV -1, <-21
