# IEEE-754-Floating-Point-Adder
This project implements a **32-bit Single Precision Floating Point Adder** based on the **IEEE 754 Standard**, written in **Verilog HDL** and simulated using **Xilinx Vivado**. 
