#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan  6 14:50:49 2020
# Process ID: 7828
# Current directory: C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1
# Command line: vivado.exe -log Top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_module.tcl
# Log file: C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/Top_module.vds
# Journal file: C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_module.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top Top_module -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8780 
WARNING: [Synth 8-6901] identifier 'DATA_BITS' is used before its declaration [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/P2S_IO.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 817.523 ; gain = 241.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_module' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Top_module.v:1]
	Parameter gamestart bound to: 3'b001 
	Parameter gameover bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/FSM.v:1]
	Parameter Initial bound to: 3'b000 
	Parameter Start bound to: 3'b001 
	Parameter Play bound to: 3'b010 
	Parameter Collision bound to: 3'b011 
	Parameter Gameover bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/FSM.v:46]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (1#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/FSM.v:1]
INFO: [Synth 8-6157] synthesizing module 'GUI_Gameover' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/GUI_Gameover.v:1]
	Parameter H_Range bound to: 640 - type: integer 
	Parameter V_Range bound to: 480 - type: integer 
	Parameter V_Deviation bound to: 100 - type: integer 
	Parameter H_Deviation bound to: 192 - type: integer 
	Parameter ROM_Width bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ROM_Gameover_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gameover/hdl/ROM_Gameover_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ROM_Gameover' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gameover/synth/ROM_Gameover.v:13]
INFO: [Synth 8-6157] synthesizing module 'ROM_Gameover_blk_mem_gen_0_0' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Gameover_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Gameover_blk_mem_gen_0_0' (2#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Gameover_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Gameover' (3#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gameover/synth/ROM_Gameover.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Gameover_wrapper' (4#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gameover/hdl/ROM_Gameover_wrapper.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (15) of module 'ROM_Gameover_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/GUI_Gameover.v:17]
INFO: [Synth 8-6155] done synthesizing module 'GUI_Gameover' (5#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/GUI_Gameover.v:1]
INFO: [Synth 8-6157] synthesizing module 'GUI_Heart' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/GUI_Heart.v:1]
INFO: [Synth 8-6157] synthesizing module 'ROM_Heart' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_heart.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_heart.v:10]
INFO: [Synth 8-226] default block is never used [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_heart.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Heart' (6#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_heart.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GUI_Heart' (7#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/GUI_Heart.v:1]
INFO: [Synth 8-6157] synthesizing module 'Item_Bubble' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Item_Bubble.v:1]
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter waiting bound to: 1'b0 
	Parameter respawn bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Item_Bubble.v:77]
INFO: [Synth 8-6157] synthesizing module 'ROM_Bubble_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Bubble/hdl/ROM_Bubble_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ROM_Bubble' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Bubble/synth/ROM_Bubble.v:13]
INFO: [Synth 8-6157] synthesizing module 'ROM_Bubble_blk_mem_gen_0_0' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Bubble_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Bubble_blk_mem_gen_0_0' (8#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Bubble_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Bubble' (9#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Bubble/synth/ROM_Bubble.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Bubble_wrapper' (10#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Bubble/hdl/ROM_Bubble_wrapper.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (11) of module 'ROM_Bubble_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Item_Bubble.v:140]
INFO: [Synth 8-6155] done synthesizing module 'Item_Bubble' (11#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Item_Bubble.v:1]
INFO: [Synth 8-6157] synthesizing module 'Judge_Collision' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Judge_Collision.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Judge_Collision' (12#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Judge_Collision.v:1]
INFO: [Synth 8-6157] synthesizing module 'Judge_Grounded' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Judge_Grounded.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter T_W bound to: 32 - type: integer 
	Parameter T_H bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Judge_Grounded' (13#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Judge_Grounded.v:1]
INFO: [Synth 8-6157] synthesizing module 'Map_Platform' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Map_Platform.v:1]
	Parameter Block_Width bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ROM_Wall' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Wall.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Wall.v:11]
INFO: [Synth 8-226] default block is never used [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Wall.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Wall' (14#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Wall.v:1]
INFO: [Synth 8-6157] synthesizing module 'ROM_Block' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Block.v:1]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Block.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Block' (15#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Block.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Map_Platform' (16#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Map_Platform.v:1]
INFO: [Synth 8-6157] synthesizing module 'PS2' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/PS2.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/PS2.v:91]
WARNING: [Synth 8-6014] Unused sequential element data_done_reg was removed.  [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/PS2.v:65]
INFO: [Synth 8-6155] done synthesizing module 'PS2' (17#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/PS2.v:1]
INFO: [Synth 8-6157] synthesizing module 'Role_JOJO' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_JOJO.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter MIN_Y bound to: 0 - type: integer 
	Parameter T_W bound to: 32 - type: integer 
	Parameter T_H bound to: 64 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter still bound to: 2'b00 
	Parameter left bound to: 2'b01 
	Parameter right bound to: 2'b10 
	Parameter standing bound to: 3'b000 
	Parameter walking bound to: 3'b001 
	Parameter jump_up bound to: 3'b010 
	Parameter jump_higher bound to: 3'b011 
	Parameter jump_down bound to: 3'b100 
	Parameter TIME_START_X bound to: 800000 - type: integer 
	Parameter TIME_STEP_X bound to: 6000 - type: integer 
	Parameter TIME_MIN_X bound to: 500000 - type: integer 
	Parameter TIME_START_Y bound to: 100000 - type: integer 
	Parameter TIME_STEP_Y bound to: 8000 - type: integer 
	Parameter TIME_MAX_Y bound to: 600000 - type: integer 
	Parameter TIME_TERM_Y bound to: 250000 - type: integer 
	Parameter BEGIN_COUNT_EXTRA bound to: 450000 - type: integer 
	Parameter TILE_1_MAX bound to: 4000000 - type: integer 
	Parameter TILE_2_MAX bound to: 8000000 - type: integer 
	Parameter TILE_3_MAX bound to: 12000000 - type: integer 
	Parameter TILE_4_MAX bound to: 16000000 - type: integer 
	Parameter WALK_T_MAX bound to: 20000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_JOJO.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_JOJO.v:180]
INFO: [Synth 8-6157] synthesizing module 'ROM_JOJO_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO/hdl/ROM_JOJO_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ROM_JOJO' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO/synth/ROM_JOJO.v:13]
INFO: [Synth 8-6157] synthesizing module 'ROM_JOJO_blk_mem_gen_0_0' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_JOJO_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_JOJO_blk_mem_gen_0_0' (18#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_JOJO_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_JOJO' (19#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO/synth/ROM_JOJO.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ROM_JOJO_wrapper' (20#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO/hdl/ROM_JOJO_wrapper.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (14) of module 'ROM_JOJO_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_JOJO.v:308]
INFO: [Synth 8-6157] synthesizing module 'ROM_JOJO_overdrive_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO_overdrive/hdl/ROM_JOJO_overdrive_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ROM_JOJO_overdrive' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO_overdrive/synth/ROM_JOJO_overdrive.v:13]
INFO: [Synth 8-6157] synthesizing module 'ROM_JOJO_overdrive_blk_mem_gen_0_0' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_JOJO_overdrive_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_JOJO_overdrive_blk_mem_gen_0_0' (21#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_JOJO_overdrive_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_JOJO_overdrive' (22#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO_overdrive/synth/ROM_JOJO_overdrive.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ROM_JOJO_overdrive_wrapper' (23#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO_overdrive/hdl/ROM_JOJO_overdrive_wrapper.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (14) of module 'ROM_JOJO_overdrive_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_JOJO.v:309]
INFO: [Synth 8-6155] done synthesizing module 'Role_JOJO' (24#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_JOJO.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/VGA.v:1]
	Parameter H_Range bound to: 640 - type: integer 
	Parameter L_Border bound to: 58 - type: integer 
	Parameter R_Border bound to: 6 - type: integer 
	Parameter H_Retrace bound to: 96 - type: integer 
	Parameter H_Max bound to: 799 - type: integer 
	Parameter H_Start_Retrace bound to: 646 - type: integer 
	Parameter H_End_Retrace bound to: 741 - type: integer 
	Parameter V_Range bound to: 480 - type: integer 
	Parameter T_Border bound to: 43 - type: integer 
	Parameter B_Border bound to: 0 - type: integer 
	Parameter V_Retrace bound to: 2 - type: integer 
	Parameter V_Max bound to: 524 - type: integer 
	Parameter V_Start_Retrace bound to: 480 - type: integer 
	Parameter V_End_Retrace bound to: 481 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA' (25#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/VGA.v:1]
INFO: [Synth 8-6157] synthesizing module 'Role_Mask_crazy' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_crazy.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter T_W bound to: 32 - type: integer 
	Parameter TIME_MAX bound to: 4000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ROM_Mask_crazy_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_crazy/hdl/ROM_Mask_crazy_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ROM_Mask_crazy' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_crazy/synth/ROM_Mask_crazy.v:13]
INFO: [Synth 8-6157] synthesizing module 'ROM_Mask_crazy_blk_mem_gen_0_0' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Mask_crazy_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Mask_crazy_blk_mem_gen_0_0' (26#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Mask_crazy_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Mask_crazy' (27#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_crazy/synth/ROM_Mask_crazy.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Mask_crazy_wrapper' (28#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_crazy/hdl/ROM_Mask_crazy_wrapper.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (11) of module 'ROM_Mask_crazy_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_crazy.v:76]
WARNING: [Synth 8-5788] Register mask_crazy_x_reg_reg in module Role_Mask_crazy is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_crazy.v:33]
WARNING: [Synth 8-5788] Register mask_crazy_y_reg_reg in module Role_Mask_crazy is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_crazy.v:34]
WARNING: [Synth 8-5788] Register dir_reg_reg in module Role_Mask_crazy is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_crazy.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Role_Mask_crazy' (29#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_crazy.v:1]
INFO: [Synth 8-6157] synthesizing module 'Role_Mask_top' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_top.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter T_W bound to: 32 - type: integer 
	Parameter TIME_MAX bound to: 4600000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ROM_Mask_normal_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_normal/hdl/ROM_Mask_normal_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ROM_Mask_normal' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_normal/synth/ROM_Mask_normal.v:13]
INFO: [Synth 8-6157] synthesizing module 'ROM_Mask_normal_blk_mem_gen_0_0' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Mask_normal_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Mask_normal_blk_mem_gen_0_0' (30#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Mask_normal_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Mask_normal' (31#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_normal/synth/ROM_Mask_normal.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Mask_normal_wrapper' (32#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_normal/hdl/ROM_Mask_normal_wrapper.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (11) of module 'ROM_Mask_normal_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_top.v:86]
WARNING: [Synth 8-5788] Register mask_top_x_reg_reg in module Role_Mask_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_top.v:37]
WARNING: [Synth 8-5788] Register mask_top_y_reg_reg in module Role_Mask_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Role_Mask_top' (33#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Role_Mask_bottom' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_bottom.v:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter LEFT bound to: 0 - type: integer 
	Parameter RIGHT bound to: 1 - type: integer 
	Parameter T_W bound to: 32 - type: integer 
	Parameter TIME_MAX bound to: 4600000 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (11) of module 'ROM_Mask_normal_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_bottom.v:87]
WARNING: [Synth 8-5788] Register mask_bottom_x_reg_reg in module Role_Mask_bottom is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_bottom.v:37]
WARNING: [Synth 8-5788] Register mask_bottom_y_reg_reg in module Role_Mask_bottom is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_bottom.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Role_Mask_bottom' (34#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_bottom.v:1]
INFO: [Synth 8-6157] synthesizing module 'ROM_Background_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Background/hdl/ROM_Background_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ROM_Background' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Background/synth/ROM_Background.v:13]
INFO: [Synth 8-6157] synthesizing module 'ROM_Background_blk_mem_gen_0_0' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Background_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Background_blk_mem_gen_0_0' (35#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Background_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Background' (36#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Background/synth/ROM_Background.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Background_wrapper' (37#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Background/hdl/ROM_Background_wrapper.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (19) of module 'ROM_Background_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Top_module.v:152]
INFO: [Synth 8-6157] synthesizing module 'ROM_Gamecover_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gamecover/hdl/ROM_Gamecover_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ROM_Gamecover' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gamecover/synth/ROM_Gamecover.v:13]
INFO: [Synth 8-6157] synthesizing module 'ROM_Gamecover_blk_mem_gen_0_0' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Gamecover_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Gamecover_blk_mem_gen_0_0' (38#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/.Xil/Vivado-7828-LAPTOP-UIMKI226/realtime/ROM_Gamecover_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Gamecover' (39#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gamecover/synth/ROM_Gamecover.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ROM_Gamecover_wrapper' (40#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gamecover/hdl/ROM_Gamecover_wrapper.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (19) of module 'ROM_Gamecover_wrapper' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Top_module.v:153]
INFO: [Synth 8-6157] synthesizing module 'LED_display' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/LED_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'P2S' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/P2S_IO.v:21]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'P2S' (41#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/P2S_IO.v:21]
INFO: [Synth 8-6157] synthesizing module 'B2BCD' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/B2BCD.v:1]
	Parameter idle bound to: 1'b0 
	Parameter convert bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'B2BCD' (42#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/B2BCD.v:1]
INFO: [Synth 8-6157] synthesizing module 'MC14495_ZJU' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/MC14495_ZJU.v:1]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (43#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'INV' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36118]
INFO: [Synth 8-6155] done synthesizing module 'INV' (44#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36118]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (45#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (46#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'OR4' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50006]
INFO: [Synth 8-6155] done synthesizing module 'OR4' (47#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50006]
INFO: [Synth 8-6157] synthesizing module 'OR3' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49958]
INFO: [Synth 8-6155] done synthesizing module 'OR3' (48#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49958]
INFO: [Synth 8-6157] synthesizing module 'OR2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49912]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (49#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49912]
INFO: [Synth 8-6155] done synthesizing module 'MC14495_ZJU' (50#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/MC14495_ZJU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LED_display' (51#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/LED_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clkdiv' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/Clkdiv.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Clkdiv' (52#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/Clkdiv.v:2]
INFO: [Synth 8-6157] synthesizing module 'music' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/music.v:1]
INFO: [Synth 8-6157] synthesizing module 'ROM_music' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_music.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ROM_music' (53#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_music.v:2]
INFO: [Synth 8-6157] synthesizing module 'divide_by12' [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/music.v:43]
INFO: [Synth 8-6155] done synthesizing module 'divide_by12' (54#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/music.v:43]
INFO: [Synth 8-6155] done synthesizing module 'music' (55#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/music.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Top_module' (56#1) [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Top_module.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 887.602 ; gain = 311.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 887.602 ; gain = 311.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 887.602 ; gain = 311.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 887.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gamecover/ip/ROM_Gamecover_blk_mem_gen_0_0/ROM_Gamecover_blk_mem_gen_0_0/gamecover_blk_mem_gen_0_0_in_context.xdc] for cell 'gamecover_unit/ROM_Gamecover_i/ROM_Gamecover'
Finished Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gamecover/ip/ROM_Gamecover_blk_mem_gen_0_0/ROM_Gamecover_blk_mem_gen_0_0/gamecover_blk_mem_gen_0_0_in_context.xdc] for cell 'gamecover_unit/ROM_Gamecover_i/ROM_Gamecover'
Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Background/ip/ROM_Background_blk_mem_gen_0_0/ROM_Background_blk_mem_gen_0_0/background_blk_mem_gen_0_0_in_context.xdc] for cell 'background_unit/ROM_Background_i/ROM_Background'
Finished Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Background/ip/ROM_Background_blk_mem_gen_0_0/ROM_Background_blk_mem_gen_0_0/background_blk_mem_gen_0_0_in_context.xdc] for cell 'background_unit/ROM_Background_i/ROM_Background'
Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_normal/ip/ROM_Mask_normal_blk_mem_gen_0_0/ROM_Mask_normal_blk_mem_gen_0_0/ROM_Mask_normal_blk_mem_gen_0_0_in_context.xdc] for cell 'mask_top_unit/rom_mask_top_unit/ROM_Mask_normal_i/ROM_Mask_normal'
Finished Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_normal/ip/ROM_Mask_normal_blk_mem_gen_0_0/ROM_Mask_normal_blk_mem_gen_0_0/ROM_Mask_normal_blk_mem_gen_0_0_in_context.xdc] for cell 'mask_top_unit/rom_mask_top_unit/ROM_Mask_normal_i/ROM_Mask_normal'
Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_normal/ip/ROM_Mask_normal_blk_mem_gen_0_0/ROM_Mask_normal_blk_mem_gen_0_0/ROM_Mask_normal_blk_mem_gen_0_0_in_context.xdc] for cell 'mask_bottom_unit/rom_mask_bottom_unit/ROM_Mask_normal_i/ROM_Mask_normal'
Finished Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_normal/ip/ROM_Mask_normal_blk_mem_gen_0_0/ROM_Mask_normal_blk_mem_gen_0_0/ROM_Mask_normal_blk_mem_gen_0_0_in_context.xdc] for cell 'mask_bottom_unit/rom_mask_bottom_unit/ROM_Mask_normal_i/ROM_Mask_normal'
Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_crazy/ip/ROM_Mask_crazy_blk_mem_gen_0_0/ROM_Mask_crazy_blk_mem_gen_0_0/ROM_Mask_crazy_blk_mem_gen_0_0_in_context.xdc] for cell 'mask_crazy_unit/mask_crazy_unit/ROM_Mask_crazy_i/ROM_Mask_crazy'
Finished Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Mask_crazy/ip/ROM_Mask_crazy_blk_mem_gen_0_0/ROM_Mask_crazy_blk_mem_gen_0_0/ROM_Mask_crazy_blk_mem_gen_0_0_in_context.xdc] for cell 'mask_crazy_unit/mask_crazy_unit/ROM_Mask_crazy_i/ROM_Mask_crazy'
Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO_overdrive/ip/ROM_JOJO_overdrive_blk_mem_gen_0_0/ROM_JOJO_overdrive_blk_mem_gen_0_0/ROM_JOJO_overdrive_blk_mem_gen_0_0_in_context.xdc] for cell 'jojo_unit/jojo_overdrive_unit/ROM_JOJO_overdrive_i/ROM_JOJO_overdrive'
Finished Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO_overdrive/ip/ROM_JOJO_overdrive_blk_mem_gen_0_0/ROM_JOJO_overdrive_blk_mem_gen_0_0/ROM_JOJO_overdrive_blk_mem_gen_0_0_in_context.xdc] for cell 'jojo_unit/jojo_overdrive_unit/ROM_JOJO_overdrive_i/ROM_JOJO_overdrive'
Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO/ip/ROM_JOJO_blk_mem_gen_0_0/ROM_JOJO_blk_mem_gen_0_0/jojo_blk_mem_gen_0_0_in_context.xdc] for cell 'jojo_unit/jojo_unit/ROM_JOJO_i/ROM_JOJO'
Finished Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_JOJO/ip/ROM_JOJO_blk_mem_gen_0_0/ROM_JOJO_blk_mem_gen_0_0/jojo_blk_mem_gen_0_0_in_context.xdc] for cell 'jojo_unit/jojo_unit/ROM_JOJO_i/ROM_JOJO'
Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Bubble/ip/ROM_Bubble_blk_mem_gen_0_0/ROM_Bubble_blk_mem_gen_0_0/bubble_blk_mem_gen_0_0_in_context.xdc] for cell 'bubble_unit/rom_bubble_unit/ROM_Bubble_i/ROM_Bubble'
Finished Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Bubble/ip/ROM_Bubble_blk_mem_gen_0_0/ROM_Bubble_blk_mem_gen_0_0/bubble_blk_mem_gen_0_0_in_context.xdc] for cell 'bubble_unit/rom_bubble_unit/ROM_Bubble_i/ROM_Bubble'
Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gameover/ip/ROM_Gameover_blk_mem_gen_0_0/ROM_Gameover_blk_mem_gen_0_0/ROM_Gameover_blk_mem_gen_0_0_in_context.xdc] for cell 'gameover_unit/rom_gameover/ROM_Gameover_i/ROM_Gameover'
Finished Parsing XDC File [c:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Rom/ROM_Gameover/ip/ROM_Gameover_blk_mem_gen_0_0/ROM_Gameover_blk_mem_gen_0_0/ROM_Gameover_blk_mem_gen_0_0_in_context.xdc] for cell 'gameover_unit/rom_gameover/ROM_Gameover_i/ROM_Gameover'
Parsing XDC File [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/XDC.xdc]
Finished Parsing XDC File [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1002.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  AND2 => LUT2: 1 instance 
  AND3 => LUT3: 11 instances
  AND4 => LUT4: 9 instances
  INV => LUT1: 5 instances
  OR2 => LUT2: 7 instances
  OR3 => LUT3: 3 instances
  OR4 => LUT4: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1002.539 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'background_unit/ROM_Background_i/ROM_Background' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bubble_unit/rom_bubble_unit/ROM_Bubble_i/ROM_Bubble' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'gamecover_unit/ROM_Gamecover_i/ROM_Gamecover' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'gameover_unit/rom_gameover/ROM_Gameover_i/ROM_Gameover' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'jojo_unit/jojo_overdrive_unit/ROM_JOJO_overdrive_i/ROM_JOJO_overdrive' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'jojo_unit/jojo_unit/ROM_JOJO_i/ROM_JOJO' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mask_bottom_unit/rom_mask_bottom_unit/ROM_Mask_normal_i/ROM_Mask_normal' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mask_crazy_unit/mask_crazy_unit/ROM_Mask_crazy_i/ROM_Mask_crazy' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mask_top_unit/rom_mask_top_unit/ROM_Mask_normal_i/ROM_Mask_normal' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.566 ; gain = 435.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.566 ; gain = 435.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for gamecover_unit/ROM_Gamecover_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gamecover_unit/ROM_Gamecover_i/ROM_Gamecover. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for background_unit/ROM_Background_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for background_unit/ROM_Background_i/ROM_Background. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mask_top_unit/rom_mask_top_unit/ROM_Mask_normal_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mask_bottom_unit/rom_mask_bottom_unit/ROM_Mask_normal_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mask_top_unit/rom_mask_top_unit/ROM_Mask_normal_i/ROM_Mask_normal. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mask_bottom_unit/rom_mask_bottom_unit/ROM_Mask_normal_i/ROM_Mask_normal. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mask_crazy_unit/mask_crazy_unit/ROM_Mask_crazy_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mask_crazy_unit/mask_crazy_unit/ROM_Mask_crazy_i/ROM_Mask_crazy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jojo_unit/jojo_overdrive_unit/ROM_JOJO_overdrive_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jojo_unit/jojo_overdrive_unit/ROM_JOJO_overdrive_i/ROM_JOJO_overdrive. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jojo_unit/jojo_unit/ROM_JOJO_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for jojo_unit/jojo_unit/ROM_JOJO_i/ROM_JOJO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bubble_unit/rom_bubble_unit/ROM_Bubble_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bubble_unit/rom_bubble_unit/ROM_Bubble_i/ROM_Bubble. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gameover_unit/rom_gameover/ROM_Gameover_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gameover_unit/rom_gameover/ROM_Gameover_i/ROM_Gameover. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1011.566 ; gain = 435.625
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gamestate_reg' in module 'FSM'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_JOJO.v:102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_JOJO.v:180]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_top.v:71]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Code/Role_Mask_bottom.v:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 Initial |                              000 |                              000
                   Start |                              001 |                              001
                    Play |                              010 |                              010
                Gameover |                              011 |                              100
               Collision |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gamestate_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1011.566 ; gain = 435.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 5     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 17    
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 19    
	   2 Input      9 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 5     
	   4 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 8     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   6 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   6 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 23    
	   6 Input     20 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 29    
	   2 Input     10 Bit        Muxes := 15    
	   7 Input      9 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 9     
	 512 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   5 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_module 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     28 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
Module GUI_Gameover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
Module ROM_Heart 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	 512 Input      4 Bit        Muxes := 1     
Module GUI_Heart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module Item_Bubble 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
Module Judge_Collision 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Judge_Grounded 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ROM_Wall 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ROM_Block 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Map_Platform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 18    
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module PS2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
Module Role_JOJO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   6 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 23    
	   6 Input     20 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Role_Mask_crazy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Role_Mask_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   4 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Role_Mask_bottom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module B2BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module LED_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module ROM_music 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module divide_by12 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module music 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_2_out0" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP addr0, operation Mode is: C+A*(B:0x280).
DSP Report: operator addr0 is absorbed into DSP addr0.
DSP Report: operator addr1 is absorbed into DSP addr0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bubble_unit/\D_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bubble_unit/\state_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'audio_unit/get_fullnote/note_reg[6]' (FD) to 'audio_unit/get_fullnote/note_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (audio_unit/\get_fullnote/note_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bubble_unit/\bubble_y_reg_reg[9] )
INFO: [Synth 8-3886] merging instance 'bubble_unit/bubble_type_reg_reg[2]' (FDCE) to 'bubble_unit/bubble_x_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'bubble_unit/bubble_type_reg_reg[4]' (FDCE) to 'bubble_unit/bubble_x_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'bubble_unit/bubble_type_reg_reg[1]' (FDCE) to 'bubble_unit/bubble_x_reg_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1011.566 ; gain = 435.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-------------------+---------------+----------------+
|Module Name  | RTL Object        | Depth x Width | Implemented As | 
+-------------+-------------------+---------------+----------------+
|Map_Platform | sel               | 2048x12       | Block RAM      | 
|Map_Platform | sel               | 512x8         | Block RAM      | 
|music        | tone_reg_rep_bsel | 256x6         | Block RAM      | 
+-------------+-------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Top_module  | C+A*(B:0x280) | 10     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:15:24 . Memory (MB): peak = 1021.309 ; gain = 445.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:15:25 . Memory (MB): peak = 1043.879 ; gain = 467.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/VGA.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/VGA.v:43]
INFO: [Synth 8-7053] The timing for the instance platforms_unit/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance platforms_unit/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:15:27 . Memory (MB): peak = 1078.797 ; gain = 502.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:15:32 . Memory (MB): peak = 1084.063 ; gain = 508.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:15:32 . Memory (MB): peak = 1084.063 ; gain = 508.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:15:32 . Memory (MB): peak = 1084.063 ; gain = 508.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:15:32 . Memory (MB): peak = 1084.063 ; gain = 508.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:15:32 . Memory (MB): peak = 1084.063 ; gain = 508.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:15:32 . Memory (MB): peak = 1084.063 ; gain = 508.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |ROM_Gameover_blk_mem_gen_0_0       |         1|
|2     |ROM_Background_blk_mem_gen_0_0     |         1|
|3     |ROM_Bubble_blk_mem_gen_0_0         |         1|
|4     |ROM_Gamecover_blk_mem_gen_0_0      |         1|
|5     |ROM_JOJO_overdrive_blk_mem_gen_0_0 |         1|
|6     |ROM_JOJO_blk_mem_gen_0_0           |         1|
|7     |P2S                                |         1|
|8     |ROM_Mask_normal_blk_mem_gen_0_0    |         2|
|9     |ROM_Mask_crazy_blk_mem_gen_0_0     |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |P2S                                |     1|
|2     |ROM_Background_blk_mem_gen_0_0     |     1|
|3     |ROM_Bubble_blk_mem_gen_0_0         |     1|
|4     |ROM_Gamecover_blk_mem_gen_0_0      |     1|
|5     |ROM_Gameover_blk_mem_gen_0_0       |     1|
|6     |ROM_JOJO_blk_mem_gen_0_0           |     1|
|7     |ROM_JOJO_overdrive_blk_mem_gen_0_0 |     1|
|8     |ROM_Mask_crazy_blk_mem_gen_0_0     |     1|
|9     |ROM_Mask_normal_blk_mem_gen_0_0    |     1|
|10    |ROM_Mask_normal_blk_mem_gen_0_0__2 |     1|
|11    |AND2                               |     1|
|12    |AND3                               |    11|
|13    |AND4                               |     9|
|14    |BUFG                               |     2|
|15    |CARRY4                             |   313|
|16    |DSP48E1                            |     1|
|17    |INV                                |     4|
|18    |LUT1                               |   178|
|19    |LUT2                               |   511|
|20    |LUT3                               |   255|
|21    |LUT4                               |   614|
|22    |LUT5                               |   237|
|23    |LUT6                               |   535|
|24    |MUXF7                              |     4|
|25    |MUXF8                              |     1|
|26    |OR2                                |     7|
|27    |OR3                                |     3|
|28    |OR4                                |     4|
|29    |RAMB18E1                           |     1|
|30    |RAMB18E1_2                         |     1|
|31    |RAMB36E1                           |     1|
|32    |FDCE                               |   587|
|33    |FDPE                               |    63|
|34    |FDRE                               |   135|
|35    |IBUF                               |     5|
|36    |OBUF                               |    31|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------------------+------+
|      |Instance                   |Module                             |Cells |
+------+---------------------------+-----------------------------------+------+
|1     |top                        |                                   |  3626|
|2     |  gameover_unit            |GUI_Gameover                       |    15|
|3     |    rom_gameover           |ROM_Gameover_wrapper               |    15|
|4     |      ROM_Gameover_i       |ROM_Gameover                       |    12|
|5     |  FSM_unit                 |FSM                                |   190|
|6     |  audio_unit               |music                              |   106|
|7     |  background_unit          |ROM_Background_wrapper             |    12|
|8     |    ROM_Background_i       |ROM_Background                     |    12|
|9     |  bubble_unit              |Item_Bubble                        |   419|
|10    |    rom_bubble_unit        |ROM_Bubble_wrapper                 |    26|
|11    |      ROM_Bubble_i         |ROM_Bubble                         |    12|
|12    |  clkdiv_unit              |Clkdiv                             |    40|
|13    |  collision_unit           |Judge_Collision                    |    16|
|14    |  gamecover_unit           |ROM_Gamecover_wrapper              |    12|
|15    |    ROM_Gamecover_i        |ROM_Gamecover                      |    12|
|16    |  grounded_unit            |Judge_Grounded                     |     2|
|17    |  heart_unit               |GUI_Heart                          |    37|
|18    |    rom_heart_unit         |ROM_Heart                          |    37|
|19    |  jojo_unit                |Role_JOJO                          |  1082|
|20    |    jojo_overdrive_unit    |ROM_JOJO_overdrive_wrapper         |    32|
|21    |      ROM_JOJO_overdrive_i |ROM_JOJO_overdrive                 |    12|
|22    |    jojo_unit              |ROM_JOJO_wrapper                   |    66|
|23    |      ROM_JOJO_i           |ROM_JOJO                           |    12|
|24    |  led_unit                 |LED_display                        |   117|
|25    |    MC14495_ZJU_unit       |MC14495_ZJU                        |    39|
|26    |    binary2bcd             |B2BCD                              |    74|
|27    |  mask_bottom_unit         |Role_Mask_bottom                   |   340|
|28    |    rom_mask_bottom_unit   |ROM_Mask_normal_wrapper            |    28|
|29    |      ROM_Mask_normal_i    |ROM_Mask_normal                    |    12|
|30    |  mask_crazy_unit          |Role_Mask_crazy                    |   336|
|31    |    mask_crazy_unit        |ROM_Mask_crazy_wrapper             |    29|
|32    |      ROM_Mask_crazy_i     |ROM_Mask_crazy                     |    12|
|33    |  mask_top_unit            |Role_Mask_top                      |   337|
|34    |    rom_mask_top_unit      |ROM_Mask_normal_wrapper__xdcDup__1 |    23|
|35    |      ROM_Mask_normal_i    |ROM_Mask_normal__xdcDup__1         |    12|
|36    |  platforms_unit           |Map_Platform                       |    13|
|37    |  ps2_unit                 |PS2                                |    66|
|38    |  vga_unit                 |VGA                                |   432|
+------+---------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:15:32 . Memory (MB): peak = 1084.063 ; gain = 508.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:15:29 . Memory (MB): peak = 1084.063 ; gain = 384.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:15:32 . Memory (MB): peak = 1084.063 ; gain = 508.121
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20190617 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design P2S.ngc ...
WARNING:NetListWriters:298 - No output is written to P2S.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file P2S.edif ...
ngc2edif: Total memory usage is 4325340 kilobytes

Reading core file 'C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/Framework/P2S.ngc' for (cell view 'P2S', library 'work')
Parsing EDIF File [./.ngc2edfcache/P2S_ngc_c01df0e.edif]
Finished Parsing EDIF File [./.ngc2edfcache/P2S_ngc_c01df0e.edif]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1084.063 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20190617
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1084.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 115 instances were transformed.
  AND2 => LUT2: 1 instance 
  AND3 => LUT3: 11 instances
  AND4 => LUT4: 9 instances
  FD => FDRE: 66 instances
  FDC => FDCE: 10 instances
  INV => LUT1: 4 instances
  OR2 => LUT2: 7 instances
  OR3 => LUT3: 3 instances
  OR4 => LUT4: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:15:41 . Memory (MB): peak = 1084.063 ; gain = 785.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1084.063 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Raymond-Ziyue/Desktop/Proj/JOJO/JOJO.runs/synth_1/Top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_module_utilization_synth.rpt -pb Top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 15:06:34 2020...
