<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/Parallel2CSI2_YUV422_8bit_4lane_XO2/impl/Parallel2CSI2/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/compiler_directives.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/top.v
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/top.v(48,10-48,43) (VERI-1328) analyzing included file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/IPExpress/../../rtl/compiler_directives.v
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/top.v(111,6-115,38) (VERI-1199) parameter declaration becomes local in top with formal parameter declaration list
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/IPExpress/pll_pix2byte_YUV422_8bit_4lane.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/DPHY_TX_INST.v
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/DPHY_TX_INST.v(48,10-48,43) (VERI-1328) analyzing included file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/IPExpress/../../rtl/compiler_directives.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/IO_Controller_TX.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/oDDRx4.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/colorbar_gen.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(80,1-80,36) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(81,1-81,48) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(82,1-82,60) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(83,1-83,72) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(84,1-84,85) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(85,1-85,99) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(86,1-86,112) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(87,1-87,125) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(88,1-88,138) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(91,1-91,54) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(92,1-92,67) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(93,1-93,67) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(94,1-94,80) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(95,1-95,94) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(96,1-96,106) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(97,1-97,106) (VERI-1199) parameter declaration becomes local in LP_HS_DELAY_CNTRL with formal parameter declaration list
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/BYTE_PACKETIZER.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/crc16_4lane_bb.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/packetheader_bb.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/parallel2byte_bb.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/sony_block_cam_interface.v
(VERI-1482) Analyzing Verilog file C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/IPExpress/pll_sony_block_cam_interface.v
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/top.v(50,8-50,11) (VERI-1018) compiling module top
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/top.v(50,1-321,10) (VERI-9000) elaborating module 'top'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/BYTE_PACKETIZER.v(49,1-177,10) (VERI-9000) elaborating module 'BYTE_PACKETIZER_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(47,1-171,10) (VERI-9000) elaborating module 'LP_HS_DELAY_CNTRL_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/DPHY_TX_INST.v(50,1-165,10) (VERI-9000) elaborating module 'DPHY_TX_INST_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/oDDRx4.v(8,1-192,10) (VERI-9000) elaborating module 'oDDRx4_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/IO_Controller_TX.v(48,1-112,10) (VERI-9000) elaborating module 'IO_Controller_TX_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_2'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(176,1-185,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1615,1-1620,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1615,1-1620,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_2'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1615,1-1620,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_3'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1615,1-1620,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_4'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1615,1-1620,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_5'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1512,1-1518,10) (VERI-9000) elaborating module 'CLKDIVC_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/top.v(50,1-321,10) (VERI-9000) elaborating module 'top'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/BYTE_PACKETIZER.v(49,1-177,10) (VERI-9000) elaborating module 'BYTE_PACKETIZER_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/LP_HS_dly_ctrl.v(47,1-171,10) (VERI-9000) elaborating module 'LP_HS_DELAY_CNTRL_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/DPHY_TX_INST.v(50,1-165,10) (VERI-9000) elaborating module 'DPHY_TX_INST_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/IPExpress/pll_pix2byte_YUV422_8bit_4lane.v(8,1-105,10) (VERI-9000) elaborating module 'pll_pix2byte_YUV422_8bit_4lane_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/sony_block_cam_interface.v(2,1-96,10) (VERI-9000) elaborating module 'sony_block_to_yuv422_csi_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/oDDRx4.v(8,1-192,10) (VERI-9000) elaborating module 'oDDRx4_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/IO_Controller_TX.v(48,1-112,10) (VERI-9000) elaborating module 'IO_Controller_TX_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/IPExpress/pll_sony_block_cam_interface.v(8,1-98,10) (VERI-9000) elaborating module 'pll_sony_block_cam_interface_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_2'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(176,1-185,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1615,1-1620,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1615,1-1620,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_2'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1615,1-1620,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_3'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1615,1-1620,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_4'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1615,1-1620,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_5'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1512,1-1518,10) (VERI-9000) elaborating module 'CLKDIVC_uniq_1'
INFO - D:/FPGA/Lattice/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_2'
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/top.v(145,11-145,32) (VERI-1330) actual bit length 32 differs from formal bit length 2 for port VC
WARNING - C:/Users/matas/Documents/GitHub/Tegra_dual_camera/FPGA/Parallel2CSI2_YUV422_8bit_4lane_XO2_V6_SONY_RGB/rtl/sony_block_cam_interface.v(20,1-20,77) (VERI-1927) port CLKOS remains unconnected for this instance
Done: design load finished with (0) errors, and (19) warnings

</PRE></BODY></HTML>