<device>
  <name>cache_level</name>
  <level>3</level>
</device>

<device>
  <name>cache_l1_D</name>
  <type>cache</type>
  <size>128</size>
  <associativity>4</associativity>
  <blocksize>64</blocksize>
  <replacepolicy>LRU</replacepolicy>
  <writepolicy>WB</writepolicy>
  <readlatency>3</readlatency>
  <writelatency>3</writelatency>
</device>

<device>
  <name>cache_l2</name>
  <type>hybridcache</type>
  <size>4096</size>
  <associativity>16</associativity>
  <blocksize>128</blocksize>
  <replacepolicy>LRU</replacepolicy>
  <writepolicy>WB</writepolicy>
  <numofcelltype>2</numofcelltype>
  <numofsub>4</numofsub>
  <subsize1>1</subsize1>
  <subsize2>3</subsize2>
  <retentiontime1>100</retentiontime1>
  <retentiontime2>200</retentiontime2>
  <readlatency1>9</readlatency1>
  <writelatency1>9</writelatency1>
  <readlatency2>9</readlatency2>
  <writelatency2>11</writelatency2>
</device>

<device>
  <name>cache_l3</name>
  <type>cache</type>
  <size>8192</size>
  <associativity>16</associativity>
  <blocksize>128</blocksize>
  <replacepolicy>LRU</replacepolicy>
  <writepolicy>WB</writepolicy>
  <readlatency>25</readlatency>
  <writelatency>25</writelatency>
</device>


<device>
  <name>DRAM</name>
  <size>8*1024*1024</size>
  <readlatency>50</readlatency>
  <writelatency>50</writelatency>
</device>
