self exe links to: /home/ubuntu/LAB2/apps/HS_OC/hotspot3d.gpu
self exe links to: /home/ubuntu/LAB2/apps/HS_OC/hotspot3d.gpu
10.0


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a4ce3fe_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file gpuwattch_gtx480.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1000.0:1000.0:1000.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1000000000.000000:1000000000.000000:1000000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000100000000000:0.00000000100000000000:0.00000000100000000000:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2dfed8f4b02b3e27d54add6a6bde60e2  /home/ubuntu/LAB2/apps/HS_OC/hotspot3d.gpu
Extracting PTX file and ptxas options    1: hotspot3d.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ubuntu/LAB2/apps/HS_OC/hotspot3d.gpu
Running md5sum using "md5sum /home/ubuntu/LAB2/apps/HS_OC/hotspot3d.gpu "
self exe links to: /home/ubuntu/LAB2/apps/HS_OC/hotspot3d.gpu
Extracting specific PTX file named hotspot3d.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hotspotOpt1PfS_S_fiiifffffff : hostFun 0x0x575fc4e18865, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11hotspotOpt1PfS_S_fiiifffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' : regs=32, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba78..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba74..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba6c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba60..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba5c..

GPGPU-Sim PTX: cudaLaunch for 0x0x575fc4e18865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x290 (hotspot3d.1.sm_30.ptx:120) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (hotspot3d.1.sm_30.ptx:160) mov.f32 %f5, %f57;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x408 (hotspot3d.1.sm_30.ptx:171) @%p7 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (hotspot3d.1.sm_30.ptx:173) add.s32 %r60, %r43, %r17;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'.
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
FLUSH L1 Cache at configuration change between kernels
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 288079
gpu_sim_insn = 104595456
gpu_ipc =     363.0791
gpu_tot_sim_cycle = 288079
gpu_tot_sim_insn = 104595456
gpu_tot_ipc =     363.0791
gpu_tot_issued_cta = 1024
gpu_occupancy = 60.5963% 
gpu_tot_occupancy = 60.5963% 
max_total_param_size = 0
gpu_stall_dramfull = 446
gpu_stall_icnt2sh    = 145
partiton_level_parallism =       1.2528
partiton_level_parallism_total  =       1.2528
partiton_level_parallism_util =       1.7139
partiton_level_parallism_util_total  =       1.7139
L2_BW  =     160.3480 GB/Sec
L2_BW_total  =     160.3480 GB/Sec
gpu_total_sim_rate=119537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1671168
	L1I_total_cache_misses = 3237
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 841
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 170469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 781214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 50446
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113847
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 841
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4746
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 811
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1667931
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3237
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3087
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1671168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 781165
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 49
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4746
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 31
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 
gpgpu_n_tot_thrd_icount = 104857600
gpgpu_n_tot_w_icount = 3276800
gpgpu_n_stall_shd_mem = 142702
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295181
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 12582912
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 15076
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15076
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:109808	W0_Idle:25134	W0_Scoreboard:5167044	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3276800
single_issue_nums: WS0:1638400	WS1:1638400	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2361448 {8:295181,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8912896 {136:65536,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47228960 {40:1180724,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097152 {8:262144,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 1635 
max_icnt2mem_latency = 864 
maxmrqlatency = 1374 
max_icnt2sh_latency = 191 
averagemflatency = 232 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 111 
avg_icnt2sh_latency = 12 
mrq_lat_table:53335 	22538 	13928 	18891 	51471 	122400 	123061 	111832 	63701 	8177 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	912063 	454380 	75705 	780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	110 	61 	7 	296033 	32108 	25353 	6789 	436 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	478614 	617504 	274544 	68220 	3720 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	548 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96        56        72        64        64        80       124       120       120       112        56        48        68        64        48        48 
dram[1]:        88        72        72        72        72        64       120       120       116       112        64        56        60        64        56        48 
dram[2]:        68        88        72        64        80        64       120       124       112       120        56        52        64        64        48        48 
dram[3]:        72        80        72        64        72        64       120       120       112       116        56        60        72        56        48        56 
dram[4]:        88        64        64        64        60        64       124       120       120       112        56        40        68        64        52        40 
dram[5]:        68        68        64        64        80        64       120       120       116       112        64        56        64        64        56        40 
maximum service time to same row:
dram[0]:     12530     14554     12495     13385     11813     10709      9982     11547     11587     18584     12204     13483     12209     13922     22072     22012 
dram[1]:     12593     13705     12731     13715     10049     11522     11136      9996     10109     18960     12534     13026     12987     12572     22429     22160 
dram[2]:     13397     13015     14091     14559     10592     10079     10755      8743      9746     18538     12431     11683     14650     12037     22192     21945 
dram[3]:     12997     14010     13355     13289     12062      9201      9526     10011     11487     18743     12501     10826     14160     12624     22401     22305 
dram[4]:     14422     13007     14119     14129     11580      9640     10123      7967     18528     18839     12937     10977     13932     13034     21776     21952 
dram[5]:     14243     13237     12744     13526     11121     11319     10941      9157     18635     18899     12619     11620     13507     13309     22092     22209 
average row accesses per activate:
dram[0]:  5.733826  5.765363  5.607078  5.664840  5.368329  5.637362  5.691743  5.906755  5.508460  5.945946  5.613260  5.794481  5.433928  5.829502  5.050293  5.389088 
dram[1]:  5.654795  5.837736  5.479610  6.315041  5.529305  5.866412  5.714286  6.116027  5.426818  6.268839  5.682836  5.872710  5.372791  6.186802  5.471442  5.721747 
dram[2]:  5.693859  5.635701  5.622951  5.750465  5.741573  5.378828  5.744444  5.562724  5.561939  5.480392  5.588991  5.745283  5.759924  5.736347  5.442238  5.134583 
dram[3]:  5.726432  5.671861  5.915950  5.383275  6.138138  5.520216  5.803922  5.616637  6.013592  5.380578  5.645968  5.777988  5.853987  5.442857  5.621269  5.277340 
dram[4]:  5.889943  5.762082  5.856333  5.531782  5.428824  5.627864  5.749768  5.610860  5.576470  5.680517  5.597426  5.556570  5.424242  5.722326  5.238261  5.309587 
dram[5]:  5.955812  5.863894  5.625227  6.040000  5.565217  5.619048  5.535714  6.025218  5.617137  5.739049  5.734463  5.838926  5.645640  5.918605  5.365094  5.584644 
average row locality = 589376/104146 = 5.659132
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      1344      1344      1310      1302      1256      1256      1344      1344      1300      1304      1336      1348      1388      1388      1298      1298 
dram[1]:      1344      1344      1306      1300      1256      1256      1344      1344      1296      1304      1336      1348      1388      1388      1302      1298 
dram[2]:      1344      1344      1308      1304      1256      1264      1344      1344      1304      1290      1336      1348      1388      1384      1300      1296 
dram[3]:      1344      1344      1308      1304      1256      1264      1344      1344      1300      1292      1336      1348      1388      1384      1300      1296 
dram[4]:      1344      1344      1304      1302      1256      1264      1344      1344      1300      1296      1348      1348      1388      1384      1296      1298 
dram[5]:      1344      1344      1302      1302      1256      1264      1344      1344      1300      1292      1348      1348      1388      1384      1298      1298 
total dram writes = 126936
bank skew: 1388/1256 = 1.11
chip skew: 21160/21152 = 1.00
average mf latency per bank:
dram[0]:       2605      2697      2625      2735      2691      2844      2660      2742      2590      2730      2541      2615      2522      2534      2541      2681
dram[1]:       2676      2624      2689      2648      2807      2702      2691      2618      2712      2604      2627      2526      2507      2450      2687      2639
dram[2]:       2623      2608      2694      2664      2820      2668      2705      2703      2716      2633      2598      2576      2554      2514      2686      2617
dram[3]:       2622      2699      2572      2739      2699      2860      2572      2683      2555      2767      2547      2584      2468      2556      2515      2671
dram[4]:       2631      2706      2657      2737      2690      2824      2692      2759      2580      2791      2531      2604      2474      2521      2553      2717
dram[5]:       2650      2634      2779      2671      2787      2728      2667      2646      2754      2645      2572      2495      2534      2492      2653      2592
maximum mf latency per bank:
dram[0]:       1235      1321      1008      1211      1099      1121      1069      1089      1001       977      1187       993      1196      1116      1198       974
dram[1]:       1047      1244      1141      1118       926      1174      1010      1043      1007      1058      1340      1060      1299      1059      1182      1042
dram[2]:       1117      1119      1170      1198       985       962       948      1100      1107      1408      1039      1280      1306      1205      1529      1013
dram[3]:       1057       984      1110       958       951      1216      1019      1025       905      1378      1027      1172       994       976      1213      1054
dram[4]:       1350      1106      1057      1009      1117      1258      1050      1075      1130      1257       924      1120      1314      1116      1246      1081
dram[5]:        934      1247      1635      1035      1053      1033      1263      1260       985      1385      1323      1128      1132      1065      1136      1010
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266185 n_nop=127722 n_act=17500 n_pre=17484 n_ref_event=0 n_req=98236 n_rd=87656 n_rd_L2_A=0 n_write=0 n_wr_bk=21160 bw_util=0.8176
n_activity=261551 dram_eff=0.8321
bk0: 5532a 149583i bk1: 5520a 146075i bk2: 5524a 145579i bk3: 5552a 148408i bk4: 5508a 145662i bk5: 5528a 147747i bk6: 5532a 147449i bk7: 5536a 145505i bk8: 5536a 145989i bk9: 5508a 149244i bk10: 5428a 145325i bk11: 5416a 146012i bk12: 5392a 140414i bk13: 5392a 143973i bk14: 5376a 143338i bk15: 5376a 147026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821858
Row_Buffer_Locality_read = 0.855583
Row_Buffer_Locality_write = 0.542439
Bank_Level_Parallism = 7.713628
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.526062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.817597 
total_CMD = 266185 
util_bw = 217632 
Wasted_Col = 41560 
Wasted_Row = 1217 
Idle = 5776 

BW Util Bottlenecks: 
RCDc_limit = 28500 
RCDWRc_limit = 6007 
WTRc_limit = 42618 
RTWc_limit = 125219 
CCDLc_limit = 33612 
rwq = 0 
CCDLc_limit_alone = 18705 
WTRc_limit_alone = 40375 
RTWc_limit_alone = 112555 

Commands details: 
total_CMD = 266185 
n_nop = 127722 
Read = 87656 
Write = 0 
L2_Alloc = 0 
L2_WB = 21160 
n_act = 17500 
n_pre = 17484 
n_ref = 0 
n_req = 98236 
total_req = 108816 

Dual Bus Interface Util: 
issued_total_row = 34984 
issued_total_col = 108816 
Row_Bus_Util =  0.131427 
CoL_Bus_Util = 0.408798 
Either_Row_CoL_Bus_Util = 0.520176 
Issued_on_Two_Bus_Simul_Util = 0.020050 
issued_two_Eff = 0.038545 
queue_avg = 37.726017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.726
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 288167 -   mf: uid=3894307, sid4294967295:w4294967295, part=1, addr=0xc11fe380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (288067), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266185 n_nop=128422 n_act=17031 n_pre=17015 n_ref_event=0 n_req=98241 n_rd=87664 n_rd_L2_A=0 n_write=0 n_wr_bk=21154 bw_util=0.8176
n_activity=261932 dram_eff=0.8309
bk0: 5520a 145453i bk1: 5516a 147494i bk2: 5528a 146212i bk3: 5564a 149844i bk4: 5504a 149557i bk5: 5520a 150798i bk6: 5528a 146326i bk7: 5548a 150743i bk8: 5544a 145891i bk9: 5504a 149500i bk10: 5424a 149226i bk11: 5416a 145480i bk12: 5388a 144040i bk13: 5400a 148560i bk14: 5384a 148846i bk15: 5376a 147714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826641
Row_Buffer_Locality_read = 0.860730
Row_Buffer_Locality_write = 0.544105
Bank_Level_Parallism = 7.592223
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.523318
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.817612 
total_CMD = 266185 
util_bw = 217636 
Wasted_Col = 41975 
Wasted_Row = 1279 
Idle = 5295 

BW Util Bottlenecks: 
RCDc_limit = 28136 
RCDWRc_limit = 5978 
WTRc_limit = 41961 
RTWc_limit = 124818 
CCDLc_limit = 34528 
rwq = 0 
CCDLc_limit_alone = 19689 
WTRc_limit_alone = 39753 
RTWc_limit_alone = 112187 

Commands details: 
total_CMD = 266185 
n_nop = 128422 
Read = 87664 
Write = 0 
L2_Alloc = 0 
L2_WB = 21154 
n_act = 17031 
n_pre = 17015 
n_ref = 0 
n_req = 98241 
total_req = 108818 

Dual Bus Interface Util: 
issued_total_row = 34046 
issued_total_col = 108818 
Row_Bus_Util =  0.127904 
CoL_Bus_Util = 0.408806 
Either_Row_CoL_Bus_Util = 0.517546 
Issued_on_Two_Bus_Simul_Util = 0.019163 
issued_two_Eff = 0.037027 
queue_avg = 37.565983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266185 n_nop=127582 n_act=17556 n_pre=17540 n_ref_event=0 n_req=98213 n_rd=87636 n_rd_L2_A=0 n_write=0 n_wr_bk=21154 bw_util=0.8174
n_activity=261608 dram_eff=0.8317
bk0: 5540a 144862i bk1: 5516a 143575i bk2: 5520a 147445i bk3: 5524a 145088i bk4: 5504a 153298i bk5: 5516a 142478i bk6: 5532a 144373i bk7: 5536a 142030i bk8: 5544a 148605i bk9: 5504a 145072i bk10: 5424a 145912i bk11: 5416a 143353i bk12: 5400a 142254i bk13: 5400a 138994i bk14: 5380a 148829i bk15: 5380a 141153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821246
Row_Buffer_Locality_read = 0.855014
Row_Buffer_Locality_write = 0.541458
Bank_Level_Parallism = 7.791983
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.566179
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.817401 
total_CMD = 266185 
util_bw = 217580 
Wasted_Col = 41823 
Wasted_Row = 1068 
Idle = 5714 

BW Util Bottlenecks: 
RCDc_limit = 28202 
RCDWRc_limit = 5964 
WTRc_limit = 44160 
RTWc_limit = 127911 
CCDLc_limit = 34170 
rwq = 0 
CCDLc_limit_alone = 19096 
WTRc_limit_alone = 41739 
RTWc_limit_alone = 115258 

Commands details: 
total_CMD = 266185 
n_nop = 127582 
Read = 87636 
Write = 0 
L2_Alloc = 0 
L2_WB = 21154 
n_act = 17556 
n_pre = 17540 
n_ref = 0 
n_req = 98213 
total_req = 108790 

Dual Bus Interface Util: 
issued_total_row = 35096 
issued_total_col = 108790 
Row_Bus_Util =  0.131848 
CoL_Bus_Util = 0.408701 
Either_Row_CoL_Bus_Util = 0.520702 
Issued_on_Two_Bus_Simul_Util = 0.019847 
issued_two_Eff = 0.038116 
queue_avg = 37.967186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.9672
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266185 n_nop=128006 n_act=17339 n_pre=17323 n_ref_event=0 n_req=98236 n_rd=87660 n_rd_L2_A=0 n_write=0 n_wr_bk=21152 bw_util=0.8176
n_activity=262157 dram_eff=0.8301
bk0: 5524a 146872i bk1: 5516a 146547i bk2: 5540a 151835i bk3: 5528a 142263i bk4: 5504a 153568i bk5: 5512a 146183i bk6: 5544a 147468i bk7: 5540a 143276i bk8: 5544a 150941i bk9: 5504a 143138i bk10: 5424a 143150i bk11: 5416a 150343i bk12: 5400a 147438i bk13: 5404a 142230i bk14: 5376a 152305i bk15: 5384a 145458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823496
Row_Buffer_Locality_read = 0.858168
Row_Buffer_Locality_write = 0.536120
Bank_Level_Parallism = 7.638132
Bank_Level_Parallism_Col = 1.004467
Bank_Level_Parallism_Ready = 2.542253
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.817567 
total_CMD = 266185 
util_bw = 217624 
Wasted_Col = 42029 
Wasted_Row = 1362 
Idle = 5170 

BW Util Bottlenecks: 
RCDc_limit = 28493 
RCDWRc_limit = 6048 
WTRc_limit = 43403 
RTWc_limit = 122809 
CCDLc_limit = 34060 
rwq = 0 
CCDLc_limit_alone = 19217 
WTRc_limit_alone = 41035 
RTWc_limit_alone = 110334 

Commands details: 
total_CMD = 266185 
n_nop = 128006 
Read = 87660 
Write = 0 
L2_Alloc = 0 
L2_WB = 21152 
n_act = 17339 
n_pre = 17323 
n_ref = 0 
n_req = 98236 
total_req = 108812 

Dual Bus Interface Util: 
issued_total_row = 34662 
issued_total_col = 108812 
Row_Bus_Util =  0.130218 
CoL_Bus_Util = 0.408783 
Either_Row_CoL_Bus_Util = 0.519109 
Issued_on_Two_Bus_Simul_Util = 0.019892 
issued_two_Eff = 0.038320 
queue_avg = 37.444641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4446
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266185 n_nop=127463 n_act=17558 n_pre=17542 n_ref_event=278464 n_req=98208 n_rd=87628 n_rd_L2_A=0 n_write=0 n_wr_bk=21160 bw_util=0.8174
n_activity=261514 dram_eff=0.832
bk0: 5536a 145995i bk1: 5528a 144111i bk2: 5544a 148693i bk3: 5528a 144321i bk4: 5512a 147011i bk5: 5508a 147706i bk6: 5532a 143560i bk7: 5528a 141325i bk8: 5512a 146994i bk9: 5504a 147000i bk10: 5416a 145611i bk11: 5416a 143464i bk12: 5392a 140556i bk13: 5408a 144762i bk14: 5376a 144878i bk15: 5388a 142644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821216
Row_Buffer_Locality_read = 0.855548
Row_Buffer_Locality_write = 0.536862
Bank_Level_Parallism = 7.788619
Bank_Level_Parallism_Col = 6.503598
Bank_Level_Parallism_Ready = 2.550215
write_to_read_ratio_blp_rw_average = 0.460837
GrpLevelPara = 3.458982 

BW Util details:
bwutil = 0.817386 
total_CMD = 266185 
util_bw = 217576 
Wasted_Col = 41725 
Wasted_Row = 1049 
Idle = 5835 

BW Util Bottlenecks: 
RCDc_limit = 28459 
RCDWRc_limit = 5887 
WTRc_limit = 42065 
RTWc_limit = 128437 
CCDLc_limit = 34408 
rwq = 0 
CCDLc_limit_alone = 19530 
WTRc_limit_alone = 40001 
RTWc_limit_alone = 115623 

Commands details: 
total_CMD = 266185 
n_nop = 127463 
Read = 87628 
Write = 0 
L2_Alloc = 0 
L2_WB = 21160 
n_act = 17558 
n_pre = 17542 
n_ref = 278464 
n_req = 98208 
total_req = 108788 

Dual Bus Interface Util: 
issued_total_row = 35100 
issued_total_col = 108788 
Row_Bus_Util =  0.131863 
CoL_Bus_Util = 0.408693 
Either_Row_CoL_Bus_Util = 0.521149 
Issued_on_Two_Bus_Simul_Util = 0.019408 
issued_two_Eff = 0.037240 
queue_avg = 37.978184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.9782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266185 n_nop=128278 n_act=17162 n_pre=17146 n_ref_event=0 n_req=98242 n_rd=87664 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.8176
n_activity=261905 dram_eff=0.831
bk0: 5528a 148453i bk1: 5532a 146854i bk2: 5548a 145959i bk3: 5540a 149464i bk4: 5516a 149307i bk5: 5504a 146789i bk6: 5528a 145192i bk7: 5540a 144971i bk8: 5512a 147473i bk9: 5512a 150004i bk10: 5416a 149143i bk11: 5416a 145718i bk12: 5392a 143471i bk13: 5416a 147979i bk14: 5376a 147385i bk15: 5388a 150696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825309
Row_Buffer_Locality_read = 0.859384
Row_Buffer_Locality_write = 0.542919
Bank_Level_Parallism = 7.623829
Bank_Level_Parallism_Col = 6.381136
Bank_Level_Parallism_Ready = 2.527909
write_to_read_ratio_blp_rw_average = 0.451633
GrpLevelPara = 3.448805 

BW Util details:
bwutil = 0.817627 
total_CMD = 266185 
util_bw = 217640 
Wasted_Col = 41822 
Wasted_Row = 1296 
Idle = 5427 

BW Util Bottlenecks: 
RCDc_limit = 28398 
RCDWRc_limit = 6149 
WTRc_limit = 43694 
RTWc_limit = 123506 
CCDLc_limit = 34834 
rwq = 0 
CCDLc_limit_alone = 19519 
WTRc_limit_alone = 41228 
RTWc_limit_alone = 110657 

Commands details: 
total_CMD = 266185 
n_nop = 128278 
Read = 87664 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 17162 
n_pre = 17146 
n_ref = 0 
n_req = 98242 
total_req = 108820 

Dual Bus Interface Util: 
issued_total_row = 34308 
issued_total_col = 108820 
Row_Bus_Util =  0.128888 
CoL_Bus_Util = 0.408813 
Either_Row_CoL_Bus_Util = 0.518087 
Issued_on_Two_Bus_Simul_Util = 0.019614 
issued_two_Eff = 0.037859 
queue_avg = 37.831688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.8317

========= L2 cache stats =========
L2_cache_bank[0]: Access = 117212, Miss = 65668, Miss_rate = 0.560, Pending_hits = 2299, Reservation_fails = 660
L2_cache_bank[1]: Access = 123064, Miss = 65676, Miss_rate = 0.534, Pending_hits = 2953, Reservation_fails = 32
L2_cache_bank[2]: Access = 122892, Miss = 65660, Miss_rate = 0.534, Pending_hits = 2467, Reservation_fails = 255
L2_cache_bank[3]: Access = 118084, Miss = 65692, Miss_rate = 0.556, Pending_hits = 1696, Reservation_fails = 33
L2_cache_bank[4]: Access = 122952, Miss = 65684, Miss_rate = 0.534, Pending_hits = 2746, Reservation_fails = 355
L2_cache_bank[5]: Access = 117036, Miss = 65640, Miss_rate = 0.561, Pending_hits = 2203, Reservation_fails = 45
L2_cache_bank[6]: Access = 118264, Miss = 65696, Miss_rate = 0.556, Pending_hits = 1698, Reservation_fails = 290
L2_cache_bank[7]: Access = 122508, Miss = 65652, Miss_rate = 0.536, Pending_hits = 2514, Reservation_fails = 44
L2_cache_bank[8]: Access = 117264, Miss = 65668, Miss_rate = 0.560, Pending_hits = 2301, Reservation_fails = 163
L2_cache_bank[9]: Access = 123128, Miss = 65656, Miss_rate = 0.533, Pending_hits = 2698, Reservation_fails = 31
L2_cache_bank[10]: Access = 122672, Miss = 65664, Miss_rate = 0.535, Pending_hits = 2386, Reservation_fails = 35
L2_cache_bank[11]: Access = 118452, Miss = 65696, Miss_rate = 0.555, Pending_hits = 1913, Reservation_fails = 28
L2_total_cache_accesses = 1443528
L2_total_cache_misses = 788052
L2_total_cache_miss_rate = 0.5459
L2_total_cache_pending_hits = 27874
L2_total_cache_reservation_fails = 1971
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 627117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27747
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 501
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 445
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1038
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 111
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180724
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 432
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 501
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1038
L2_cache_data_port_util = 0.200
L2_cache_fill_port_util = 0.152

icnt_total_pkts_mem_to_simt=1443528
icnt_total_pkts_simt_to_mem=557505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0195
	minimum = 5
	maximum = 189
Network latency average = 9.95478
	minimum = 5
	maximum = 180
Slowest packet = 16435
Flit latency average = 9.39653
	minimum = 5
	maximum = 180
Slowest flit = 17637
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.231987
	minimum = 0.0817554 (at node 13)
	maximum = 0.427411 (at node 24)
Accepted packet rate average = 0.231987
	minimum = 0.101566 (at node 20)
	maximum = 0.340809 (at node 14)
Injected flit rate average = 0.257264
	minimum = 0.125802 (at node 7)
	maximum = 0.427411 (at node 24)
Accepted flit rate average= 0.257264
	minimum = 0.158446 (at node 20)
	maximum = 0.340809 (at node 14)
Injected packet length average = 1.10896
Accepted packet length average = 1.10896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0195 (1 samples)
	minimum = 5 (1 samples)
	maximum = 189 (1 samples)
Network latency average = 9.95478 (1 samples)
	minimum = 5 (1 samples)
	maximum = 180 (1 samples)
Flit latency average = 9.39653 (1 samples)
	minimum = 5 (1 samples)
	maximum = 180 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.231987 (1 samples)
	minimum = 0.0817554 (1 samples)
	maximum = 0.427411 (1 samples)
Accepted packet rate average = 0.231987 (1 samples)
	minimum = 0.101566 (1 samples)
	maximum = 0.340809 (1 samples)
Injected flit rate average = 0.257264 (1 samples)
	minimum = 0.125802 (1 samples)
	maximum = 0.427411 (1 samples)
Accepted flit rate average = 0.257264 (1 samples)
	minimum = 0.158446 (1 samples)
	maximum = 0.340809 (1 samples)
Injected packet size average = 1.10896 (1 samples)
Accepted packet size average = 1.10896 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 35 sec (875 sec)
gpgpu_simulation_rate = 119537 (inst/sec)
gpgpu_simulation_rate = 329 (cycle/sec)
gpgpu_silicon_slowdown = 3039513x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba78..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba74..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba6c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba60..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba5c..

GPGPU-Sim PTX: cudaLaunch for 0x0x575fc4e18865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 2 
kernel_stream_id = 1712
gpu_sim_cycle = 286798
gpu_sim_insn = 104595456
gpu_ipc =     364.7008
gpu_tot_sim_cycle = 574877
gpu_tot_sim_insn = 209190912
gpu_tot_ipc =     363.8881
gpu_tot_issued_cta = 2048
gpu_occupancy = 60.1916% 
gpu_tot_occupancy = 60.3944% 
max_total_param_size = 0
gpu_stall_dramfull = 446
gpu_stall_icnt2sh    = 145
partiton_level_parallism =       1.2684
partiton_level_parallism_total  =       1.2606
partiton_level_parallism_util =       1.7184
partiton_level_parallism_util_total  =       1.7162
L2_BW  =     162.3598 GB/Sec
L2_BW_total  =     161.3517 GB/Sec
gpu_total_sim_rate=109067

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342336
	L1I_total_cache_misses = 3237
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 229376
	L1C_total_cache_misses = 841
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 167359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 298249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 762856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 50488
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1671168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1671168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 762824
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 
gpgpu_n_tot_thrd_icount = 209715200
gpgpu_n_tot_w_icount = 6553600
gpgpu_n_stall_shd_mem = 273955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 593430
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 25165824
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7340032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 23449
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23449
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 245760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196455	W0_Idle:35957	W0_Scoreboard:10336980	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6553600
single_issue_nums: WS0:3276800	WS1:3276800	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4747440 {8:593430,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17825792 {136:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94948800 {40:2373720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194304 {8:524288,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 1635 
max_icnt2mem_latency = 864 
maxmrqlatency = 1374 
max_icnt2sh_latency = 191 
averagemflatency = 231 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 110 
avg_icnt2sh_latency = 12 
mrq_lat_table:111083 	47233 	29749 	39827 	104082 	241043 	245214 	220623 	125026 	16722 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1837004 	912244 	147172 	1648 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	110 	61 	7 	596715 	63444 	50828 	12816 	701 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	958910 	1247310 	548726 	136628 	6168 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1111 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       116        88        72        80        64        80       124       120       120       112        80        88        84        76        80        64 
dram[1]:        88       112        72        72        72        72       120       120       116       112        80        88        80        80        72        64 
dram[2]:        92       128        72        64        80        64       120       124       112       120        80        88        80        76        72        72 
dram[3]:       116        80        72        72        72        64       120       120       112       116        80        88        80        76        72        68 
dram[4]:       128        80        64        72        64        68       124       120       120       112        88        88        80        80        80        64 
dram[5]:       104       120        68        72        80        68       120       120       116       112        88        88        80        80        68        64 
maximum service time to same row:
dram[0]:     12530     14554     12495     13385     11813     11493      9982     11785     11587     18584     12771     13483     12209     13922     22072     22012 
dram[1]:     12593     13705     12731     13715     12929     11703     11136     11681     11430     18960     12797     13026     12987     12572     22429     22160 
dram[2]:     13397     13015     14091     14559     12194     11299     10755      9831      9746     18538     12431     12212     14650     12037     22192     21945 
dram[3]:     12997     14010     13355     13289     12062     11283     10923     10011     11487     18743     12575     11327     14160     12624     22401     22305 
dram[4]:     14422     13007     14119     14129     11668     11230     10525     10603     18528     18839     12937     10977     13932     13034     21776     21952 
dram[5]:     14243     13237     12744     13526     12572     12567     10941     11572     18635     18899     13325     11687     13507     13309     22092     22209 
average row accesses per activate:
dram[0]:  5.844266  5.856061  5.750116  5.955917  5.563603  5.831359  5.675875  5.884597  5.543193  5.840420  5.913885  5.909135  5.565158  6.099305  5.294755  5.500226 
dram[1]:  5.802156  6.090641  5.639508  6.441800  5.705390  5.950725  5.570718  6.248101  5.541065  6.217413  5.880654  6.073522  5.623168  6.232405  5.522583  5.959961 
dram[2]:  5.834275  5.801971  5.894336  5.798127  5.816201  5.445527  5.716404  5.670350  5.785109  5.529891  5.815890  5.935954  5.920154  5.657327  5.553637  5.267788 
dram[3]:  5.953802  5.774871  6.099263  5.561742  6.108350  5.715349  5.971913  5.548561  6.057693  5.457309  6.035538  5.966813  6.152424  5.491306  5.816579  5.417996 
dram[4]:  5.938639  5.835139  5.868558  5.790654  5.563603  5.718009  5.718793  5.732093  5.541497  5.777094  5.905360  5.755294  5.598178  5.736279  5.475998  5.446325 
dram[5]:  5.887726  6.107548  5.803738  6.120316  5.722533  5.838556  5.581901  6.046101  5.714953  5.891462  5.972670  6.073522  5.816375  6.053432  5.501577  5.757647 
average row locality = 1180682/204006 = 5.787487
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2688      2688      2688      2684      2620      2620      2752      2752      2664      2664      2680      2692      2734      2736      2662      2650 
dram[1]:      2688      2688      2684      2688      2620      2620      2752      2752      2662      2662      2680      2692      2738      2738      2662      2652 
dram[2]:      2688      2688      2688      2686      2620      2632      2752      2752      2664      2660      2682      2692      2736      2728      2660      2648 
dram[3]:      2688      2688      2688      2684      2620      2632      2752      2752      2658      2656      2680      2692      2742      2738      2658      2654 
dram[4]:      2688      2688      2688      2688      2620      2632      2752      2752      2662      2654      2692      2692      2736      2738      2652      2654 
dram[5]:      2688      2688      2680      2688      2624      2632      2752      2752      2660      2650      2692      2692      2740      2738      2656      2654 
total dram writes = 257884
bank skew: 2752/2620 = 1.05
chip skew: 42988/42974 = 1.00
average mf latency per bank:
dram[0]:       2537      2657      2555      2658      2556      2728      2567      2637      2536      2658      2534      2652      2574      2611      2527      2649
dram[1]:       2631      2596      2610      2551      2681      2598      2591      2523      2645      2576      2594      2539      2585      2504      2634      2592
dram[2]:       2621      2574      2638      2590      2697      2566      2634      2586      2643      2568      2622      2556      2603      2560      2611      2573
dram[3]:       2582      2690      2510      2677      2585      2740      2504      2592      2548      2672      2539      2593      2515      2639      2463      2645
dram[4]:       2583      2708      2546      2632      2583      2701      2591      2649      2553      2720      2536      2672      2538      2614      2542      2685
dram[5]:       2620      2619      2660      2549      2654      2627      2589      2524      2678      2593      2589      2533      2616      2544      2618      2546
maximum mf latency per bank:
dram[0]:       1235      1321      1008      1211      1099      1211      1069      1089      1139      1079      1194      1156      1196      1116      1329      1099
dram[1]:       1047      1268      1141      1118      1159      1174      1010      1043      1144      1106      1340      1060      1299      1163      1182      1234
dram[2]:       1117      1224      1192      1263      1154      1160       994      1268      1154      1408      1073      1280      1306      1430      1529      1225
dram[3]:       1182      1169      1110      1429      1179      1216      1230      1052       905      1378      1061      1250      1202      1102      1213      1149
dram[4]:       1350      1153      1057      1210      1295      1258      1151      1399      1225      1267      1132      1120      1314      1116      1246      1081
dram[5]:       1182      1247      1635      1069      1217      1193      1263      1260       994      1385      1323      1128      1132      1142      1330      1087
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531186 n_nop=254783 n_act=34250 n_pre=34234 n_ref_event=0 n_req=196763 n_rd=175276 n_rd_L2_A=0 n_write=0 n_wr_bk=42974 bw_util=0.8217
n_activity=523694 dram_eff=0.8335
bk0: 11040a 291521i bk1: 11024a 286495i bk2: 11036a 288022i bk3: 11088a 292056i bk4: 10980a 284734i bk5: 11000a 286442i bk6: 10952a 286367i bk7: 10964a 282951i bk8: 10924a 286083i bk9: 10892a 289538i bk10: 10884a 289315i bk11: 10880a 285283i bk12: 10932a 281879i bk13: 10916a 285299i bk14: 10884a 283152i bk15: 10880a 288872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825933
Row_Buffer_Locality_read = 0.859713
Row_Buffer_Locality_write = 0.550379
Bank_Level_Parallism = 7.829102
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.543406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.821746 
total_CMD = 531186 
util_bw = 436500 
Wasted_Col = 83009 
Wasted_Row = 2332 
Idle = 9345 

BW Util Bottlenecks: 
RCDc_limit = 55699 
RCDWRc_limit = 11881 
WTRc_limit = 89021 
RTWc_limit = 253839 
CCDLc_limit = 69862 
rwq = 0 
CCDLc_limit_alone = 37729 
WTRc_limit_alone = 83908 
RTWc_limit_alone = 226819 

Commands details: 
total_CMD = 531186 
n_nop = 254783 
Read = 175276 
Write = 0 
L2_Alloc = 0 
L2_WB = 42974 
n_act = 34250 
n_pre = 34234 
n_ref = 0 
n_req = 196763 
total_req = 218250 

Dual Bus Interface Util: 
issued_total_row = 68484 
issued_total_col = 218250 
Row_Bus_Util =  0.128927 
CoL_Bus_Util = 0.410873 
Either_Row_CoL_Bus_Util = 0.520351 
Issued_on_Two_Bus_Simul_Util = 0.019449 
issued_two_Eff = 0.037377 
queue_avg = 37.391243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3912
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531186 n_nop=256106 n_act=33395 n_pre=33379 n_ref_event=0 n_req=196805 n_rd=175316 n_rd_L2_A=0 n_write=0 n_wr_bk=42978 bw_util=0.8219
n_activity=524358 dram_eff=0.8326
bk0: 11032a 287353i bk1: 11020a 290798i bk2: 11048a 287361i bk3: 11108a 294632i bk4: 10968a 292276i bk5: 11008a 290924i bk6: 10952a 284676i bk7: 10964a 293329i bk8: 10948a 288786i bk9: 10880a 293416i bk10: 10880a 293498i bk11: 10880a 291615i bk12: 10912a 287984i bk13: 10940a 296998i bk14: 10896a 292753i bk15: 10880a 293744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830314
Row_Buffer_Locality_read = 0.863880
Row_Buffer_Locality_write = 0.556471
Bank_Level_Parallism = 7.681161
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.517435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.821912 
total_CMD = 531186 
util_bw = 436588 
Wasted_Col = 83527 
Wasted_Row = 2462 
Idle = 8609 

BW Util Bottlenecks: 
RCDc_limit = 54599 
RCDWRc_limit = 11823 
WTRc_limit = 88519 
RTWc_limit = 249828 
CCDLc_limit = 69565 
rwq = 0 
CCDLc_limit_alone = 38566 
WTRc_limit_alone = 83551 
RTWc_limit_alone = 223797 

Commands details: 
total_CMD = 531186 
n_nop = 256106 
Read = 175316 
Write = 0 
L2_Alloc = 0 
L2_WB = 42978 
n_act = 33395 
n_pre = 33379 
n_ref = 0 
n_req = 196805 
total_req = 218294 

Dual Bus Interface Util: 
issued_total_row = 66774 
issued_total_col = 218294 
Row_Bus_Util =  0.125707 
CoL_Bus_Util = 0.410956 
Either_Row_CoL_Bus_Util = 0.517860 
Issued_on_Two_Bus_Simul_Util = 0.018803 
issued_two_Eff = 0.036309 
queue_avg = 37.025269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.0253
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531186 n_nop=254496 n_act=34458 n_pre=34442 n_ref_event=0 n_req=196748 n_rd=175260 n_rd_L2_A=0 n_write=0 n_wr_bk=42976 bw_util=0.8217
n_activity=523913 dram_eff=0.8331
bk0: 11048a 287628i bk1: 11020a 284857i bk2: 11040a 289699i bk3: 11036a 282063i bk4: 10968a 297609i bk5: 10980a 279357i bk6: 10960a 283367i bk7: 10940a 282985i bk8: 10944a 293049i bk9: 10880a 284414i bk10: 10884a 289207i bk11: 10888a 287129i bk12: 10940a 290015i bk13: 10952a 277303i bk14: 10888a 291659i bk15: 10892a 279378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824862
Row_Buffer_Locality_read = 0.858912
Row_Buffer_Locality_write = 0.547143
Bank_Level_Parallism = 7.842031
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.560608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.821693 
total_CMD = 531186 
util_bw = 436472 
Wasted_Col = 83701 
Wasted_Row = 1964 
Idle = 9049 

BW Util Bottlenecks: 
RCDc_limit = 55636 
RCDWRc_limit = 12017 
WTRc_limit = 90835 
RTWc_limit = 257578 
CCDLc_limit = 70056 
rwq = 0 
CCDLc_limit_alone = 38242 
WTRc_limit_alone = 85690 
RTWc_limit_alone = 230909 

Commands details: 
total_CMD = 531186 
n_nop = 254496 
Read = 175260 
Write = 0 
L2_Alloc = 0 
L2_WB = 42976 
n_act = 34458 
n_pre = 34442 
n_ref = 0 
n_req = 196748 
total_req = 218236 

Dual Bus Interface Util: 
issued_total_row = 68900 
issued_total_col = 218236 
Row_Bus_Util =  0.129710 
CoL_Bus_Util = 0.410847 
Either_Row_CoL_Bus_Util = 0.520891 
Issued_on_Two_Bus_Simul_Util = 0.019665 
issued_two_Eff = 0.037753 
queue_avg = 37.613422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6134
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531186 n_nop=255405 n_act=33871 n_pre=33855 n_ref_event=0 n_req=196791 n_rd=175300 n_rd_L2_A=0 n_write=0 n_wr_bk=42982 bw_util=0.8219
n_activity=524537 dram_eff=0.8323
bk0: 11028a 291162i bk1: 11020a 286373i bk2: 11068a 296417i bk3: 11044a 282063i bk4: 10980a 296267i bk5: 10972a 282998i bk6: 10956a 293601i bk7: 10964a 282919i bk8: 10956a 295330i bk9: 10880a 280003i bk10: 10888a 287264i bk11: 10880a 293198i bk12: 10940a 298385i bk13: 10948a 283569i bk14: 10880a 299777i bk15: 10896a 281920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827883
Row_Buffer_Locality_read = 0.862219
Row_Buffer_Locality_write = 0.547811
Bank_Level_Parallism = 7.734500
Bank_Level_Parallism_Col = 1.004467
Bank_Level_Parallism_Ready = 2.547229
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.821867 
total_CMD = 531186 
util_bw = 436564 
Wasted_Col = 83807 
Wasted_Row = 2382 
Idle = 8433 

BW Util Bottlenecks: 
RCDc_limit = 54752 
RCDWRc_limit = 12011 
WTRc_limit = 89639 
RTWc_limit = 250655 
CCDLc_limit = 70094 
rwq = 0 
CCDLc_limit_alone = 38552 
WTRc_limit_alone = 84382 
RTWc_limit_alone = 224370 

Commands details: 
total_CMD = 531186 
n_nop = 255405 
Read = 175300 
Write = 0 
L2_Alloc = 0 
L2_WB = 42982 
n_act = 33871 
n_pre = 33855 
n_ref = 0 
n_req = 196791 
total_req = 218282 

Dual Bus Interface Util: 
issued_total_row = 67726 
issued_total_col = 218282 
Row_Bus_Util =  0.127500 
CoL_Bus_Util = 0.410933 
Either_Row_CoL_Bus_Util = 0.519180 
Issued_on_Two_Bus_Simul_Util = 0.019253 
issued_two_Eff = 0.037084 
queue_avg = 37.328369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3284
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531186 n_nop=254320 n_act=34460 n_pre=34444 n_ref_event=278464 n_req=196746 n_rd=175252 n_rd_L2_A=0 n_write=0 n_wr_bk=42988 bw_util=0.8217
n_activity=524009 dram_eff=0.833
bk0: 11044a 289361i bk1: 11044a 282184i bk2: 11068a 288595i bk3: 11048a 286791i bk4: 10980a 284728i bk5: 10972a 285158i bk6: 10948a 285114i bk7: 10948a 279976i bk8: 10888a 287151i bk9: 10880a 288902i bk10: 10884a 288371i bk11: 10884a 284425i bk12: 10920a 279632i bk13: 10964a 281213i bk14: 10880a 287915i bk15: 10900a 281248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824850
Row_Buffer_Locality_read = 0.859043
Row_Buffer_Locality_write = 0.546059
Bank_Level_Parallism = 7.877905
Bank_Level_Parallism_Col = 6.625941
Bank_Level_Parallism_Ready = 2.557885
write_to_read_ratio_blp_rw_average = 0.470303
GrpLevelPara = 3.491796 

BW Util details:
bwutil = 0.821708 
total_CMD = 531186 
util_bw = 436480 
Wasted_Col = 83459 
Wasted_Row = 2188 
Idle = 9059 

BW Util Bottlenecks: 
RCDc_limit = 55808 
RCDWRc_limit = 12197 
WTRc_limit = 90026 
RTWc_limit = 261732 
CCDLc_limit = 70722 
rwq = 0 
CCDLc_limit_alone = 38519 
WTRc_limit_alone = 85060 
RTWc_limit_alone = 234495 

Commands details: 
total_CMD = 531186 
n_nop = 254320 
Read = 175252 
Write = 0 
L2_Alloc = 0 
L2_WB = 42988 
n_act = 34460 
n_pre = 34444 
n_ref = 278464 
n_req = 196746 
total_req = 218240 

Dual Bus Interface Util: 
issued_total_row = 68904 
issued_total_col = 218240 
Row_Bus_Util =  0.129717 
CoL_Bus_Util = 0.410854 
Either_Row_CoL_Bus_Util = 0.521222 
Issued_on_Two_Bus_Simul_Util = 0.019349 
issued_two_Eff = 0.037123 
queue_avg = 37.885387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.8854
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531186 n_nop=256032 n_act=33572 n_pre=33556 n_ref_event=0 n_req=196829 n_rd=175336 n_rd_L2_A=0 n_write=0 n_wr_bk=42986 bw_util=0.822
n_activity=524319 dram_eff=0.8328
bk0: 11032a 289306i bk1: 11036a 291504i bk2: 11080a 286924i bk3: 11068a 290518i bk4: 10980a 291962i bk5: 10980a 286888i bk6: 10960a 287329i bk7: 10952a 288930i bk8: 10900a 291285i bk9: 10888a 293332i bk10: 10892a 293626i bk11: 10880a 290562i bk12: 10920a 290661i bk13: 10980a 292175i bk14: 10880a 285280i bk15: 10908a 295473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829436
Row_Buffer_Locality_read = 0.863126
Row_Buffer_Locality_write = 0.554599
Bank_Level_Parallism = 7.709607
Bank_Level_Parallism_Col = 6.497807
Bank_Level_Parallism_Ready = 2.534123
write_to_read_ratio_blp_rw_average = 0.463770
GrpLevelPara = 3.459972 

BW Util details:
bwutil = 0.822017 
total_CMD = 531186 
util_bw = 436644 
Wasted_Col = 83440 
Wasted_Row = 2441 
Idle = 8661 

BW Util Bottlenecks: 
RCDc_limit = 54916 
RCDWRc_limit = 11928 
WTRc_limit = 88403 
RTWc_limit = 250790 
CCDLc_limit = 70645 
rwq = 0 
CCDLc_limit_alone = 38719 
WTRc_limit_alone = 83235 
RTWc_limit_alone = 224032 

Commands details: 
total_CMD = 531186 
n_nop = 256032 
Read = 175336 
Write = 0 
L2_Alloc = 0 
L2_WB = 42986 
n_act = 33572 
n_pre = 33556 
n_ref = 0 
n_req = 196829 
total_req = 218322 

Dual Bus Interface Util: 
issued_total_row = 67128 
issued_total_col = 218322 
Row_Bus_Util =  0.126374 
CoL_Bus_Util = 0.411009 
Either_Row_CoL_Bus_Util = 0.517999 
Issued_on_Two_Bus_Simul_Util = 0.019383 
issued_two_Eff = 0.037419 
queue_avg = 37.499123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 235600, Miss = 131320, Miss_rate = 0.557, Pending_hits = 4629, Reservation_fails = 699
L2_cache_bank[1]: Access = 247560, Miss = 131332, Miss_rate = 0.531, Pending_hits = 5689, Reservation_fails = 66
L2_cache_bank[2]: Access = 246520, Miss = 131324, Miss_rate = 0.533, Pending_hits = 5102, Reservation_fails = 284
L2_cache_bank[3]: Access = 236396, Miss = 131368, Miss_rate = 0.556, Pending_hits = 3856, Reservation_fails = 68
L2_cache_bank[4]: Access = 247400, Miss = 131360, Miss_rate = 0.531, Pending_hits = 5410, Reservation_fails = 385
L2_cache_bank[5]: Access = 235484, Miss = 131284, Miss_rate = 0.558, Pending_hits = 4705, Reservation_fails = 73
L2_cache_bank[6]: Access = 236748, Miss = 131384, Miss_rate = 0.555, Pending_hits = 3821, Reservation_fails = 320
L2_cache_bank[7]: Access = 246332, Miss = 131300, Miss_rate = 0.533, Pending_hits = 5272, Reservation_fails = 68
L2_cache_bank[8]: Access = 235996, Miss = 131300, Miss_rate = 0.556, Pending_hits = 4804, Reservation_fails = 204
L2_cache_bank[9]: Access = 247728, Miss = 131336, Miss_rate = 0.530, Pending_hits = 5563, Reservation_fails = 62
L2_cache_bank[10]: Access = 246300, Miss = 131332, Miss_rate = 0.533, Pending_hits = 4976, Reservation_fails = 76
L2_cache_bank[11]: Access = 236604, Miss = 131388, Miss_rate = 0.555, Pending_hits = 3980, Reservation_fails = 53
L2_total_cache_accesses = 2898668
L2_total_cache_misses = 1576028
L2_total_cache_miss_rate = 0.5437
L2_total_cache_pending_hits = 57807
L2_total_cache_reservation_fails = 2358
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 637231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 29933
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192996
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 387
L2_cache_data_port_util = 0.202
L2_cache_fill_port_util = 0.152

icnt_total_pkts_mem_to_simt=2898668
icnt_total_pkts_simt_to_mem=1117898
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.90174
	minimum = 5
	maximum = 104
Network latency average = 9.84083
	minimum = 5
	maximum = 104
Slowest packet = 1875156
Flit latency average = 9.29783
	minimum = 5
	maximum = 104
Slowest flit = 2078118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.234896
	minimum = 0.0818834 (at node 11)
	maximum = 0.434452 (at node 24)
Accepted packet rate average = 0.234896
	minimum = 0.102992 (at node 26)
	maximum = 0.34473 (at node 6)
Injected flit rate average = 0.260286
	minimum = 0.125398 (at node 11)
	maximum = 0.434452 (at node 24)
Accepted flit rate average= 0.260286
	minimum = 0.160127 (at node 26)
	maximum = 0.34473 (at node 6)
Injected packet length average = 1.10809
Accepted packet length average = 1.10809
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.9606 (2 samples)
	minimum = 5 (2 samples)
	maximum = 146.5 (2 samples)
Network latency average = 9.89781 (2 samples)
	minimum = 5 (2 samples)
	maximum = 142 (2 samples)
Flit latency average = 9.34718 (2 samples)
	minimum = 5 (2 samples)
	maximum = 142 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.233441 (2 samples)
	minimum = 0.0818194 (2 samples)
	maximum = 0.430931 (2 samples)
Accepted packet rate average = 0.233441 (2 samples)
	minimum = 0.102279 (2 samples)
	maximum = 0.34277 (2 samples)
Injected flit rate average = 0.258775 (2 samples)
	minimum = 0.1256 (2 samples)
	maximum = 0.430931 (2 samples)
Accepted flit rate average = 0.258775 (2 samples)
	minimum = 0.159286 (2 samples)
	maximum = 0.34277 (2 samples)
Injected packet size average = 1.10852 (2 samples)
Accepted packet size average = 1.10852 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 58 sec (1918 sec)
gpgpu_simulation_rate = 109067 (inst/sec)
gpgpu_simulation_rate = 299 (cycle/sec)
gpgpu_silicon_slowdown = 3344481x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba78..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba74..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba6c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba60..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba5c..

GPGPU-Sim PTX: cudaLaunch for 0x0x575fc4e18865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 288285
gpu_sim_insn = 104595456
gpu_ipc =     362.8196
gpu_tot_sim_cycle = 863162
gpu_tot_sim_insn = 313786368
gpu_tot_ipc =     363.5312
gpu_tot_issued_cta = 3072
gpu_occupancy = 60.3929% 
gpu_tot_occupancy = 60.3939% 
max_total_param_size = 0
gpu_stall_dramfull = 446
gpu_stall_icnt2sh    = 145
partiton_level_parallism =       1.2520
partiton_level_parallism_total  =       1.2577
partiton_level_parallism_util =       1.7105
partiton_level_parallism_util_total  =       1.7143
L2_BW  =     160.2561 GB/Sec
L2_BW_total  =     160.9858 GB/Sec
gpu_total_sim_rate=106657

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5013504
	L1I_total_cache_misses = 3237
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 344064
	L1C_total_cache_misses = 841
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 340063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 590579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1570286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 101551
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 228535
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 841
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4746
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 811
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3339099
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3237
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3087
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1032192
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342336

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1570216
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 70
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4746
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 31
ctas_completed 3072, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 
gpgpu_n_tot_thrd_icount = 314572800
gpgpu_n_tot_w_icount = 9830400
gpgpu_n_stall_shd_mem = 406974
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 888827
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 37748736
gpgpu_n_store_insn = 6291456
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11010048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 33588
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 33588
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 368640
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:284060	W0_Idle:47973	W0_Scoreboard:15517361	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9830400
single_issue_nums: WS0:4915200	WS1:4915200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7110616 {8:888827,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26738688 {136:196608,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 142212320 {40:3555308,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6291456 {8:786432,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 1968 
max_icnt2mem_latency = 867 
maxmrqlatency = 1670 
max_icnt2sh_latency = 191 
averagemflatency = 231 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 110 
avg_icnt2sh_latency = 12 
mrq_lat_table:165115 	69846 	43309 	58955 	156180 	364423 	370119 	330756 	187405 	25865 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2749639 	1369606 	219941 	2614 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	110 	61 	7 	892660 	93606 	77944 	20168 	1059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1437936 	1871565 	821701 	202375 	7897 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1667 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       116        88        80        80        88        80       124       120       120       112        80        88        84        76        80        64 
dram[1]:        88       112        80        72        80        88       120       120       116       112        80        88        80        80        72        64 
dram[2]:        92       128        72        72        84        92       120       124       112       120        80        88        80        76        72        72 
dram[3]:       116        80        72        72        88        92       120       120       112       116        80        88        80        76        72        68 
dram[4]:       128        80        76        72        84        84       124       120       120       112        88        88        80        80        80        64 
dram[5]:       104       120        80        72        84        92       120       120       116       112        88        88        80        80        68        64 
maximum service time to same row:
dram[0]:     12530     14554     13084     14008     11813     11758     11896     11785     13361     18584     13361     14327     14027     13922     22072     22012 
dram[1]:     12593     13705     12801     14201     12929     11703     11294     11681     11763     18960     12797     14061     13538     13723     22429     22160 
dram[2]:     13397     13015     14091     14559     12194     11299     10755     10079     13302     18538     13243     13016     14650     12411     22192     21945 
dram[3]:     13217     14010     13355     13289     12062     12174     10923     10043     13267     18743     14765     11819     14160     12624     22401     22305 
dram[4]:     14422     13007     14119     14129     11668     12089     11344     10603     18528     18839     14363     12620     13932     13034     21776     21952 
dram[5]:     14243     13237     13413     13526     12572     12567     11227     11572     18635     18899     13325     14609     13507     13309     22092     22209 
average row accesses per activate:
dram[0]:  5.873498  5.740958  5.756204  5.875158  5.544418  5.792045  5.645338  5.777639  5.499107  5.761652  5.874920  5.831850  5.438794  5.909325  5.311066  5.437240 
dram[1]:  5.758214  6.070004  5.705684  6.384405  5.713313  5.875516  5.529552  6.212994  5.489475  5.996743  5.869482  6.009171  5.600610  6.120346  5.466388  5.889175 
dram[2]:  5.793705  5.872825  5.827943  5.707167  5.610824  5.443724  5.583860  5.629179  5.653224  5.463480  5.820488  5.880846  5.838301  5.651534  5.464296  5.322665 
dram[3]:  5.928434  5.752711  6.143990  5.632393  6.001300  5.708282  5.905793  5.505938  5.872266  5.619847  5.992817  5.981741  6.020275  5.469121  5.646696  5.320349 
dram[4]:  5.942455  5.737735  5.800249  5.739802  5.510886  5.636142  5.688152  5.553957  5.551537  5.716149  5.970722  5.653728  5.545564  5.623666  5.479317  5.390869 
dram[5]:  5.812950  5.907065  5.855392  6.072454  5.668098  5.765294  5.653447  5.965251  5.686401  5.807947  5.931502  5.944948  5.749765  5.938887  5.512364  5.660692 
average row locality = 1772117/308966 = 5.735638
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      4032      4032      3996      3992      3964      3964      4096      4096      4042      4048      4098      4102      4140      4140      4052      4048 
dram[1]:      4032      4032      4000      3992      3964      3964      4096      4096      4048      4052      4088      4100      4140      4140      4048      4048 
dram[2]:      4032      4032      3996      3988      3964      3976      4096      4096      4038      4034      4088      4112      4140      4136      4050      4052 
dram[3]:      4032      4032      3992      3996      3964      3976      4096      4096      4054      4042      4088      4100      4140      4136      4056      4044 
dram[4]:      4032      4032      3994      3996      3964      3976      4096      4096      4040      4044      4108      4104      4140      4136      4046      4044 
dram[5]:      4032      4032      3996      3988      3964      3976      4096      4096      4058      4042      4100      4100      4140      4136      4046      4052 
total dram writes = 389058
bank skew: 4140/3964 = 1.04
chip skew: 64854/64830 = 1.00
average mf latency per bank:
dram[0]:       2546      2662      2575      2687      2550      2688      2589      2648      2540      2623      2496      2603      2511      2567      2499      2594
dram[1]:       2630      2607      2624      2592      2642      2589      2617      2556      2614      2535      2557      2498      2560      2488      2575      2538
dram[2]:       2638      2587      2651      2611      2639      2543      2640      2596      2607      2560      2588      2498      2554      2498      2575      2532
dram[3]:       2589      2699      2549      2687      2579      2716      2526      2625      2514      2641      2500      2562      2472      2602      2430      2596
dram[4]:       2593      2705      2587      2651      2567      2665      2595      2657      2543      2657      2513      2610      2506      2572      2517      2631
dram[5]:       2621      2629      2675      2578      2634      2598      2616      2547      2624      2543      2530      2507      2573      2511      2572      2503
maximum mf latency per bank:
dram[0]:       1235      1321      1035      1211      1099      1211      1104      1089      1139      1099      1968      1156      1207      1369      1329      1332
dram[1]:       1047      1268      1141      1161      1411      1174      1010      1043      1501      1188      1340      1060      1299      1163      1182      1234
dram[2]:       1117      1224      1192      1263      1154      1160      1073      1268      1161      1408      1313      1280      1306      1430      1529      1248
dram[3]:       1269      1169      1178      1429      1179      1216      1230      1120      1328      1379      1077      1250      1202      1102      1213      1313
dram[4]:       1350      1208      1064      1210      1295      1258      1151      1399      1225      1267      1462      1154      1381      1116      1319      1106
dram[5]:       1182      1313      1635      1107      1217      1193      1538      1260       994      1385      1323      1329      1395      1276      1330      1087
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797561 n_nop=381622 n_act=51937 n_pre=51921 n_ref_event=0 n_req=295333 n_rd=262912 n_rd_L2_A=0 n_write=0 n_wr_bk=64842 bw_util=0.8219
n_activity=786558 dram_eff=0.8334
bk0: 16556a 440187i bk1: 16556a 431276i bk2: 16560a 438053i bk3: 16640a 439387i bk4: 16492a 427608i bk5: 16512a 431341i bk6: 16480a 428814i bk7: 16504a 428072i bk8: 16456a 427426i bk9: 16396a 429671i bk10: 16316a 434279i bk11: 16296a 432313i bk12: 16324a 421439i bk13: 16308a 428056i bk14: 16260a 428126i bk15: 16256a 428540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824141
Row_Buffer_Locality_read = 0.858158
Row_Buffer_Locality_write = 0.548287
Bank_Level_Parallism = 7.815011
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.536903
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.821891 
total_CMD = 797561 
util_bw = 655508 
Wasted_Col = 125277 
Wasted_Row = 3346 
Idle = 13430 

BW Util Bottlenecks: 
RCDc_limit = 84482 
RCDWRc_limit = 18231 
WTRc_limit = 134771 
RTWc_limit = 384464 
CCDLc_limit = 104846 
rwq = 0 
CCDLc_limit_alone = 56775 
WTRc_limit_alone = 127061 
RTWc_limit_alone = 344103 

Commands details: 
total_CMD = 797561 
n_nop = 381622 
Read = 262912 
Write = 0 
L2_Alloc = 0 
L2_WB = 64842 
n_act = 51937 
n_pre = 51921 
n_ref = 0 
n_req = 295333 
total_req = 327754 

Dual Bus Interface Util: 
issued_total_row = 103858 
issued_total_col = 327754 
Row_Bus_Util =  0.130220 
CoL_Bus_Util = 0.410945 
Either_Row_CoL_Bus_Util = 0.521514 
Issued_on_Two_Bus_Simul_Util = 0.019651 
issued_two_Eff = 0.037681 
queue_avg = 37.523880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5239
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797561 n_nop=384014 n_act=50538 n_pre=50522 n_ref_event=0 n_req=295380 n_rd=262960 n_rd_L2_A=0 n_write=0 n_wr_bk=64840 bw_util=0.822
n_activity=787502 dram_eff=0.8325
bk0: 16560a 435366i bk1: 16540a 437650i bk2: 16572a 438801i bk3: 16672a 444763i bk4: 16472a 441372i bk5: 16520a 435594i bk6: 16476a 429841i bk7: 16504a 439419i bk8: 16492a 429777i bk9: 16384a 433038i bk10: 16304a 440420i bk11: 16296a 438011i bk12: 16300a 432419i bk13: 16340a 444380i bk14: 16272a 437064i bk15: 16256a 439840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828905
Row_Buffer_Locality_read = 0.862797
Row_Buffer_Locality_write = 0.554010
Bank_Level_Parallism = 7.676220
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.516556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.822006 
total_CMD = 797561 
util_bw = 655600 
Wasted_Col = 125869 
Wasted_Row = 3503 
Idle = 12589 

BW Util Bottlenecks: 
RCDc_limit = 82650 
RCDWRc_limit = 17975 
WTRc_limit = 132716 
RTWc_limit = 373973 
CCDLc_limit = 103622 
rwq = 0 
CCDLc_limit_alone = 57553 
WTRc_limit_alone = 125316 
RTWc_limit_alone = 335304 

Commands details: 
total_CMD = 797561 
n_nop = 384014 
Read = 262960 
Write = 0 
L2_Alloc = 0 
L2_WB = 64840 
n_act = 50538 
n_pre = 50522 
n_ref = 0 
n_req = 295380 
total_req = 327800 

Dual Bus Interface Util: 
issued_total_row = 101060 
issued_total_col = 327800 
Row_Bus_Util =  0.126711 
CoL_Bus_Util = 0.411003 
Either_Row_CoL_Bus_Util = 0.518515 
Issued_on_Two_Bus_Simul_Util = 0.019200 
issued_two_Eff = 0.037028 
queue_avg = 37.177242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.1772
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 863249 -   mf: uid=11677728, sid4294967295:w4294967295, part=2, addr=0xc16f7680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (863149), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797561 n_nop=381151 n_act=52214 n_pre=52198 n_ref_event=0 n_req=295303 n_rd=262888 n_rd_L2_A=0 n_write=0 n_wr_bk=64830 bw_util=0.8218
n_activity=786765 dram_eff=0.8331
bk0: 16576a 433136i bk1: 16548a 432879i bk2: 16564a 433975i bk3: 16560a 427849i bk4: 16472a 437890i bk5: 16488a 422231i bk6: 16496a 426705i bk7: 16472a 423084i bk8: 16484a 436154i bk9: 16384a 423354i bk10: 16308a 432354i bk11: 16304a 433243i bk12: 16344a 434106i bk13: 16356a 420705i bk14: 16264a 432614i bk15: 16268a 421942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823185
Row_Buffer_Locality_read = 0.857552
Row_Buffer_Locality_write = 0.544470
Bank_Level_Parallism = 7.843593
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.550482
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.821800 
total_CMD = 797561 
util_bw = 655436 
Wasted_Col = 125989 
Wasted_Row = 2901 
Idle = 13235 

BW Util Bottlenecks: 
RCDc_limit = 84718 
RCDWRc_limit = 18373 
WTRc_limit = 135169 
RTWc_limit = 392147 
CCDLc_limit = 105081 
rwq = 0 
CCDLc_limit_alone = 57079 
WTRc_limit_alone = 127650 
RTWc_limit_alone = 351664 

Commands details: 
total_CMD = 797561 
n_nop = 381151 
Read = 262888 
Write = 0 
L2_Alloc = 0 
L2_WB = 64830 
n_act = 52214 
n_pre = 52198 
n_ref = 0 
n_req = 295303 
total_req = 327718 

Dual Bus Interface Util: 
issued_total_row = 104412 
issued_total_col = 327718 
Row_Bus_Util =  0.130914 
CoL_Bus_Util = 0.410900 
Either_Row_CoL_Bus_Util = 0.522104 
Issued_on_Two_Bus_Simul_Util = 0.019710 
issued_two_Eff = 0.037751 
queue_avg = 37.464043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797561 n_nop=382988 n_act=51169 n_pre=51153 n_ref_event=0 n_req=295382 n_rd=262960 n_rd_L2_A=0 n_write=0 n_wr_bk=64844 bw_util=0.822
n_activity=787744 dram_eff=0.8323
bk0: 16540a 439876i bk1: 16548a 429072i bk2: 16608a 446079i bk3: 16572a 427790i bk4: 16484a 446076i bk5: 16484a 424472i bk6: 16508a 439666i bk7: 16496a 421356i bk8: 16500a 434724i bk9: 16384a 420976i bk10: 16312a 433316i bk11: 16296a 437960i bk12: 16340a 447437i bk13: 16352a 423299i bk14: 16256a 443418i bk15: 16280a 420448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826770
Row_Buffer_Locality_read = 0.861101
Row_Buffer_Locality_write = 0.548331
Bank_Level_Parallism = 7.753499
Bank_Level_Parallism_Col = 1.004467
Bank_Level_Parallism_Ready = 2.547668
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.822016 
total_CMD = 797561 
util_bw = 655608 
Wasted_Col = 126142 
Wasted_Row = 3445 
Idle = 12366 

BW Util Bottlenecks: 
RCDc_limit = 83309 
RCDWRc_limit = 18152 
WTRc_limit = 133464 
RTWc_limit = 380902 
CCDLc_limit = 105253 
rwq = 0 
CCDLc_limit_alone = 57985 
WTRc_limit_alone = 125874 
RTWc_limit_alone = 341224 

Commands details: 
total_CMD = 797561 
n_nop = 382988 
Read = 262960 
Write = 0 
L2_Alloc = 0 
L2_WB = 64844 
n_act = 51169 
n_pre = 51153 
n_ref = 0 
n_req = 295382 
total_req = 327804 

Dual Bus Interface Util: 
issued_total_row = 102322 
issued_total_col = 327804 
Row_Bus_Util =  0.128294 
CoL_Bus_Util = 0.411008 
Either_Row_CoL_Bus_Util = 0.519801 
Issued_on_Two_Bus_Simul_Util = 0.019501 
issued_two_Eff = 0.037516 
queue_avg = 37.658443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6584
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797561 n_nop=381212 n_act=52219 n_pre=52203 n_ref_event=278464 n_req=295304 n_rd=262880 n_rd_L2_A=0 n_write=0 n_wr_bk=64848 bw_util=0.8218
n_activity=786870 dram_eff=0.833
bk0: 16572a 437825i bk1: 16580a 422709i bk2: 16616a 435356i bk3: 16576a 432409i bk4: 16496a 427778i bk5: 16476a 428233i bk6: 16484a 429008i bk7: 16480a 419968i bk8: 16400a 429291i bk9: 16384a 428420i bk10: 16300a 435313i bk11: 16300a 424789i bk12: 16308a 419898i bk13: 16372a 422336i bk14: 16256a 430580i bk15: 16280a 420546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823169
Row_Buffer_Locality_read = 0.857646
Row_Buffer_Locality_write = 0.543640
Bank_Level_Parallism = 7.876962
Bank_Level_Parallism_Col = 6.611653
Bank_Level_Parallism_Ready = 2.551346
write_to_read_ratio_blp_rw_average = 0.471539
GrpLevelPara = 3.491227 

BW Util details:
bwutil = 0.821826 
total_CMD = 797561 
util_bw = 655456 
Wasted_Col = 125756 
Wasted_Row = 3168 
Idle = 13181 

BW Util Bottlenecks: 
RCDc_limit = 84821 
RCDWRc_limit = 18510 
WTRc_limit = 134561 
RTWc_limit = 394420 
CCDLc_limit = 106125 
rwq = 0 
CCDLc_limit_alone = 57818 
WTRc_limit_alone = 127109 
RTWc_limit_alone = 353565 

Commands details: 
total_CMD = 797561 
n_nop = 381212 
Read = 262880 
Write = 0 
L2_Alloc = 0 
L2_WB = 64848 
n_act = 52219 
n_pre = 52203 
n_ref = 278464 
n_req = 295304 
total_req = 327728 

Dual Bus Interface Util: 
issued_total_row = 104422 
issued_total_col = 327728 
Row_Bus_Util =  0.130927 
CoL_Bus_Util = 0.410913 
Either_Row_CoL_Bus_Util = 0.522028 
Issued_on_Two_Bus_Simul_Util = 0.019812 
issued_two_Eff = 0.037951 
queue_avg = 38.136051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1361
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797561 n_nop=383431 n_act=50889 n_pre=50873 n_ref_event=0 n_req=295415 n_rd=262988 n_rd_L2_A=0 n_write=0 n_wr_bk=64854 bw_util=0.8221
n_activity=787517 dram_eff=0.8326
bk0: 16568a 435341i bk1: 16544a 438064i bk2: 16628a 438437i bk3: 16612a 439106i bk4: 16496a 434979i bk5: 16484a 430726i bk6: 16484a 432415i bk7: 16492a 430790i bk8: 16412a 438970i bk9: 16396a 436664i bk10: 16308a 437564i bk11: 16308a 428223i bk12: 16312a 435180i bk13: 16396a 435976i bk14: 16256a 431021i bk15: 16292a 440668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827737
Row_Buffer_Locality_read = 0.861591
Row_Buffer_Locality_write = 0.553181
Bank_Level_Parallism = 7.720404
Bank_Level_Parallism_Col = 6.496011
Bank_Level_Parallism_Ready = 2.537926
write_to_read_ratio_blp_rw_average = 0.464230
GrpLevelPara = 3.465123 

BW Util details:
bwutil = 0.822111 
total_CMD = 797561 
util_bw = 655684 
Wasted_Col = 125686 
Wasted_Row = 3525 
Idle = 12666 

BW Util Bottlenecks: 
RCDc_limit = 83326 
RCDWRc_limit = 17909 
WTRc_limit = 133445 
RTWc_limit = 378497 
CCDLc_limit = 105283 
rwq = 0 
CCDLc_limit_alone = 57809 
WTRc_limit_alone = 125830 
RTWc_limit_alone = 338638 

Commands details: 
total_CMD = 797561 
n_nop = 383431 
Read = 262988 
Write = 0 
L2_Alloc = 0 
L2_WB = 64854 
n_act = 50889 
n_pre = 50873 
n_ref = 0 
n_req = 295415 
total_req = 327842 

Dual Bus Interface Util: 
issued_total_row = 101762 
issued_total_col = 327842 
Row_Bus_Util =  0.127591 
CoL_Bus_Util = 0.411056 
Either_Row_CoL_Bus_Util = 0.519246 
Issued_on_Two_Bus_Simul_Util = 0.019402 
issued_two_Eff = 0.037365 
queue_avg = 37.535561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5356

========= L2 cache stats =========
L2_cache_bank[0]: Access = 354368, Miss = 196972, Miss_rate = 0.556, Pending_hits = 6991, Reservation_fails = 738
L2_cache_bank[1]: Access = 369888, Miss = 197004, Miss_rate = 0.533, Pending_hits = 8397, Reservation_fails = 93
L2_cache_bank[2]: Access = 369340, Miss = 196976, Miss_rate = 0.533, Pending_hits = 7680, Reservation_fails = 322
L2_cache_bank[3]: Access = 354320, Miss = 197048, Miss_rate = 0.556, Pending_hits = 5964, Reservation_fails = 109
L2_cache_bank[4]: Access = 369696, Miss = 197036, Miss_rate = 0.533, Pending_hits = 7947, Reservation_fails = 416
L2_cache_bank[5]: Access = 354096, Miss = 196924, Miss_rate = 0.556, Pending_hits = 7015, Reservation_fails = 98
L2_cache_bank[6]: Access = 354392, Miss = 197076, Miss_rate = 0.556, Pending_hits = 5814, Reservation_fails = 356
L2_cache_bank[7]: Access = 369016, Miss = 196956, Miss_rate = 0.534, Pending_hits = 7905, Reservation_fails = 105
L2_cache_bank[8]: Access = 354640, Miss = 196968, Miss_rate = 0.555, Pending_hits = 7160, Reservation_fails = 232
L2_cache_bank[9]: Access = 369792, Miss = 196992, Miss_rate = 0.533, Pending_hits = 8155, Reservation_fails = 102
L2_cache_bank[10]: Access = 368636, Miss = 197000, Miss_rate = 0.534, Pending_hits = 7553, Reservation_fails = 101
L2_cache_bank[11]: Access = 354216, Miss = 197068, Miss_rate = 0.556, Pending_hits = 6062, Reservation_fails = 93
L2_total_cache_accesses = 4342400
L2_total_cache_misses = 2364020
L2_total_cache_miss_rate = 0.5444
L2_total_cache_pending_hits = 86643
L2_total_cache_reservation_fails = 2765
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1254021
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 788781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56583
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 501
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 393216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 445
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1038
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 111
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2362312
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 839
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 501
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1038
L2_cache_data_port_util = 0.202
L2_cache_fill_port_util = 0.152

icnt_total_pkts_mem_to_simt=4342400
icnt_total_pkts_simt_to_mem=1675439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.84982
	minimum = 5
	maximum = 102
Network latency average = 9.7875
	minimum = 5
	maximum = 102
Slowest packet = 3708145
Flit latency average = 9.24571
	minimum = 5
	maximum = 102
Slowest flit = 4108984
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.231852
	minimum = 0.0799487 (at node 5)
	maximum = 0.426037 (at node 17)
Accepted packet rate average = 0.231852
	minimum = 0.101993 (at node 26)
	maximum = 0.345297 (at node 2)
Injected flit rate average = 0.257111
	minimum = 0.124425 (at node 9)
	maximum = 0.426037 (at node 17)
Accepted flit rate average= 0.257111
	minimum = 0.158832 (at node 26)
	maximum = 0.345297 (at node 2)
Injected packet length average = 1.10894
Accepted packet length average = 1.10894
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.92368 (3 samples)
	minimum = 5 (3 samples)
	maximum = 131.667 (3 samples)
Network latency average = 9.86104 (3 samples)
	minimum = 5 (3 samples)
	maximum = 128.667 (3 samples)
Flit latency average = 9.31336 (3 samples)
	minimum = 5 (3 samples)
	maximum = 128.667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.232911 (3 samples)
	minimum = 0.0811958 (3 samples)
	maximum = 0.4293 (3 samples)
Accepted packet rate average = 0.232911 (3 samples)
	minimum = 0.102184 (3 samples)
	maximum = 0.343612 (3 samples)
Injected flit rate average = 0.25822 (3 samples)
	minimum = 0.125209 (3 samples)
	maximum = 0.4293 (3 samples)
Accepted flit rate average = 0.25822 (3 samples)
	minimum = 0.159135 (3 samples)
	maximum = 0.343612 (3 samples)
Injected packet size average = 1.10866 (3 samples)
Accepted packet size average = 1.10866 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 2 sec (2942 sec)
gpgpu_simulation_rate = 106657 (inst/sec)
gpgpu_simulation_rate = 293 (cycle/sec)
gpgpu_silicon_slowdown = 3412969x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd66dba88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba78..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba74..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba6c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba68..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba64..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba60..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd66dba5c..

GPGPU-Sim PTX: cudaLaunch for 0x0x575fc4e18865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 287195
gpu_sim_insn = 104595456
gpu_ipc =     364.1967
gpu_tot_sim_cycle = 1150357
gpu_tot_sim_insn = 418381824
gpu_tot_ipc =     363.6974
gpu_tot_issued_cta = 4096
gpu_occupancy = 60.1771% 
gpu_tot_occupancy = 60.3396% 
max_total_param_size = 0
gpu_stall_dramfull = 446
gpu_stall_icnt2sh    = 145
partiton_level_parallism =       1.2665
partiton_level_parallism_total  =       1.2599
partiton_level_parallism_util =       1.7161
partiton_level_parallism_util_total  =       1.7147
L2_BW  =     162.1069 GB/Sec
L2_BW_total  =     161.2657 GB/Sec
gpu_total_sim_rate=116573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6684672
	L1I_total_cache_misses = 3237
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 458752
	L1C_total_cache_misses = 841
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4746
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 506851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 888764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2395456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 152674
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 343223
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 841
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4746
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 811
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5010267
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3237
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3087
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1548288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 344064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5013504

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2395341
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 115
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4746
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 31
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 26800, 26800, 26800, 26800, 26800, 26800, 26800, 26800, 
gpgpu_n_tot_thrd_icount = 419430400
gpgpu_n_tot_w_icount = 13107200
gpgpu_n_stall_shd_mem = 537315
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187012
gpgpu_n_mem_write_global = 262144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 50331648
gpgpu_n_store_insn = 8388608
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14680064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 41049
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4746
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4746
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 41049
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 491520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:370463	W0_Idle:58478	W0_Scoreboard:20718231	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13107200
single_issue_nums: WS0:6553600	WS1:6553600	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9496096 {8:1187012,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35651584 {136:262144,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 189921920 {40:4748048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8388608 {8:1048576,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 1968 
max_icnt2mem_latency = 867 
maxmrqlatency = 1670 
max_icnt2sh_latency = 191 
averagemflatency = 231 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 110 
avg_icnt2sh_latency = 12 
mrq_lat_table:222691 	94850 	59225 	79675 	209413 	484246 	491969 	439374 	247436 	34163 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3674511 	1829585 	289047 	3541 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	110 	61 	7 	1188363 	127422 	104957 	27161 	1255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1909181 	2496382 	1107786 	273234 	9775 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2233 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120        88        80        80        88        80       124       120       120       112        80        88        84        76        80        72 
dram[1]:        88       128        80        88        80        88       120       120       116       112        80        88        80        80        72        64 
dram[2]:        96       128        72        72        84        92       120       124       112       120        80        88        80        76        72        72 
dram[3]:       124        80        72        72        88        92       120       120       112       116        80        88        80        76        72        68 
dram[4]:       128       104        76        72        84        84       124       120       120       112        88        88        80        80        80        64 
dram[5]:       104       124        80        72        84        92       120       120       116       112        88        88        80        80        68        64 
maximum service time to same row:
dram[0]:     12530     14554     13084     14008     11813     12380     11896     11785     13361     18584     13361     14327     14027     13922     22072     22012 
dram[1]:     12593     13705     12801     14201     12929     11753     11294     11681     11763     18960     13069     14061     13538     13723     22429     22160 
dram[2]:     13397     13015     14091     14559     12194     11299     10870     10079     13302     18538     13243     13016     14650     12411     22192     21945 
dram[3]:     13217     14010     13355     13289     12593     12174     10923     10043     13267     18743     14765     12580     14160     12624     22401     22305 
dram[4]:     14422     13007     14119     14129     11668     12089     11344     10730     18528     18839     14496     12620     13932     13034     21776     21952 
dram[5]:     14243     13237     13413     13526     12572     12567     11227     11572     18635     18899     13325     14609     13507     13309     22092     22209 
average row accesses per activate:
dram[0]:  5.899404  5.842304  5.777596  5.940741  5.560623  5.815951  5.582597  5.770814  5.491503  5.746304  5.894825  5.856528  5.500783  5.951562  5.343525  5.494160 
dram[1]:  5.814423  6.162971  5.770557  6.370427  5.761592  5.979152  5.536388  6.168542  5.540072  5.999019  5.956448  6.086503  5.666897  6.130976  5.484095  5.991673 
dram[2]:  5.856704  5.922911  5.846117  5.710332  5.653033  5.460191  5.623175  5.554703  5.665515  5.434918  5.852126  5.881421  5.823988  5.599091  5.447485  5.331664 
dram[3]:  5.992731  5.765556  6.142539  5.680348  6.009519  5.702966  5.926496  5.496768  5.914485  5.610640  6.046914  5.998285  6.002438  5.520950  5.741436  5.358784 
dram[4]:  5.957181  5.788785  5.834587  5.767047  5.533363  5.658312  5.660620  5.568007  5.557422  5.683624  5.960584  5.717955  5.599909  5.637486  5.476713  5.429173 
dram[5]:  5.882632  6.037589  5.880682  6.093275  5.679197  5.819041  5.641942  5.891969  5.709159  5.798200  5.956976  5.997552  5.782220  5.960425  5.495843  5.728845 
average row locality = 2363265/410308 = 5.759734
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      5376      5376      5370      5372      5328      5328      5504      5504      5420      5418      5442      5456      5484      5484      5408      5400 
dram[1]:      5376      5376      5362      5372      5332      5328      5504      5504      5418      5420      5442      5452      5484      5484      5410      5408 
dram[2]:      5376      5376      5372      5368      5332      5344      5504      5504      5420      5416      5450      5452      5484      5480      5402      5406 
dram[3]:      5376      5376      5372      5368      5330      5348      5504      5504      5420      5416      5444      5450      5484      5480      5412      5406 
dram[4]:      5376      5376      5368      5370      5330      5344      5504      5504      5420      5416      5460      5452      5484      5480      5398      5406 
dram[5]:      5376      5376      5360      5368      5330      5344      5504      5504      5420      5416      5454      5456      5484      5480      5404      5400 
total dram writes = 520082
bank skew: 5504/5328 = 1.03
chip skew: 86690/86670 = 1.00
average mf latency per bank:
dram[0]:       2548      2649      2547      2660      2517      2660      2557      2621      2520      2615      2510      2623      2533      2591      2497      2596
dram[1]:       2629      2597      2618      2560      2625      2561      2595      2509      2619      2539      2575      2521      2586      2515      2587      2537
dram[2]:       2632      2599      2624      2578      2599      2518      2609      2579      2586      2528      2590      2530      2583      2537      2565      2526
dram[3]:       2571      2681      2515      2667      2541      2681      2489      2611      2507      2630      2502      2565      2490      2633      2434      2605
dram[4]:       2576      2693      2549      2640      2545      2635      2560      2612      2516      2640      2506      2629      2526      2604      2521      2619
dram[5]:       2613      2611      2648      2547      2622      2574      2599      2525      2617      2527      2541      2521      2605      2527      2583      2504
maximum mf latency per bank:
dram[0]:       1235      1321      1154      1211      1099      1211      1104      1181      1139      1349      1968      1350      1323      1369      1329      1332
dram[1]:       1064      1268      1141      1161      1730      1174      1010      1105      1501      1189      1340      1148      1299      1163      1182      1234
dram[2]:       1315      1522      1192      1392      1154      1208      1244      1268      1161      1408      1313      1280      1306      1430      1529      1248
dram[3]:       1269      1169      1178      1429      1179      1216      1230      1120      1328      1379      1077      1250      1202      1102      1213      1313
dram[4]:       1350      1208      1064      1210      1295      1258      1174      1399      1253      1267      1462      1154      1381      1393      1319      1106
dram[5]:       1182      1313      1635      1260      1217      1336      1538      1260       994      1385      1323      1329      1395      1276      1330      1087
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062929 n_nop=508718 n_act=68958 n_pre=68942 n_ref_event=0 n_req=393827 n_rd=350492 n_rd_L2_A=0 n_write=0 n_wr_bk=86670 bw_util=0.8226
n_activity=1049408 dram_eff=0.8332
bk0: 22060a 583367i bk1: 22060a 577709i bk2: 22072a 581212i bk3: 22176a 581541i bk4: 21964a 566936i bk5: 21984a 571442i bk6: 21884a 564668i bk7: 21924a 566775i bk8: 21848a 569984i bk9: 21776a 574018i bk10: 21772a 580110i bk11: 21764a 573228i bk12: 21852a 562567i bk13: 21832a 570198i bk14: 21764a 570619i bk15: 21760a 571429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824903
Row_Buffer_Locality_read = 0.859058
Row_Buffer_Locality_write = 0.548656
Bank_Level_Parallism = 7.827947
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.534918
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.822561 
total_CMD = 1062929 
util_bw = 874324 
Wasted_Col = 167593 
Wasted_Row = 4326 
Idle = 16686 

BW Util Bottlenecks: 
RCDc_limit = 112577 
RCDWRc_limit = 24268 
WTRc_limit = 181537 
RTWc_limit = 515572 
CCDLc_limit = 141100 
rwq = 0 
CCDLc_limit_alone = 75813 
WTRc_limit_alone = 170923 
RTWc_limit_alone = 460899 

Commands details: 
total_CMD = 1062929 
n_nop = 508718 
Read = 350492 
Write = 0 
L2_Alloc = 0 
L2_WB = 86670 
n_act = 68958 
n_pre = 68942 
n_ref = 0 
n_req = 393827 
total_req = 437162 

Dual Bus Interface Util: 
issued_total_row = 137900 
issued_total_col = 437162 
Row_Bus_Util =  0.129736 
CoL_Bus_Util = 0.411281 
Either_Row_CoL_Bus_Util = 0.521400 
Issued_on_Two_Bus_Simul_Util = 0.019617 
issued_two_Eff = 0.037623 
queue_avg = 37.293251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.2933
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062929 n_nop=512076 n_act=66870 n_pre=66854 n_ref_event=0 n_req=393920 n_rd=350584 n_rd_L2_A=0 n_write=0 n_wr_bk=86672 bw_util=0.8227
n_activity=1050202 dram_eff=0.8327
bk0: 22064a 580277i bk1: 22044a 585153i bk2: 22092a 581947i bk3: 22216a 587684i bk4: 21936a 581528i bk5: 22000a 581180i bk6: 21896a 570772i bk7: 21916a 582518i bk8: 21900a 567949i bk9: 21760a 576349i bk10: 21760a 584884i bk11: 21760a 579944i bk12: 21824a 577048i bk13: 21880a 585726i bk14: 21776a 575055i bk15: 21760a 582988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830245
Row_Buffer_Locality_read = 0.864098
Row_Buffer_Locality_write = 0.556373
Bank_Level_Parallism = 7.713550
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.524266
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.822738 
total_CMD = 1062929 
util_bw = 874512 
Wasted_Col = 167846 
Wasted_Row = 4588 
Idle = 15983 

BW Util Bottlenecks: 
RCDc_limit = 109720 
RCDWRc_limit = 24116 
WTRc_limit = 178826 
RTWc_limit = 504289 
CCDLc_limit = 140970 
rwq = 0 
CCDLc_limit_alone = 77266 
WTRc_limit_alone = 168504 
RTWc_limit_alone = 450907 

Commands details: 
total_CMD = 1062929 
n_nop = 512076 
Read = 350584 
Write = 0 
L2_Alloc = 0 
L2_WB = 86672 
n_act = 66870 
n_pre = 66854 
n_ref = 0 
n_req = 393920 
total_req = 437256 

Dual Bus Interface Util: 
issued_total_row = 133724 
issued_total_col = 437256 
Row_Bus_Util =  0.125807 
CoL_Bus_Util = 0.411369 
Either_Row_CoL_Bus_Util = 0.518241 
Issued_on_Two_Bus_Simul_Util = 0.018935 
issued_two_Eff = 0.036538 
queue_avg = 37.210533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.2105
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062929 n_nop=507537 n_act=69565 n_pre=69549 n_ref_event=0 n_req=393815 n_rd=350472 n_rd_L2_A=0 n_write=0 n_wr_bk=86686 bw_util=0.8226
n_activity=1049878 dram_eff=0.8328
bk0: 22080a 580051i bk1: 22052a 574207i bk2: 22084a 576072i bk3: 22076a 565028i bk4: 21936a 579850i bk5: 21948a 561211i bk6: 21900a 566518i bk7: 21872a 554958i bk8: 21884a 582255i bk9: 21760a 560127i bk10: 21772a 578405i bk11: 21776a 574658i bk12: 21876a 574582i bk13: 21896a 556824i bk14: 21780a 576373i bk15: 21780a 563526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823356
Row_Buffer_Locality_read = 0.857952
Row_Buffer_Locality_write = 0.543617
Bank_Level_Parallism = 7.866514
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.546499
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.822554 
total_CMD = 1062929 
util_bw = 874316 
Wasted_Col = 168194 
Wasted_Row = 4042 
Idle = 16377 

BW Util Bottlenecks: 
RCDc_limit = 113119 
RCDWRc_limit = 24315 
WTRc_limit = 180729 
RTWc_limit = 526758 
CCDLc_limit = 141118 
rwq = 0 
CCDLc_limit_alone = 75882 
WTRc_limit_alone = 170599 
RTWc_limit_alone = 471652 

Commands details: 
total_CMD = 1062929 
n_nop = 507537 
Read = 350472 
Write = 0 
L2_Alloc = 0 
L2_WB = 86686 
n_act = 69565 
n_pre = 69549 
n_ref = 0 
n_req = 393815 
total_req = 437158 

Dual Bus Interface Util: 
issued_total_row = 139114 
issued_total_col = 437158 
Row_Bus_Util =  0.130878 
CoL_Bus_Util = 0.411277 
Either_Row_CoL_Bus_Util = 0.522511 
Issued_on_Two_Bus_Simul_Util = 0.019644 
issued_two_Eff = 0.037595 
queue_avg = 37.250954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.251
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062929 n_nop=510317 n_act=67937 n_pre=67921 n_ref_event=0 n_req=393929 n_rd=350584 n_rd_L2_A=0 n_write=0 n_wr_bk=86690 bw_util=0.8228
n_activity=1050824 dram_eff=0.8322
bk0: 22044a 584973i bk1: 22052a 569751i bk2: 22136a 593472i bk3: 22088a 565886i bk4: 21956a 590799i bk5: 21940a 561561i bk6: 21920a 584267i bk7: 21912a 557673i bk8: 21912a 580200i bk9: 21760a 559341i bk10: 21768a 579293i bk11: 21760a 580734i bk12: 21880a 591294i bk13: 21900a 560877i bk14: 21764a 590134i bk15: 21792a 556780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827540
Row_Buffer_Locality_read = 0.862033
Row_Buffer_Locality_write = 0.548552
Bank_Level_Parallism = 7.780083
Bank_Level_Parallism_Col = 1.004467
Bank_Level_Parallism_Ready = 2.541831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.822772 
total_CMD = 1062929 
util_bw = 874548 
Wasted_Col = 168519 
Wasted_Row = 4513 
Idle = 15349 

BW Util Bottlenecks: 
RCDc_limit = 110909 
RCDWRc_limit = 24385 
WTRc_limit = 179219 
RTWc_limit = 513124 
CCDLc_limit = 142690 
rwq = 0 
CCDLc_limit_alone = 77940 
WTRc_limit_alone = 168794 
RTWc_limit_alone = 458799 

Commands details: 
total_CMD = 1062929 
n_nop = 510317 
Read = 350584 
Write = 0 
L2_Alloc = 0 
L2_WB = 86690 
n_act = 67937 
n_pre = 67921 
n_ref = 0 
n_req = 393929 
total_req = 437274 

Dual Bus Interface Util: 
issued_total_row = 135858 
issued_total_col = 437274 
Row_Bus_Util =  0.127815 
CoL_Bus_Util = 0.411386 
Either_Row_CoL_Bus_Util = 0.519895 
Issued_on_Two_Bus_Simul_Util = 0.019305 
issued_two_Eff = 0.037133 
queue_avg = 37.333992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.334
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062929 n_nop=507924 n_act=69416 n_pre=69400 n_ref_event=278464 n_req=393820 n_rd=350476 n_rd_L2_A=0 n_write=0 n_wr_bk=86688 bw_util=0.8226
n_activity=1049791 dram_eff=0.8329
bk0: 22076a 580296i bk1: 22088a 560432i bk2: 22148a 579293i bk3: 22096a 570622i bk4: 21964a 568276i bk5: 21936a 567940i bk6: 21900a 567705i bk7: 21892a 556720i bk8: 21776a 571213i bk9: 21760a 568381i bk10: 21768a 582694i bk11: 21764a 566242i bk12: 21836a 559015i bk13: 21924a 559493i bk14: 21760a 568857i bk15: 21788a 556577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823737
Row_Buffer_Locality_read = 0.858550
Row_Buffer_Locality_write = 0.542243
Bank_Level_Parallism = 7.904491
Bank_Level_Parallism_Col = 6.641958
Bank_Level_Parallism_Ready = 2.557160
write_to_read_ratio_blp_rw_average = 0.473183
GrpLevelPara = 3.494326 

BW Util details:
bwutil = 0.822565 
total_CMD = 1062929 
util_bw = 874328 
Wasted_Col = 168045 
Wasted_Row = 4183 
Idle = 16373 

BW Util Bottlenecks: 
RCDc_limit = 112907 
RCDWRc_limit = 24677 
WTRc_limit = 183293 
RTWc_limit = 528116 
CCDLc_limit = 142587 
rwq = 0 
CCDLc_limit_alone = 76859 
WTRc_limit_alone = 172810 
RTWc_limit_alone = 472871 

Commands details: 
total_CMD = 1062929 
n_nop = 507924 
Read = 350476 
Write = 0 
L2_Alloc = 0 
L2_WB = 86688 
n_act = 69416 
n_pre = 69400 
n_ref = 278464 
n_req = 393820 
total_req = 437164 

Dual Bus Interface Util: 
issued_total_row = 138816 
issued_total_col = 437164 
Row_Bus_Util =  0.130598 
CoL_Bus_Util = 0.411282 
Either_Row_CoL_Bus_Util = 0.522147 
Issued_on_Two_Bus_Simul_Util = 0.019733 
issued_two_Eff = 0.037792 
queue_avg = 37.809280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.8093
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062929 n_nop=510949 n_act=67562 n_pre=67546 n_ref_event=0 n_req=393954 n_rd=350616 n_rd_L2_A=0 n_write=0 n_wr_bk=86676 bw_util=0.8228
n_activity=1050668 dram_eff=0.8324
bk0: 22072a 581446i bk1: 22048a 583451i bk2: 22160a 579804i bk3: 22140a 582670i bk4: 21960a 577140i bk5: 21960a 570402i bk6: 21892a 570571i bk7: 21900a 567739i bk8: 21788a 581426i bk9: 21772a 577427i bk10: 21780a 583939i bk11: 21772a 572127i bk12: 21844a 576472i bk13: 21960a 578502i bk14: 21760a 568754i bk15: 21808a 585528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828503
Row_Buffer_Locality_read = 0.862733
Row_Buffer_Locality_write = 0.551571
Bank_Level_Parallism = 7.753440
Bank_Level_Parallism_Col = 6.532836
Bank_Level_Parallism_Ready = 2.536548
write_to_read_ratio_blp_rw_average = 0.468748
GrpLevelPara = 3.468483 

BW Util details:
bwutil = 0.822806 
total_CMD = 1062929 
util_bw = 874584 
Wasted_Col = 168108 
Wasted_Row = 4551 
Idle = 15686 

BW Util Bottlenecks: 
RCDc_limit = 111408 
RCDWRc_limit = 23975 
WTRc_limit = 179836 
RTWc_limit = 511144 
CCDLc_limit = 142483 
rwq = 0 
CCDLc_limit_alone = 77481 
WTRc_limit_alone = 169433 
RTWc_limit_alone = 456545 

Commands details: 
total_CMD = 1062929 
n_nop = 510949 
Read = 350616 
Write = 0 
L2_Alloc = 0 
L2_WB = 86676 
n_act = 67562 
n_pre = 67546 
n_ref = 0 
n_req = 393954 
total_req = 437292 

Dual Bus Interface Util: 
issued_total_row = 135108 
issued_total_col = 437292 
Row_Bus_Util =  0.127109 
CoL_Bus_Util = 0.411403 
Either_Row_CoL_Bus_Util = 0.519301 
Issued_on_Two_Bus_Simul_Util = 0.019211 
issued_two_Eff = 0.036994 
queue_avg = 37.430111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4301

========= L2 cache stats =========
L2_cache_bank[0]: Access = 472804, Miss = 262592, Miss_rate = 0.555, Pending_hits = 9433, Reservation_fails = 770
L2_cache_bank[1]: Access = 494304, Miss = 262652, Miss_rate = 0.531, Pending_hits = 11103, Reservation_fails = 137
L2_cache_bank[2]: Access = 493660, Miss = 262624, Miss_rate = 0.532, Pending_hits = 10581, Reservation_fails = 359
L2_cache_bank[3]: Access = 472464, Miss = 262712, Miss_rate = 0.556, Pending_hits = 7895, Reservation_fails = 155
L2_cache_bank[4]: Access = 493800, Miss = 262688, Miss_rate = 0.532, Pending_hits = 10586, Reservation_fails = 446
L2_cache_bank[5]: Access = 472344, Miss = 262552, Miss_rate = 0.556, Pending_hits = 9594, Reservation_fails = 147
L2_cache_bank[6]: Access = 472396, Miss = 262756, Miss_rate = 0.556, Pending_hits = 7674, Reservation_fails = 399
L2_cache_bank[7]: Access = 493436, Miss = 262596, Miss_rate = 0.532, Pending_hits = 10772, Reservation_fails = 151
L2_cache_bank[8]: Access = 472800, Miss = 262604, Miss_rate = 0.555, Pending_hits = 9602, Reservation_fails = 265
L2_cache_bank[9]: Access = 494188, Miss = 262640, Miss_rate = 0.531, Pending_hits = 10972, Reservation_fails = 137
L2_cache_bank[10]: Access = 492936, Miss = 262632, Miss_rate = 0.533, Pending_hits = 10275, Reservation_fails = 145
L2_cache_bank[11]: Access = 472152, Miss = 262752, Miss_rate = 0.556, Pending_hits = 8028, Reservation_fails = 138
L2_total_cache_accesses = 5797284
L2_total_cache_misses = 3151800
L2_total_cache_miss_rate = 0.5437
L2_total_cache_pending_hits = 116515
L2_total_cache_reservation_fails = 3249
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1891253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 86455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 394336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1183008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 86455
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 501
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 589824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 445
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 111
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1038
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 111
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3555052
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1323
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 501
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1038
L2_cache_data_port_util = 0.202
L2_cache_fill_port_util = 0.152

icnt_total_pkts_mem_to_simt=5797284
icnt_total_pkts_simt_to_mem=2235768
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0359
	minimum = 5
	maximum = 104
Network latency average = 9.97209
	minimum = 5
	maximum = 104
Slowest packet = 5477737
Flit latency average = 9.41608
	minimum = 5
	maximum = 104
Slowest flit = 6071896
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.23453
	minimum = 0.0805864 (at node 3)
	maximum = 0.433225 (at node 22)
Accepted packet rate average = 0.23453
	minimum = 0.102662 (at node 26)
	maximum = 0.345856 (at node 6)
Injected flit rate average = 0.259884
	minimum = 0.126047 (at node 3)
	maximum = 0.433225 (at node 22)
Accepted flit rate average= 0.259884
	minimum = 0.159717 (at node 26)
	maximum = 0.345856 (at node 6)
Injected packet length average = 1.10811
Accepted packet length average = 1.10811
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.95174 (4 samples)
	minimum = 5 (4 samples)
	maximum = 124.75 (4 samples)
Network latency average = 9.8888 (4 samples)
	minimum = 5 (4 samples)
	maximum = 122.5 (4 samples)
Flit latency average = 9.33904 (4 samples)
	minimum = 5 (4 samples)
	maximum = 122.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.233316 (4 samples)
	minimum = 0.0810434 (4 samples)
	maximum = 0.430281 (4 samples)
Accepted packet rate average = 0.233316 (4 samples)
	minimum = 0.102303 (4 samples)
	maximum = 0.344173 (4 samples)
Injected flit rate average = 0.258636 (4 samples)
	minimum = 0.125418 (4 samples)
	maximum = 0.430281 (4 samples)
Accepted flit rate average = 0.258636 (4 samples)
	minimum = 0.159281 (4 samples)
	maximum = 0.344173 (4 samples)
Injected packet size average = 1.10852 (4 samples)
Accepted packet size average = 1.10852 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 49 sec (3589 sec)
gpgpu_simulation_rate = 116573 (inst/sec)
gpgpu_simulation_rate = 320 (cycle/sec)
gpgpu_silicon_slowdown = 3125000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time: 3582.791 (s)
Accuracy: 1.283636e-05
GPGPU-Sim: *** exit detected ***
