{
    "default_part": "XC7A35TCPG236-1",
    "values": {
        "top": "fpga_top",
        "read_verilog_args": ["-sv"]
    },
    "dependencies": {
        "sources": [
            "../src/project.v",
            "../src/hvsync_generator.v",
            "../src/layer_a/layer_a.v",
            "../src/layer_b/layer_b.v",
            "../src/layer_c/layer_c.v",
            "../src/layer_d/layer_d.v",
            "../src/layer_e/layer_e.v",
            "wrapper.v",
            "fpga_top.v"
        ],
        "synth_log": "synth.log",
        "pack_log": "pack.log"
    },
    "XC7A35TCPG236-1": {
        "default_target": "bitstream",
        "dependencies": {
            "build_dir": "build/basys3",
            "xdc": [
                "basys3.xdc"
            ]
        }
    }
}
