#################### This file is used by NXP NFC NCI HAL #####################
###############################################################################
# Application options
# Logging Levels
# NXPLOG_DEFAULT_LOGLEVEL    0x01
# ANDROID_LOG_DEBUG          0x03
# ANDROID_LOG_WARN           0x02
# ANDROID_LOG_ERROR          0x01
# ANDROID_LOG_SILENT         0x00
NXPLOG_EXTNS_LOGLEVEL=0x03
NXPLOG_NCIHAL_LOGLEVEL=0x03
NXPLOG_NCIX_LOGLEVEL=0x03
NXPLOG_NCIR_LOGLEVEL=0x03
NXPLOG_FWDNLD_LOGLEVEL=0x03
NXPLOG_TML_LOGLEVEL=0x03
NFC_DEBUG_ENABLED=1

###############################################################################
# Nfc Device Node name
NXP_NFC_DEV_NODE="/dev/nq-nci"

#################################################################################
#VEN Toggle Config
#Disable = 0x00
#Enable  = 0x01
ENABLE_VEN_TOGGLE=0x00

###############################################################################
# Extension for Mifare reader enable
MIFARE_READER_ENABLE=0x01
# MSCHANGE : Unchanged. Comment: Leaving it enabled will have no adverse power impact

###############################################################################
# Mifare Reader implementation
# 0: General implementation
# 1: Legacy implementation
LEGACY_MIFARE_READER=0

###############################################################################
# File name for Firmware
NXP_FW_NAME="libsn100u_fw.so"

###############################################################################
# System clock source selection configuration
#define CLK_SRC_XTAL       1
#define CLK_SRC_PLL        2
NXP_SYS_CLK_SRC_SEL=0x01

###############################################################################
# System clock frequency selection configuration
#define CLK_FREQ_13MHZ         1
#define CLK_FREQ_19_2MHZ       2
#define CLK_FREQ_24MHZ         3
#define CLK_FREQ_26MHZ         4
#define CLK_FREQ_38_4MHZ       5
#define CLK_FREQ_52MHZ         6
NXP_SYS_CLK_FREQ_SEL=0x02
# MSCHANGE: Unchanged. Comment: Applicable for PLL only.

###############################################################################
# The timeout value to be used for clock request acknowledgment
# min value = 0x01 to max = 0x06
#NXP_SYS_CLOCK_TO_CFG=0x06

###############################################################################
# The delay to try to start PLL/XTAL when using sys clock 256/fc units = ~18.8 us
# min value = 0x01 to max = 0x1F
#NXP_CLOCK_REQ_DELAY=0x16

###############################################################################
# NXP proprietary settings
NXP_ACT_PROP_EXTN={2F, 02, 00}

###############################################################################
# NFC forum profile settings
NXP_NFC_PROFILE_EXTN={20, 02, 05, 01, A0, 44, 01, 00}

###############################################################################
# NXP TVDD configurations settings
# Allow NFCC to configure External TVDD, two configurations (1 and 2) supported,
# out of them only one can be configured at a time.
NXP_EXT_TVDD_CFG=0x02

###############################################################################
#config1:SLALM, 3.3V for both RM and CM
#NXP_EXT_TVDD_CFG_1={20, 02, 0F, 01, A0, 0E, 0B, 31, 01, 01, 31, 00, 00, 00, 01, 00, D0, 0C}

###############################################################################
#config2: use DCDC in CE, use Tx_Pwr_Req, set CFG2 mode, SLALM,
#monitoring 5V from DCDC, 3.3V for both RM and CM, DCDCWaitTime=4.2ms
#NXP_EXT_TVDD_CFG_2={20, 02, 0F, 01, A0, 0E, 0B, 11, 01, C2, B2, 00, B2, 1E, 1F, 00, D0, 0C}
# MSCHANGE: Modifying this with values from antenna tuning
NXP_EXT_TVDD_CFG_2={20, 02, 30, 01, A0, 0E, 2C, F0, 00, 3E, 11, 09, 09, 09, 00, 00, 00, 00, 00, A7, 8E, FF, FF, 12, 12, 12, 12, 0A, 00, 00, 00, 00, 02, 00, 00, 01, 00, 10, 00, 04, 00, 00, 00, 17, 40, 20, 07, 13, 07, 05, 13}
# NXP_EXT_TVDD_CFG_2={20, 02, 30, 01, A0, 0E, 2C, F0, 00, 3E, 11, E4, E4, E4, 00, 00, 00, 00, 00, A7, 8E, FF, FF, 0F, 0F, 0F, 0F, 0A, 00, 00, 00, 00, 02, 00, 00, 01, 00, 10, 00, 04, 00, 00, 00, 17, 40, 20, 07, 13, 07, 05, 13}
# MSCHANGE                                                        09, 09, 09 - VBAT BoostLX - PMU_CFG           12, 12, 12, 12 - 3.3V

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_1={
#}

###############################################################################
# By default, the LPCD shall be enabled.
# Please check the platform specific configuration and enable it.
# NXP_RF_CONF_BLK_1={
#                    20, 02, 2E, 01,
#                    A0, 68, 2A, 06, 40, 60, 03, 19, 00, 00, 00, 00,
#                    83, 04,
#                    00,
#                    C0, 00, C0, 00,
#                    00, 01, 00, 01,
#                    A0, 00, A0, 00,
#                    03, FA, 00, 00, 00, 4C, 00, 14, 00, 7D, 00,
#                    05,
#                    7F, 00,
#                    00, 01,00, 03
#}

########### MSCHANGE - RF Tuning parameters ###################################

###############################################################################
# By default, the LPCD shall be enabled.
# Please check the platform specific configuration and enable it.
# SET RSSI GAIN Rext = 1050 Ohms
NXP_RF_CONF_BLK_1={
    20, 02, 86, 01,
    A0, AB, 82, 27, 1B, 65, 04, 82, 04, A4, 04, E1, 04, 2D,
    05, 79, 05, C6, 05, 1F, 06, 78, 06, D1, 06, 3C, 07, A7,
    07, 13, 08, 99, 08, 1F, 09, A5, 09, 2B, 0A, B1, 0A, 64,
    0B, 17, 0C, CA, 0C, 7D, 0D, 30, 0E, 07, 0F, DE, 0F, B4,
    10, C1, 11, CE, 12, DA, 13, E7, 14, F4, 15, 5A, 17, C0,
    18, 27, 1A, 8D, 1B, F3, 1C, 59, 1E, 73, 20, 8C, 22, A6,
    24, C0, 26, D9, 28, F3, 2A, BF, 2D, 8C, 30, 59, 33, 26,
    36, A6, 39, 25, 3D, A5, 40, D9, 44, 0C, 49, 3F, 4D, 72,
    51, 0C, 57, A5, 5C, 3F, 62, D8, 67, 72, 6D, CF, 73, 2C,
    7A, 89, 80, F0, 88, 56, 91
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
# Write DLMA_CTRL: DLMA Enable | VDDPA 3.3
NXP_RF_CONF_BLK_2={
    20, 02, 0D, 01, A0, AF, 09, 11, 3D, 00, 12, 11, 3D, 00, 12, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
# Write Measured_LMA_RSSI: LMA (CLK) A+B - (CLK-LESS) A/B/F 61.2815 - 57.7/28.2/55.3 | RSSI 0x10D0 | H 7A/m
NXP_RF_CONF_BLK_3={20, 02, 0C, 01, A0, 98, 08, 3D, A4, 10, 70, 12, 39, 1C, 37 }

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
# Write DLMA_RSSI: Tx first entry 3/3
NXP_RF_CONF_BLK_4={
    20, 02, CC, 01,
    A0, 34, C8, 23, 04, 3D, 01, 05, 19, 61, 02, 00, 00, 61, 02, 00, 00, 22, 07, 00, 00, 82,
    09, 00, 00, 82, 09, 00, 00, 82, 09, 00, 00, E3, 0B, 00, 00, E3, 0B, 00, 00, E3, 0B, 00,
    00, 43, 0E, 00, 00, 43, 0E, 00, 00, A4, 10, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B,
    2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00,
    00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 05, 19, B7, 00, 00,
    00, 30, 01, 00, 00, C8, 01, 00, 00, 24, 02, 00, 00, BC, 02, 00, 00, 17, 03, 00, 00, CE,
    03, 00, 00, 1C, 05, 00, 00, E5, 06, 00, 00, 82, 09, 00, 00, 43, 0E, 00, 00, 8B, 2F, 00,
    00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B,
    2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00, 00, 8B, 2F, 00,
    00, 8B, 2F, 00, 00
}


###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
# Write DLMA_TX
NXP_RF_CONF_BLK_5={
    20, 02, F1, 01,
    A0, A9, ED, 00, 2A, FF, 01, 24, FF, 02, 1F,
    FF, 03, 1A, FF, 04, 16, FF, 05, 12, FF, 06,
    0F, FF, 07, 0C, FF, 08, 09, FF, 09, 07, FF,
    0A, 05, FF, 0B, 03, FF, 0C, 01, FF, 0D, 00,
    F5, 0E, 00, DC, 0F, 00, C6, 10, 00, B3, 11,
    00, A2, 12, 00, 92, 13, 00, 84, 14, 00, 77,
    15, 00, 6B, 16, 00, 60, 17, 00, 57, 18, 00,
    4E, 19, 00, 46, 1A, 00, 3F, 1B, 00, 39, 1C,
    00, 33, 1D, 00, 2E, 1E, 00, 2A, 1E, 00, 2A,
    1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00,
    2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E,
    00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A,
    1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00,
    2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E,
    00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A,
    1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00,
    2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E,
    00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A,
    1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00,
    2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E,
    00, 2A, 1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A,
    1E, 00, 2A, 1E, 00, 2A, 1E, 00, 2A
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
# Write RX_CTRL: LPDET 150 | NFCLD 400 | Ratio 43 | GreenCar 850
NXP_RF_CONF_BLK_6={ 20, 02, 10, 01,
    A0, 9E, 0C, 07, A4, 10, 96, 00,
    90, 01, 2B, 52, 03, 00, 00
}

###############################################################################
# NXP RF Configuration ALM/PLM settings
# SET initial phase to 070째|070째|070째|070째
NXP_RF_CONF_BLK_7={
    20, 02, 14, 01,
    A0, 6A, 10, 18, 01, 18, 01, 18,
    01, 18, 01, 00, 00, 00, 00, 00,
    00, 00, 00
}

########### MSCHANGE - End - RF Tuning parameters #############################

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_2={
#}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_3={
#}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_4={
#}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_5={
#}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_6={
#}

###############################################################################
# Set configuration optimization decision setting
# Enable    = 0x01
# Disable   = 0x00
NXP_SET_CONFIG_ALWAYS=0x01

###############################################################################
# Core configuration rf field filter settings to enable set to 01 to disable set to 00 last bit
#NXP_CORE_RF_FIELD={ 20, 02, 05, 01, A0, 62, 01, 00}

###############################################################################
# To enable i2c fragmentation set i2c fragmentation enable 0x01 to disable set
# to 0x00
#NXP_I2C_FRAGMENTATION_ENABLED=0x00

###############################################################################
# Core configuration extensions
# It includes
# Wired mode settings A0ED, A0EE
# Tag Detector A040, A041, A043
# Low Power mode A007
# Clock settings A002, A003
# PbF settings A008
# Clock timeout settings A004
# eSE (SVDD) PWR REQ settings A0F2
# Window size A0D8
# DWP Speed   A0D5
# How eSE connected to PN553 A012
# UICC2 bit rate A0D1
# SWP1A interface A0D4
# DWP intf behavior config, SVDD Load activated by default if set to 0x31 A037
# Low power tag detection LPTD for power reduction A068
NXP_CORE_CONF_EXTN={20, 02, 3A, 04,
    A0, EC, 01, 00,
    A0, ED, 01, 00,
    A0, 68, 2A, 06, 40, 60, 03, 19, 00, 00, 00, 00, 82, 24, 00, 3C, 04, 00, 0F, FF, 7F, 00, 0F, A0, 00, A0, 00, 03, FA, 00, 00, 00, 4C, 00, 14, 00, 7D, 00, 05, 7F, 00, 00, 01, 00, 03,
    A0, 0A, 01, 20
}
#       A0, F2, 01, 01,
#       A0, 40, 01, 01,
#       A0, 41, 01, 02,
#       A0, 43, 01, 04,
#       A0, 02, 01, 01,
#       A0, 03, 01, 11,
#       A0, 07, 01, 03,
#       A0, 08, 01, 01
#       }
# MSCHANGE: Start - Disable UICC and ESE mailboxes to conserve power
# 05/21/2021 - RF_LPCD_CFG: Enable LPCD with preliminary tuning
# 02/11/2021
# A0EC and A0ED set to 0 as UICC and ESE mailboxes are not being used
# Enabling LPCD  (0483) will lead to optimal performance as per the user manual. This needs additional tuning.
# Confirmed from NXP that 0x0482 is incorrect. Advanced LPCD mode 0x1483 is not validated at this point.
# Disable for now
# TODO: Add tuning parameters - https://dev.azure.com/e-os/Zeta/_backlogs/backlog/NFC/User%20Stories/?workitem=78703
# MSCHANGE: End

###############################################################################
# Core configuration settings
NXP_CORE_CONF={ 20, 02, 37, 11,
        28, 01, 00,
        21, 01, 00,
        30, 01, 08,
        31, 01, 03,
        32, 01, 60,
        38, 01, 01,
        33, 04, 01, 02, 03, 04,
        54, 01, 06,
        50, 01, 02,
        5B, 01, 00,
        3E, 01, 00,
        80, 01, 01,
        81, 01, 01,
        82, 01, 0E,
        18, 01, 01,
        68, 01, 01,
        85, 01, 01
        }

###############################################################################
#set autonomous mode
# disable autonomous 0x00
# enable autonomous  0x01
NXP_AUTONOMOUS_ENABLE=0x00
# MSCHANGE: Prevent power drain.
# Autonomous mode is to configure the controller to work independently of
# device host. For mobile use cases, especially when embedded secure element is not
# used, it does not make sense to keep this on.

###############################################################################
#set Guard Timer
# Gurad Timer range to 0x0F-0xFF(i.e.15-255 seconds)
NXP_GUARD_TIMER_VALUE=0x0F
# MSCHANGE: Unchanged. If autonomous mode is disabled this timer value is set to 0
###############################################################################
#Enable SWP full power mode when phone is power off
#NXP_SWP_FULL_PWR_ON=0x00

################################################################################
#This is used to configure UICC2 at boot time.
# UICC2              0x03
NXP_DEFAULT_UICC2_SELECT=0x03
# MSCHANGE: Unchanged. Does not matter because UICCs are disabled as per config above.
###############################################################################
# CE when Screen state is locked
# This setting is for DEFAULT_AID_ROUTE,
# DEFAULT_DESFIRE_ROUTE and DEFAULT_MIFARE_CLT_ROUTE
# Disable           0x00
# Enable            0x01
NXP_CE_ROUTE_STRICT_DISABLE=0x01

###############################################################################
#Timeout in secs
NXP_SWP_RD_TAG_OP_TIMEOUT=20

###############################################################################
#Set the default AID route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x03
DEFAULT_AID_ROUTE=0x00
# MSCHANGE: Changed to 0-host
# When eSE is not used it must be set to 1
# Currently, eSE is queried for route selection and when it fails host is selected
# As per NXP, this will have benefits such as increases route registration as it
# is not bound by HW limitations.

###############################################################################
#Set the ISODEP (Mifare Desfire) route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x03
DEFAULT_ISODEP_ROUTE=0x00
# MSCHANGE: Set to 0-host from eSE.
# Same explanation as above

###############################################################################
#Set the Mifare CLT route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x03
DEFAULT_MIFARE_CLT_ROUTE=0x01
# MSCHANGE: This mode cannot use host

###############################################################################
#Set the Felica CLT route Location :
#This settings will be used when application does not set this parameter
# eSE   0x01
# UICC  0x02
# UICC2 0x03
DEFAULT_FELICA_CLT_ROUTE=0x01
# MSCHANGE: Felica payment cannot support host.

###############################################################################
#Set the default AID Power state :
#This settings will be used when application does not set this parameter
# bit pos 0 = Switch On
# bit pos 1 = Switch Off
# bit pos 2 = Battery Off
# bit pos 3 = Screen off unlock
# bit pos 4 = Screen On lock
# bit pos 5 = Screen Off lock
DEFAULT_AID_PWR_STATE=0x39

###############################################################################
#Set the Mifare Desfire Power state :
#This settings will be used when application does not set this parameter
# bit pos 0 = Switch On
# bit pos 1 = Switch Off
# bit pos 2 = Battery Off
# bit pos 3 = Screen off unlock
# bit pos 4 = Screen On lock
# bit pos 5 = Screen Off lock
DEFAULT_DESFIRE_PWR_STATE=0x3B

###############################################################################
#Set the Mifare CLT Power state :
#This settings will be used when application does not set this parameter
# bit pos 0 = Switch On
# bit pos 1 = Switch Off
# bit pos 2 = Battery Off
# bit pos 3 = Screen off unlock
# bit pos 4 = Screen On lock
# bit pos 5 = Screen Off lock
DEFAULT_MIFARE_CLT_PWR_STATE=0x3B

###############################################################################
#Set the Felica CLT Power state :
#This settings will be used when application does not set this parameter
# bit pos 0 = Switch On
# bit pos 1 = Switch Off
# bit pos 2 = Battery Off
# bit pos 3 = Screen off unlock
# bit pos 4 = Screen On lock
# bit pos 5 = Screen Off lock
DEFAULT_FELICA_CLT_PWR_STATE=0x3B
###############################################################################
#Set the T4TNfcee AID Power state :
#This settings will be used when application does not set this parameter
# bit pos 0 = Switch On
# bit pos 1 = Switch Off
# bit pos 2 = Battery Off
# bit pos 3 = Screen off unlock
# bit pos 4 = Screen On lock
# bit pos 5 = Screen Off lock
DEFAULT_T4TNFCEE_AID_POWER_STATE=0x3B

###############################################################################
#Set the default Felica T3T System Code OffHost route Location :
#This settings will be used when application does not set this parameter
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x03
DEFAULT_SYS_CODE_ROUTE=0x00
###############################################################################
# AID Matching platform options
# AID_MATCHING_L 0x01
# AID_MATCHING_K 0x02
#AID_MATCHING_PLATFORM=0x01
###############################################################################
# P61 interface options
# SPI 0x02
NXP_P61_LS_DEFAULT_INTERFACE=0x02

###############################################################################
#CHINA_TIANJIN_RF_SETTING
#Enable  0x01
#Disable  0x00
#NXP_CHINA_TIANJIN_RF_ENABLED=0x01
###############################################################################
#SWP_SWITCH_TIMEOUT_SETTING
# Allowed range of swp timeout setting is 0x00 to 0x3C [0 - 60].
# Timeout in milliseconds, for example
# No Timeout  0x00
# 10 millisecond timeout 0x0A
#NXP_SWP_SWITCH_TIMEOUT=0x0A
###############################################################################
# Flashing Options Configurations
# FLASH_UPPER_VERSION 0x01
# FLASH_DIFFERENT_VERSION 0x02
# FLASH_ALWAYS 0x03
NXP_FLASH_CONFIG=0x02

###############################################################################
# P61 interface options for JCOP Download
# SPI 0x02
NXP_P61_JCOP_DEFAULT_INTERFACE=0x02

###############################################################################
# Option to perform LS update every boot
# Enable 0x01
# Disable    0x00
NXP_LS_FORCE_UPDATE_REQUIRED=0x00

###############################################################################
# Option to perform JCOP update every boot
# Enable 0x01
# Disable 0x00
NXP_JCOP_FORCE_UPDATE_REQUIRED=0x00

###############################################################################
# Bail out mode
#  If set to 1, NFCC is using bail out mode for either Type A or Type B poll.
#  Set this parameter value to 1 if Android Beam is enabled, else set to 0.
NFA_POLL_BAIL_OUT_MODE=0x00

###############################################################################
# White list of Hosts
# This values will be the Hosts(NFCEEs) in the HCI Network.
DEVICE_HOST_WHITE_LIST={C0, 80}

###############################################################################
# Choose the presence-check algorithm for type-4 tag.  If not defined, the default value is 1.
# 0  NFA_RW_PRES_CHK_DEFAULT; Let stack selects an algorithm
# 1  NFA_RW_PRES_CHK_I_BLOCK; ISO-DEP protocol's empty I-block
# 2 NFA_RW_PRES_CHK_ISO_DEP_NAK; Type - 4 tag protocol iso-dep nak presence check
#    command is sent waiting for rsp and ntf.
PRESENCE_CHECK_ALGORITHM=2
###############################################################################
# Options to Fallback to alternative route
# Disable           0x00
# DH                0x01
# ESE               0x02
NXP_CHECK_DEFAULT_PROTO_SE_ID=0x01
###############################################################################
# Vendor Specific Proprietary Protocol & Discovery Configuration
# Set to 0xFF if unsupported
#  byte[0] NCI_PROTOCOL_18092_ACTIVE
#  byte[1] NCI_PROTOCOL_B_PRIME
#  byte[2] NCI_PROTOCOL_DUAL
#  byte[3] NCI_PROTOCOL_15693
#  byte[4] NCI_PROTOCOL_KOVIO
#  byte[5] NCI_PROTOCOL_MIFARE
#  byte[6] NCI_DISCOVERY_TYPE_POLL_KOVIO
#  byte[7] NCI_DISCOVERY_TYPE_POLL_B_PRIME
#  byte[8] NCI_DISCOVERY_TYPE_LISTEN_B_PRIME
NFA_PROPRIETARY_CFG={05, FF, FF, 06, 81, 80, FF, FF, FF}

###############################################################################
#NXP_CN_TRANSIT_BLK_NUM_CHECK_ENABLE
#Enable/Disable block number checks for china transit use case
#Enable  0x01
#Disable  0x00
#NXP_CN_TRANSIT_BLK_NUM_CHECK_ENABLE=0x01

###################################################################################################
#This flags will enable different modes of Lx Debug based on bits of the Byte0 & Byte1
#Byte 0:
# |_________Bit Mask_______|   Debug Mode
#  b7|b6|b5|b4|b3|b2|b1|b0|
#    |  |  |X |  |  |  |  |    Enable L1 Events (ISO14443-4, ISO18092)
#    |  |  |  |X |  |  |  |    Enable L2 Reader Events(ROW specific)
#    |  |  |  |  |X |  |  |    Enable Felica SystemCode
#    |  |  |  |  |  |X |  |    Enable Felica RF (all Felica CM events)
#    |  |  |  |  |  |  |X |    Enable L2 Events Card Emulation (ISO14443-3, Modulation detected, RF Field ON/OFF)
#Byte 1:
#      Enable RSSI  0x01       Byte1    Byte0
#      Disable RSSI 0x00          \__ __/
# e.g. NXP_CORE_PROP_SYSTEM_DEBUG=0x0110 ==> L1 with RSSI
NXP_CORE_PROP_SYSTEM_DEBUG=0x0000

###############################################################################
#Enable NXP NCI runtime parser library
#Enable 0x01
#Disable 0x00
NXP_NCI_PARSER_LIBRARY=0x00

###############################################################################
# Timeout value in milliseconds for JCOP OS download to complete
OS_DOWNLOAD_TIMEOUT_VALUE=60000

###############################################################################
# Forcing HOST to listen for a selected protocol
# 0x00 : Disable Host Listen
# 0x01 : Enable Host to Listen (A)  for ISO-DEP tech A
# 0x02 : Enable Host to Listen (B)  for ISO-DEP tech B
# 0x04 : Enable Host to Listen (F)  for T3T Tag Type Protocol tech F
# 0x07 : Enable Host to Listen (ABF)for ISO-DEP tech AB & T3T Tag Type Protocol tech F
HOST_LISTEN_TECH_MASK=0x07

###############################################################################
# Enable forward functionality
# Disable           0x00
# Enable            0x01
FORWARD_FUNCTIONALITY_ENABLE=0x01

###############################################################################
# Configure the NFC Extras to open and use a static pipe.  If the value is
# not set or set to 0, then the default is use a dynamic pipe based on a
# destination gate (see NFA_HCI_DEFAULT_DEST_GATE).  Note there is a value
# for each EE (ESE/SIM1/SIM2)
OFF_HOST_ESE_PIPE_ID=0x16
OFF_HOST_SIM_PIPE_ID=0x0A
OFF_HOST_SIM2_PIPE_ID=0x23

###############################################################################
#Set the Felica T3T System Code Power state :
#This settings will be used when application does not set this parameter
#Update Power state as per NCI2.0
# bit pos 0 = Switch On
# bit pos 1 = Switch Off
# bit pos 2 = Battery Off
# bit pos 3 = Screen On lock
# bit pos 4 = Screen off unlock
# bit pos 5 = Screen Off lock
DEFAULT_SYS_CODE_PWR_STATE=0x00
###############################################################################
#Default Secure Element route id
DEFAULT_OFFHOST_ROUTE=0x01

###############################################################################
#Maximum SMB transceive wait for response
NXP_SMB_TRANSCEIVE_TIMEOUT=2000
###############################################################################
# Firmware file type
#.so file   0x01
#.bin file  0x02
NXP_FW_TYPE=0x01
############################################################################
# Extended APDU length for ISO_DEP
ISO_DEP_MAX_TRANSCEIVE=0xFEFF
#########################################################################
# Support for Amendment I SEMS specification
# Support SEMS Amendment I 0x01
# Support NXP LS client    0x00
NXP_GP_AMD_I_SEMS_SUPPORTED=0x01

###############################################################################
#All eSE terminals shall be match with the  /vendor/etc/vintf/manifest.xml file
#under android.hardware.secure_element
# The terminal name shall start from 1
# Assign terminal number to each interface based on system config
NXP_SPI_SE_TERMINAL_NUM="eSE1"
###############################################################################
# Assign terminal number to each interface based on system config
#NXP_VISO_SE_TERMINAL_NUM="eSE3"
###############################################################################
# Assign terminal number to each interface based on system config
NXP_NFC_SE_TERMINAL_NUM="eSE2"
###############################################################################
#For static or dynamic dual UICC feature support
#Enable static dual uicc feature by setting value 0x00
#Enable dynamic dual uicc feature by setting value 0x01
NXP_DUAL_UICC_ENABLE=0x01
###############################################################################
# Time to wait by DH when NFCC will report eSE Cold Temp Error.
# The value is as per the UM and in seconds
NXP_SE_COLD_TEMP_ERROR_DELAY=0x05
###############################################################################
#OffHost ESE route location for MultiSE
#ESE = 01
OFFHOST_ROUTE_ESE={01}
###############################################################################
#OffHost UICC route location for MultiSE
#UICC1 = 02
#UICC2 = 03
OFFHOST_ROUTE_UICC={02:03}

###############################################################################
#T4T NFCEE ENABLE
#bit pos 0 = T4T NFCEE Enable
#bit pos 6 = T4T NFCEE Contactless write enable
NXP_T4T_NFCEE_ENABLE=0x01

###############################################################################
#CORE_SET_CONF_CMD to reset Prop Emvco Flag
NXP_PROP_RESET_EMVCO_CMD={20, 02, 05, 01, A0, 44, 01, 00}

###############################################################################
#Guard time in ms for the mPOS/SCR module to process the reader start/stop req
NXP_RDR_REQ_GUARD_TIME=0

###############################################################################
#MW workaround to enable LPCD when EMVCO polling mode starts and disable
#while switching back to NFC Forum mode
# 0 --> Disable MW workaround
# 1 --> Enable MW workaround
NXP_RDR_DISABLE_ENABLE_LPCD=0

###############################################################################
# Firmware patch format, Only 1 and 5 should be set
#   0 -> NFC Default
#   1 -> EMVCO Default
#   3 -> EMVCO Polling, DISC_IDLE = POWER_OFF, DISC DEACTIVATE =  Removal process
#   5 -> EMVCO Cert Polling, DISC_IDLE = Removal process  , DISC DEACTIVATE =   POWER_OFF
#   7 -> EMVCO Polling, DISC_IDLE = POWER_OFF, DISC DEACTIVATE =  POWER_OFF
NFA_CONFIG_FORMAT=1

################################################################################
# This will enable power state required for GSMA testing.
# When this is enabled , then default AID route power state is added with this power state
# If any aid with power state 0 is added, then this power state is used.
# bit pos 0 = Switch On
# bit pos 1 = Switch Off
# bit pos 2 = Battery Off
# bit pos 3 = Screen off unlock
# bit pos 4 = Screen On lock
# bit pos 5 = Screen Off lock
#DEFUALT_GSMA_PWR_STATE=0x3B

#################################################################################
# Enable disconnect tag in screen off
# Disable           0x00
# Enable            0x01
NXP_DISCONNECT_TAG_IN_SCRN_OFF=0x01
#################################################################################
