# PLCT开源进展·第44期·2023年04月01日

## 卷首语


## 本期亮点


## V8 for RISC-V
1. 移植上游的改动
- 4293541: [riscv] Enable the vector extension as default on simulator mode (https://chromium-review.googlesource.com/c/v8/v8/+/4293541)
- 4297890: [riscv] Fix failed wasm-spec-tests/simd (https://chromium-review.googlesource.com/c/v8/v8/+/4297890)
- 4296981: [riscv][wasm] Load isolate root from root register (https://chromium-review.googlesource.com/c/v8/v8/+/4296981)
- 4311821: [riscv][liftoff] Emit less code for write barriers (https://chromium-review.googlesource.com/c/v8/v8/+/4311821)
- 4312602: [riscv][wasm-gc] Inlining of very small wasm functions into JS (https://chromium-review.googlesource.com/c/v8/v8/+/4312602)
- 4321798: [riscv][cleanup] Remove unused code for relocation (https://chromium-review.googlesource.com/c/v8/v8/+/4321798)
- 4344114: [riscv] Remove the unused kOffHeapTrampolineRegister (https://chromium-review.googlesource.com/c/v8/v8/+/4344114)
- 4347985: [riscv] Move data fields from InstructionStream to Code (https://chromium-review.googlesource.com/c/v8/v8/+/4347985)
- 4348677: [riscv] Clean up api callback stack access (https://chromium-review.googlesource.com/c/v8/v8/+/4348677)
- 4355044: [riscv] Allocate builtin Code objects in RO space (https://chromium-review.googlesource.com/c/v8/v8/+/4355044)
- 4380614: [riscv][builtins] Link up various offset for api calls (https://chromium-review.googlesource.com/c/v8/v8/+/4380614)
- 4305546: [riscv][simulator] Modify the error of the fsgnj64 (https://chromium-review.googlesource.com/c/v8/v8/+/4305546)
- 4323700: [riscv] Remove duplicate source files in riscv architecture (https://chromium-review.googlesource.com/c/v8/v8/+/4323700)
- 4351855: [riscv] Improve vslide instruction and test (https://chromium-review.googlesource.com/c/v8/v8/+/4351855)

2. 性能优化
- 4307619: [riscv]Optimizations for jitless builds (https://chromium-review.googlesource.com/c/v8/v8/+/4307619)

3. Chromium改动
- 4293162: [build] Add riscv config file (https://chromium-review.googlesource.com/c/chromium/src/+/4293162)

## OpenJDK upstream (Mostly RV64-related)
1. Authored jdk-mainline PRs:
- https://github.com/openjdk/jdk/pull/12849 (8303562: Remove obsolete comments in os::pd_attempt_reserve_memory_at)
- https://github.com/openjdk/zgc/pull/16 (RISC-V: Only use conditional far branch in copy_memory for ZGC)
- Added more RISC-V changes for JDK-8291555: https://github.com/openjdk/jdk/pull/10907/commits/0ad01c1d794bbbfbfef911c1ef4d8601f2e48302

2. Reviewed jdk-mainline PRs:
- https://github.com/openjdk/jdk/pull/12547 (8302368: [ZGC] Client build fails after JDK-8300255)
- https://github.com/openjdk/jdk/pull/12553 (8302453: RISC-V: Add support for small width vector operations)
- https://github.com/openjdk/jdk/pull/12616 (8302776: RISC-V: Fix typo CSR_INSTERT to CSR_INSTRET)
- https://github.com/openjdk/jdk/pull/12670 (8302780: Add support for vectorized arraycopy GC barriers)
- https://github.com/openjdk/jdk/pull/12753 (8303210: [linux, Windows] Enable UseSystemMemoryBarrier by default if possible)
- https://github.com/openjdk/jdk/pull/12869 (8302976: C2 intrinsification of Float.floatToFloat16 and Float.float16ToFloat yields different result than the interpreter)
- https://github.com/openjdk/jdk/pull/12950 (8303863: RISC-V: TestArrayStructs.java fails after JDK-8303604)
- https://github.com/openjdk/jdk/pull/12969 (8303955: RISC-V: Factor out the tmp parameter from copy_memory and copy_memory_v)
- https://github.com/openjdk/jdk/pull/13053 (8304293: RISC-V: JDK-8276799 missed atomic intrinsic support for C1)
- https://github.com/openjdk/jdk/pull/13071 (8304387: Fix positions of shared static stubs / trampolines)
- https://github.com/openjdk/jdk/pull/12551 (8302384: Handle hsdis out-of-bound logic for RISC-V)
- https://github.com/openjdk/jdk/pull/12778 (8301995: Move invokedynamic resolution information out of ConstantPoolCacheEntry)
- https://github.com/openjdk/jdk/pull/13202 (8305008: RISC-V: Factor out immediate checking functions from assembler_riscv.inline.hpp)
- https://github.com/openjdk/jdk/pull/12324 (JDK-8301496: Replace NULL with nullptr in cpu/riscv)

3. Openjdk17u backport update:
- Reviewed and merged 30 PRs: https://github.com/openjdk/riscv-port-jdk17u
- Tier1-4 tested on SiFive Unmatched board (release build)
- Tested non-trivial benchmark workloads: SPECjvm, SPECjbb, Renaissance, Dacapo, etc.
- Daily builds are available: https://builds.shipilev.net/openjdk-jdk17-riscv

## OpenJDK upstream（张定立）
- Merged & New JDK-mainline PRs:
  - https://github.com/openjdk/jdk/pull/12778 | (8301995: Move invokedynamic resolution information out of ConstantPoolCacheEntry) (as co-authur)
  - https://github.com/openjdk/jdk/pull/13202 | (8305008: RISC-V: Factor out immediate checking functions from assembler_riscv.inline.hpp)
- Backport jdk17u:
  - https://github.com/openjdk/riscv-port-jdk17u/pull/2 | (8290496: riscv: Fix build warnings-as-errors with GCC 11)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/3 | (8290164: compiler/runtime/TestConstantsInError.java fails on riscv)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/5 | (8285437: riscv: Fix MachNode size mismatch for MacroAssembler::verify_oops*)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/7 | (8287552: riscv: Fix comment typo in li64)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/10 | (8295926: RISC-V: C1: Fix LIRGenerator::do_LibmIntrinsic) 
  - https://github.com/openjdk/riscv-port-jdk17u/pull/12 | (8296448: RISC-V: Fix temp usages of heapbase register killed by MacroAssembler::en/decode_klass_not_null)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/13 | (8291893: riscv: remove fence.i used in user space)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/17 | (8301313: RISC-V: C2: assert(false) failed: bad AD file due to missing match rule)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/18 | (8299847: RISC-V: Improve PrintOptoAssembly output of CMoveI/L nodes) 
  - https://github.com/openjdk/riscv-port-jdk17u/pull/25 | (8300109: RISC-V: Improve code generation for MinI/MaxI nodes)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/26 | (8297715: RISC-V: C2: Use single-bit instructions from the Zbs extension)

## OpenJDK upstream（曹贵）
- Merged & New JDK-mainline PRs:
  - https://github.com/openjdk/jdk/pull/12778 | (8301995: Move invokedynamic resolution information out of ConstantPoolCacheEntry)(as co-authur)
- Backport jdk17u:
  - https://github.com/openjdk/riscv-port-jdk17u/pull/4 | (8293100: RISC-V: Need to save and restore callee-saved FloatRegisters in StubGenerator::generate_call_stub)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/6 | (8294083: RISC-V: Minimal build failed with --disable-precompiled-headers)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/8 | (8296771: RISC-V: C2: assert(false) failed: bad AD file)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/11 | (8287970: riscv: jdk/incubator/vector/*VectorTests failing)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/15 | (8291947: riscv: fail to build after JDK-8290840)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/19 | (8304293: RISC-V: JDK-8276799 missed atomic intrinsic support for C1)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/22 | (8297644: RISC-V: Compilation error when shenandoah is disabled)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/27 | (8305006: Use correct register in riscv_enc_fast_unlock())

## OpenJDK8 backporting （章翔）
代码提交 
-[Fix some errors about include]https://github.com/zhangxiang-plct/jdk8u/pull/304
-[Fix a type error for c1_LIRAssembler_riscv64.cpp]https://github.com/zhangxiang-plct/jdk8u/pull/305
-[Rebuild directory structure]https://github.com/zhangxiang-plct/jdk8u/pull/307
-[Fix SignatureHandlerGenerator]https://github.com/zhangxiang-plct/jdk8u/pull/308
-[Fix a typo about icache_riscv64.cpp]https://github.com/zhangxiang-plct/jdk8u/pull/309
-[Fix lbu in g1_post_barrier_slow_id by adding tempregister]https://github.com/zhangxiang-plct/jdk8u/pull/310
-[Fix include by replacing intrinsicnode.hpp with memnode.hpp]https://github.com/zhangxiang-plct/jdk8u/pull/311
-[Fix methodHandles_riscv64.cpp & gen_write_ref_array_post_barrier]https://github.com/zhangxiang-plct/jdk8u/pull/312
-[Fix is_imm_in_range about #pr191]https://github.com/zhangxiang-plct/jdk8u/pull/313
-[Fix the ARCH and SRCARCH]https://github.com/zhangxiang-plct/jdk8u/pull/314
-[Add riscv64 for sys_clock_getres]https://github.com/zhangxiang-plct/jdk8u/pull/315
-[Fix vmIntrinsics::_linkToVirtual]https://github.com/zhangxiang-plct/jdk8u/pull/316
-[Revert #pr307 and fix branch]https://github.com/zhangxiang-plct/jdk8u/pull/317
-[Fix bs->try_resolve_jobject_in_native for release javac]https://github.com/zhangxiang-plct/jdk8u/pull/318
-[Fix resolve_jobject]https://github.com/zhangxiang-plct/jdk8u/pull/319
-[Add riscv64 for test]https://github.com/zhangxiang-plct/jdk8u/pull/320
-[Fix const static int InterpreterCodeSize = 208 * 1024;]https://github.com/zhangxiang-plct/jdk8u/pull/322
-[Fix RangeCheckStub::emit_code]https://github.com/zhangxiang-plct/jdk8u/pull/323
-[Add riscv64 for test]https://github.com/zhangxiang-plct/jdk8u/pull/324
-[Fix codeCahe in oerv]https://github.com/zhangxiang-plct/jdk8u/pull/326
-[Fix templateTable:branch]https://github.com/zhangxiang-plct/jdk8u/pull/327
-[Fix dacapo-eclipse&tomcat]https://github.com/zhangxiang-plct/jdk8u/pull/328
-[Fix stack_guard_state_offset]https://github.com/zhangxiang-plct/jdk8u/pull/329
-[Fix set_mdp_flag_at]https://github.com/zhangxiang-plct/jdk8u/pull/330
-[Fix lbu in g1_write_barrier_post]https://github.com/zhangxiang-plct/jdk8u/pull/331
-[Fix lwu for form_address in c1]https://github.com/zhangxiang-plct/jdk8u/pull/332
-[Fix ExternalAddress in branch]https://github.com/zhangxiang-plct/jdk8u/pull/333
-[Fix WARNINGS_ARE_ERRORS for oerv]https://github.com/zhangxiang-plct/jdk8u/pull/334
-[Fix LIR_Assembler::typecheck_lir_store]https://github.com/zhangxiang-plct/jdk8u/pull/335
-[Fix profile_return_type due to intrinsic_id_offset_in_bytes]https://github.com/zhangxiang-plct/jdk8u/pull/336
-[Add tlab_refill]https://github.com/zhangxiang-plct/jdk8u/pull/337
-[Fix Matcher::float_in_double/is_CAS]https://github.com/zhangxiang-plct/jdk8u/pull/338
-[Add dtrace_object_alloc_id]https://github.com/zhangxiang-plct/jdk8u/pull/340

测试集情况：
[dacapo]:https://github.com/zhangxiang-plct/jdk8u/issues/253#issuecomment-1378447521
[Spcejvm]:https://github.com/zhangxiang-plct/jdk8u/issues/261
[jtreg]:https://github.com/zhangxiang-plct/jdk8u/issues/321
## Clang/LLVM for RISC-V 相关工作
- 已经提交到主线的patch:
  - [SimplifyCFG] Handle MD_noundef when hoisting common codes https://reviews.llvm.org/D144939 
  - [InstCombine] Combine binary operator of two phi node https://reviews.llvm.org/D145223 
  - [Local] Preserve !nonnull only when K dominate J and K has a !noundef https://reviews.llvm.org/D146799   
  - [Local] Use most generic range if K does not dominate J or K doesn't have a !noundef https://reviews.llvm.org/D142687 
  - [Local] Preserve !align if K dominates J and K has a !noundef https://reviews.llvm.org/D147122
  - [Flang] add space between number and character in print https://reviews.llvm.org/D145768
  - [Flang] Allow compile *.f03, *.f08 file https://reviews.llvm.org/D145845
  - [flang][nfc] Avoid generating external-hello-world by default https://reviews.llvm.org/D145877
  - [Flang][RISCV] Emit target features for RISC-V https://reviews.llvm.org/D145883
  - [flang][nfc] Remove unused codes in idioms.h https://reviews.llvm.org/D146709
  - [LegalizeTypes][RISCV] Add a special case for (add X, -1) to ExpandIntRes_ADDSUB https://reviews.llvm.org/D146635
  - [RISCV]Optimize (riscvisd::select_cc x, 0, ne, x, 1) https://reviews.llvm.org/D146117
  - [RISCV] Return false from shouldFormOverflowOp when type is i8 and i16 https://reviews.llvm.org/D143646

## gollvm 相关工作
- 等待大佬凑空帮忙review

## mold 相关工作

本期没有新的进展

## GNU Toolchain for RISC-V 相关工作

- 支持了Scalar Crypto扩展在gcc中的built-in函数，目前可以利用gcc生成对应的汇编指令：

  https://gcc.gnu.org/git/?p=gcc.git;a=commit;h=89456334473c6b1ea1713740fb5f5191cd0b2235
  
- 正在修改测试RVV的test generator中：

  https://github.com/XYenChi/intrinsic-testcase-generator
  
- 提交了Zbf扩展的gcc patch,在psABI中讨论了bf16的一些细节问题(由于zvfh没有正式ratify，目前暂未支持Zvbf)：

  https://gcc.gnu.org/pipermail/gcc-patches/2023-March/613499.html
  
  https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/367

- Rebase了Zc\*的gcc实现,目前正在解决中断导致zcmp扩展load/store寄存器出错的问题：

  https://github.com/pz9115/riscv-gcc/tree/zc-rebase

  https://github.com/openhwgroup/corev-gcc/issues/30
  
- 修复了Z\*inx在gcc中与浮点扩展冲突检测：

  https://gcc.gnu.org/git/?p=gcc.git;a=commit;h=b2f327b9be81326c9e59fc6da98074c909ac7408
  
- 临近gcc13 release，修复了上游仓库回归测试中发现的一些错误：

  https://gcc.gnu.org/pipermail/gcc-patches/2023-March/614396.html
  
  https://gcc.gnu.org/pipermail/gcc-patches/2023-March/614678.html
  
  https://gcc.gnu.org/pipermail/gcc-patches/2023-March/614847.html
  
- 正在准备RISC-V Profiles在工具链中的实现草案

- 根据Kito的建议，参考LLVM社区，我们开始通过文档记录每次会议的内容和讨论：

  [RISC-V GNU Toolchain Biweekly sync-up call Agenda / Notes 2023](https://docs.google.com/document/d/1JSs-BSlPJ3QYbAb-Add1TlbYx0nOT1ur3jcsITIJ01U) 

## Arch Linux for RISC-V

- Arch Linux RISC-V 移植进度 [Arch Linux RISC-V](https://archriscv.felixc.at/)
  - [core] 256 / 263 (97.33%)
  - [extra] 2992 / 3099 (96.54%)
  - [community] 9108 / 10123 (89.97%)
- Arch Linux RISC-V 软件包 patch 仓库 [archriscv-packages](https://github.com/felixonmars/archriscv-packages) 。 本月合计 [134 PR](https://github.com/felixonmars/archriscv-packages/pulls?q=is%3Apr+is%3Amerged+merged%3A2023-03-01T00%3A00%3A00%2B08%3A00..2023-03-31T23%3A59%3A59%2B08%3A00+is%3Aclosed+) 。
  - [luajit](https://github.com/felixonmars/archriscv-packages/pull/2269)
  - [nodejs](https://github.com/felixonmars/archriscv-packages/pull/2308)
  - [firefox](https://github.com/felixonmars/archriscv-packages/pull/2324)
  - [chromium](https://github.com/felixonmars/archriscv-packages/pull/2294)
  - [percona-server](https://github.com/felixonmars/archriscv-packages/pull/2395)
  - [libreoffice-still](https://github.com/felixonmars/archriscv-packages/pull/2317)
- Upstream:
  - [libosmosdr](https://bugs.archlinux.org/task/77787)
  - libc: [Add user_regs_struct for riscv32/64](https://github.com/rust-lang/libc/pull/3166)
  - boxxy: [refactor: split impl of x86_64 specific code](https://github.com/queer/boxxy/pull/36)
  - pwndbg
    - [Help test heap heuristics](https://github.com/pwndbg/pwndbg/pull/1649)
    - [Support riscv syscall and ABI; Fix riscv retval register](https://github.com/pwndbg/pwndbg/pull/1651)
  - pyalpm: [Add base attr for Package](https://gitlab.archlinux.org/archlinux/pyalpm/-/merge_requests/17)
  - opengv: [Add -march=rv64gc for riscv64 ](https://github.com/laurentkneip/opengv/pull/119)
  - equinox: [Add riscv64 binding](https://github.com/eclipse-equinox/equinox/pull/239)
  - OpenBLAS: [Add missing RISC-V architecture in arch.cmake](https://github.com/xianyi/OpenBLAS/pull/3923)
  - pwntools: [Separate elf arch for riscv32/64](https://github.com/Gallopsled/pwntools/pull/2177)
  - virtiofsd: [Add riscv64 build support](https://gitlab.com/virtio-fs/virtiofsd/-/merge_requests/156)
  - aws-cli-v2: [Force timezone info to fix test failure](https://github.com/aws/aws-cli/pull/7762) 
  - percona-server: [Add RISC-V support ](https://github.com/percona/percona-server/pull/5030)
- Issues:
  - web-ext: [V8 JIT is causing babel to fail with weird errors on riscv64](https://bugs.chromium.org/p/v8/issues/detail?id=13836)
  - gcc: [Spill failure for architecture without CC](https://gcc.gnu.org/bugzilla/show_bug.cgi?id=109347)
  - liboqs: [RISC-V support ](https://github.com/open-quantum-safe/liboqs/issues/1416)
  - systemd: [nspawn: Cannot bind mount directory in host to /proc inside container](https://github.com/systemd/systemd/issues/26897)

## Gentoo for RISC-V

**Stats: 7763/18687, 41.54%** _(https://whale.plctlab.org/riscv/support-statistics/)_

- A total of 58 keywording commits (include non-PLCT team members): https://whale.plctlab.org/riscv/stats/2023_03.txt
  - app-office/libreoffice: Keyword 7.5.1.2 ~riscv
    - commit: [gentoo/gentoo@cbabbe8](https://github.com/gentoo/gentoo/commit/cbabbe89c1440c08655bc23b8b1fba98051e97b0)
      [gentoo/gentoo@28d5a99](https://github.com/gentoo/gentoo/commit/28d5a993618ee5f34dce7b3ef8a4dccddab4f742)
    - bug: https://bugs.gentoo.org/881389
  - app-containers/docker-buildx: Keyword 0.10.4 ~riscv [gentoo/gentoo@307fd60](https://github.com/gentoo/gentoo/commit/307fd60f22e9a71ea9cb07d091328f614c32512f)
  - kde-apps/kgpg: keyword 22.12.3 ~riscv [gentoo/gentoo@1adea9f](https://github.com/gentoo/gentoo/commit/1adea9fe70d13310d3476f382559203f29198f6b)
  - kde-apps/kleopatra: keyword 22.12.3 ~riscv [gentoo/gentoo@cefc456](https://github.com/gentoo/gentoo/commit/cefc45690db3bcea52d4fc0d9420344c23c0912b)
  - kde-misc/plasma-pass: keyword 1.2.1 ~riscv [gentoo/gentoo@2568a0f](https://github.com/gentoo/gentoo/commit/2568a0f99ef8959d1c88d59e98010980bc5f4a6b)
  - x11-misc/rofi: keyword 1.7.5 for ~riscv [gentoo/gentoo@fe510cf](https://github.com/gentoo/gentoo/commit/fe510cf2f87c9c4877a39ae11a34c132aa11619e)
- Update riscv patch for openjdk 11.0.18_p10: https://github.com/gentoo/gentoo/pull/29922
- www-client/firefox-111.0:
  - bug: https://bugs.gentoo.org/903411
  - keyword for ~riscv: [gentoo/gentoo#30386](https://github.com/gentoo/gentoo/pull/30386)
  - enable JIT on riscv: [gentoo/gentoo@5995873](https://github.com/gentoo/gentoo/commit/5995873083cb641b7992d8f82eb1ced0c1e7c187)

## Nixpkgs for RISC-V
- roc-toolkit: fix cross compilation by using scons from buildPackages https://github.com/NixOS/nixpkgs/pull/223840
- pptp: rework packaging, fix cross compilation https://github.com/NixOS/nixpkgs/pull/223842
- appstream: fix cross compilation, set strictDeps https://github.com/NixOS/nixpkgs/pull/223906
- firefox-unwrapped: disable lto, crashreporter and webrtc support on RISC-V as they are not supported yet https://github.com/NixOS/nixpkgs/pull/223921
- tcsh: fix cross compilation https://github.com/NixOS/nixpkgs/pull/224001
- libjxl: add patch to fix build with gcc for RISC-V https://github.com/NixOS/nixpkgs/pull/222282
- libomxil-bellagio: Fix -Wstringop-truncation error https://github.com/NixOS/nixpkgs/pull/218627
- gupnp_1_6: support cross compilation https://github.com/NixOS/nixpkgs/pull/221308
- perlPackages.ModuleBuild: fix cross-compilation https://github.com/NixOS/nixpkgs/pull/222427
- browserpass: support cross compilation by only conditionally running tests https://github.com/NixOS/nixpkgs/pull/221310
- [PATCH] purgatory: fix disabling debug info https://lore.kernel.org/all/20230326153412.63128-1-hi@alyssa.is/

## Guix for RISC-V

- https://issues.guix.gnu.org/61994 fix m17n libs cross-compile.
- https://issues.guix.gnu.org/61995 graphene: fix cross-compile.
- https://issues.guix.gnu.org/62094 gamin: fix riscv64 cross-compile.
- https://issues.guix.gnu.org/62431 libjxr: fix cross-build.
- https://issues.guix.gnu.org/62432 libicns: fix riscv64 cross-build.
- https://issues.guix.gnu.org/62433 jpegoptim: fix riscv64 cross-build.
- https://issues.guix.gnu.org/62438 llvm: fix riscv64 cross-compile.
- https://issues.guix.gnu.org/62544 tcsh: fix riscv64 cross-build.

## Firefox (Spidermonkey) on RV64GCV

## Enable DynamoRIO running on RV64GC

- https://github.com/DynamoRIO/dynamorio/pull/5929 Port tests to RISC-V  64

## OpenCV for RV64GCV

LLVM 16 和 GCC 13 将支持新的 RVV Intrinsic v0.11, 其涉及到 Intrinsic 函数的重命名和部分接口变动，我们已经着手同步更新 OpenCV 内部的相关实现。

- [Issue 22608](https://github.com/opencv/opencv/issues/22608) Incompatible change for RVV intrinsics
- [PR 23383](https://github.com/opencv/opencv/pull/23383) Allow building scalable RVV support with GCC, LLVM 16 support
- [PR 23310](https://github.com/opencv/opencv/pull/23310) Fix HAL compatibility layer

我们还在招募 RISC-V P 扩展移植实习生，欢迎感兴趣的同学加入我们！

- [BJ76 OpenCV RISC-V P 扩展移植实习生](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md#bj76-opencv-risc-v-p-%E6%89%A9%E5%B1%95%E7%A7%BB%E6%A4%8D%E5%AE%9E%E4%B9%A0%E7%94%9F)

## Experimental/simd in LIBCXX

- 上游提交进展：
	- 一个patch已合并进入LLVM上游：
		- [D145652：[libcxx] Add status paper for Parallelism-TS](https://reviews.llvm.org/D145652)
	- 两个patch正在被review，欢迎围观：
		- [D144698：[libcxx] <experimental/simd> Removed original implementations and tests](https://reviews.llvm.org/D144698)
		- [D144362：[libcxx] <experimental/simd> Add ABI tags, class template simd/simd_mask implementations. Add related simd traits and tests.](https://reviews.llvm.org/D145652)

- 使用libcxx上游的type_algorithms.h优化了整体测试架构
- 拆分ABI tag测试框架，减少代码冗余
- 对上游主分支进行一次rebase并修正rebase error

## LuaJIT RV64G porting

The LuaJIT interpreter now fully functions on RV64G(C) Linux and FFI support has been implemented.
Additionally, the JIT backend has undergone some debugging, but more work is still needed to get it up and running.

- DynASM
  - Fix float point instruction rounding mode [infiWang/LuaJIT@1c4b933](https://github.com/infiWang/LuaJIT/commit/1c4b933fb3c183a691e30be5b2ec1edef7a0e5fd)
  - Silent compiler warning [infiWang/LuaJIT@430a0a3](https://github.com/infiWang/LuaJIT/commit/430a0a30525937250ff0de09128a570693a1dc82)
- Interpreter
  - FFI support
    - FFI init [infiWang/LuaJIT@5ab19d9](https://github.com/infiWang/LuaJIT/commit/5ab19d91f1ea298b5cf9aa0f23f3123fa362bc60)
    - Stack pointer alignment fix [infiWang/LuaJIT@d60e93b](https://github.com/infiWang/LuaJIT/commit/d60e93bacea00ac9c7e47d7b6b03e89e969c9a38)
    - BC_IS{EQ,NE}V cdata comparision fix [infiWang/LuaJIT@5ebf7eb](https://github.com/infiWang/LuaJIT/commit/5ebf7eb8012b4aa23eb52b6bac99dfa7b9c1f1f9)
  - Rearange FFI handler layout [infiWang/LuaJIT@ef0f789](https://github.com/infiWang/LuaJIT/commit/ef0f78958a04f04f9f780390ea9b4a2d76639c31)
  - Reallocate TMP register to comply with ABI [infiWang/LuaJIT@c897659](https://github.com/infiWang/LuaJIT/commit/c897659af98f76ed3db588ba696e672ada19d7ae)
  - Misc cleanup
- JIT
  - Fix lj_vmeta_for dispatch [infiWang/LuaJIT@3e1be19](https://github.com/infiWang/LuaJIT/commit/3e1be1920960a3ea972c151afc98ab37a850da4d)

## gem5

## Spike

## QEMU

## box64

3 月份开始给 box64 增加 RISC-V JIT backend，以下是相关的已合并 PR：

### xctan

- [Added DF F0+i FCOMIP and DF /0 FILD opcodes](https://github.com/ptitSeb/box64/pull/649) 
- [Added more D8 opcodes](https://github.com/ptitSeb/box64/pull/646) 
- [Added D8 /0 FADD opcode](https://github.com/ptitSeb/box64/pull/642) 
- [Added more opcodes and optimize printer output](https://github.com/ptitSeb/box64/pull/630) 
- [Fixed register name of float load/store in printer](https://github.com/ptitSeb/box64/pull/621) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/617) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/614) 
- [Added some opcodes](https://github.com/ptitSeb/box64/pull/608) 
- [Added B0 MOV opcode and small optim](https://github.com/ptitSeb/box64/pull/607) 
- [Fixed lr.d and sc.d instruction name in printer](https://github.com/ptitSeb/box64/pull/606) 
- [Added 6B IMUL opcode](https://github.com/ptitSeb/box64/pull/603) 
- [Added {21,23} AND opcode](https://github.com/ptitSeb/box64/pull/602) 
- [Added C0 /{4,5,6,7} opcode](https://github.com/ptitSeb/box64/pull/601) 
- [Added FF /0 INC opcode](https://github.com/ptitSeb/box64/pull/592) 
- [Enable test for RV64 and ARM64 in CI](https://github.com/ptitSeb/box64/pull/583) (co-author)
- [Added 03 ADD opcode](https://github.com/ptitSeb/box64/pull/582) 
- [Added 2B SUB opcode](https://github.com/ptitSeb/box64/pull/580) 
- [Added 3B CMP opcode](https://github.com/ptitSeb/box64/pull/578) 
- [Added 68 PUSH opcode](https://github.com/ptitSeb/box64/pull/575) 
- [Added 98 CWDE opcode](https://github.com/ptitSeb/box64/pull/574) 
- [Added 01 ADD opcode](https://github.com/ptitSeb/box64/pull/573) 
- [Added {C1,D1} /{5,7} opcode and some fixes](https://github.com/ptitSeb/box64/pull/569) 
- [Added {81,83} /0 ADD opcode](https://github.com/ptitSeb/box64/pull/564) 
- [Added C1 /7 SAR opcode](https://github.com/ptitSeb/box64/pull/559) 
- [Added 8B MOV opcode](https://github.com/ptitSeb/box64/pull/555) 

### ksco

- [Added more opcodes](https://github.com/ptitSeb/box64/pull/656) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/655) 
- [Added more SS opcodes](https://github.com/ptitSeb/box64/pull/654) 
- [Added 0F 2E,2F opcode & some fixes in printer](https://github.com/ptitSeb/box64/pull/653) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/651)
- [Added some 66 0F Pxxx opcodes](https://github.com/ptitSeb/box64/pull/650) 
- [Fixed more issues caught by cosim](https://github.com/ptitSeb/box64/pull/647) 
- [Fixed issues caught by newly added cosim framework](https://github.com/ptitSeb/box64/pull/645) 
- [Fixes and some optims](https://github.com/ptitSeb/box64/pull/638) 
- [Fixed minor issues](https://github.com/ptitSeb/box64/pull/636) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/633) 
- [Added more opcodes & some fixes & some optimizations](https://github.com/ptitSeb/box64/pull/632) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/631) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/629) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/628) 
- [Update README](https://github.com/ptitSeb/box64/pull/626)
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/625) 
- [Fixed F7 /6 DIV opcode](https://github.com/ptitSeb/box64/pull/624) 
- [Fixed UFLAG_OP12 helper macro](https://github.com/ptitSeb/box64/pull/623) 
- [Added A5 REP MOVSD opcode](https://github.com/ptitSeb/box64/pull/622) 
- [Added more opcodes and some fixes](https://github.com/ptitSeb/box64/pull/619) 
- [Added more opcodes](https://github.com/ptitSeb/box64/pull/618) 
- [Fixed 88 MOV opcode](https://github.com/ptitSeb/box64/pull/613) 
- [Added more opcode](https://github.com/ptitSeb/box64/pull/612) 
- [Added AB STOSD opcode](https://github.com/ptitSeb/box64/pull/611) 
- [Added 19 SBB opcode](https://github.com/ptitSeb/box64/pull/605) 
- [Added F0 0F C1 LOCK XADD opcode](https://github.com/ptitSeb/box64/pull/604) 
- [Added more opcode](https://github.com/ptitSeb/box64/pull/600) 
- [Added 66 89 MOV opcode](https://github.com/ptitSeb/box64/pull/599) 
- [Added 66 3D CMP opcode](https://github.com/ptitSeb/box64/pull/598) 
- [Added 80 /3 SBB opcode](https://github.com/ptitSeb/box64/pull/597) 
- [Added 80 /4 AND opcode](https://github.com/ptitSeb/box64/pull/594) 
- [Added more opcode](https://github.com/ptitSeb/box64/pull/591) 
- [Fixed BF MOVSX opcode](https://github.com/ptitSeb/box64/pull/590) 
- [Fixed 63 MOVSXD opcode](https://github.com/ptitSeb/box64/pull/589) 
- [Fixed B6 MOVZX opcode](https://github.com/ptitSeb/box64/pull/588) 
- [Added 33 XOR opcode](https://github.com/ptitSeb/box64/pull/587) 
- [A8 TEST opcode](https://github.com/ptitSeb/box64/pull/586) 
- [Avoid copying files](https://github.com/ptitSeb/box64/pull/584) 
- [Enable test for RV64 and ARM64 in CI](https://github.com/ptitSeb/box64/pull/583) (co-author)
- [Added 0F AF IMUL opcode](https://github.com/ptitSeb/box64/pull/579) 
- [Added C1 /(4/6) SHL opcode](https://github.com/ptitSeb/box64/pull/577) 
- [Optimize MOV64 emitter](https://github.com/ptitSeb/box64/pull/572) 
- [Added (81/83) /7 CMP opcode](https://github.com/ptitSeb/box64/pull/571) 
- [Added F3 0F 1E NOP opcode](https://github.com/ptitSeb/box64/pull/570) 
- [Added 80 /7 CMP opcode](https://github.com/ptitSeb/box64/pull/567) 
- [Added C6 MOV opcode](https://github.com/ptitSeb/box64/pull/566) 
- [Added 39 CMP opcode and some fixes](https://github.com/ptitSeb/box64/pull/565) 
- [Added 85 TEST opcode](https://github.com/ptitSeb/box64/pull/563) 
- [Small optimization for 31 XOR opcode](https://github.com/ptitSeb/box64/pull/561) 
- [Added 31 XOR opcode](https://github.com/ptitSeb/box64/pull/560) 
- [Fixed scratch register conflict for SUB](https://github.com/ptitSeb/box64/pull/556) 
- [Added (81/83) SUB opcode](https://github.com/ptitSeb/box64/pull/554) 
- [Added 29 SUB opcode](https://github.com/ptitSeb/box64/pull/553) 
- [Added POP reg opcode](https://github.com/ptitSeb/box64/pull/552) 
- [Add a disassembler for RV64 instructions](https://github.com/ptitSeb/box64/pull/551) 
- [Rv64 dynarec](https://github.com/ptitSeb/box64/pull/550) (co-author)
- [Add initial support for atomic functions](https://github.com/ptitSeb/box64/pull/549) 
- [Simplify arm64 lock file](https://github.com/ptitSeb/box64/pull/544) 
- [Fixed a typo in arm64_lock_incif0](https://github.com/ptitSeb/box64/pull/543) 
- [Get pc from ucontext_t for RV64](https://github.com/ptitSeb/box64/pull/536) 

### 其他（issue）

- [Introducing differential testing to box64 JIT](https://github.com/ptitSeb/box64/issues/634)
- [JIT of vector instructions](https://github.com/ptitSeb/box64/issues/595)
- [Problematic handling of overflow flag with ORI instruction](https://github.com/ptitSeb/box64/issues/568)
- [Running Stardew Valley on VisionFive 2](https://github.com/ptitSeb/box64/issues/635)


## Other Support for RISC-V International

### SAIL/ACT

## 在方舟开源编译器社区的工作

PLCT实验室的史宁宁依然每周在更新方舟编译器社区周报（OpenArkCompiler Weekly），目前已经更新到第155期。

方舟编译器周报每周日晚上通过Repo、知乎、Bilibili和邮件列表发布。

-  Repo: https://github.com/isrc-cas/arkcompiler-materials

-  知乎：https://www.zhihu.com/column/c_1268247974020747264

-  Bilibili：https://www.bilibili.com/read/readlist/rl199373

-  邮件列表及其订阅方式：https://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX

## MLIR

### Upstream MLIR

- [WIP] 新的 Vector Mask 和 Dynamic VL 的提案 (完成草稿版本提交 Google 团队讨论)
    - Integrate vector length configuration with the current mask operation.
    - Create a standalone vector length operation.
    - Integrate dynamic vector representation into ODS.

### Buddy Compiler

Buddy Compiler 的 4 个 EuroLLVM 2023 投稿均被接受，我们 5 月欧洲见！

Buddy Compiler 完成 OSPP 2023 申请，欢迎关注我们的 OSPP 开放项目！

Buddy Compiler 主页地址 - https://buddy-compiler.github.io/

**buddy-caas**

- Buddy Compiler As A Service（Buddy-CAAS）- https://buddy.isrc.ac.cn/

**buddy-mlir**

https://github.com/buddy-compiler/buddy-mlir

- [VectorExp] Add more operations and examples in VectorExp dialect.
- [RVV] Add an option in lowering pass for RV32 intrinsics generation.
- [Gemmini] Add Gemmini dialect and backend. 

**buddy-benchmark**

https://github.com/buddy-compiler/buddy-benchmark

- [Vectorization] Add Gcc loops benchmarks.

## Chisel / FIRRTL （CAAT小队）

## coreboot for riscv

本期没有新的进展

## openocd

本期没有新的进展

## opensbi

- 为desginware添加GPIO支持。[link](https://lists.infradead.org/pipermail/opensbi/2023-March/004618.html)
- cadence串口增加兼容cdns,uart-r1p8。[link](https://lists.infradead.org/pipermail/opensbi/2023-March/004619.html)
- 优化sbi_scratch内存申请的内存对齐代码。[link](https://lists.infradead.org/pipermail/opensbi/2023-March/004667.html)
- Startfive JH7110添加i2c驱动，并添加电源管理芯片支持实现重启和关机。[link](https://lists.infradead.org/pipermail/opensbi/2023-March/004656.html)
- 修正如何检测domain是否包含fw_region。[link](https://lists.infradead.org/pipermail/opensbi/2023-March/004704.html)
- 添加一个计数器分别在sbi_hsm_init之前和sbi_hsm_hart_start_finish之前计数器，防止hotplug hart_start唤醒已启动的核心。[link](https://lists.infradead.org/pipermail/opensbi/2023-March/004713.html) [link](https://lists.infradead.org/pipermail/opensbi/2023-March/004714.html)
- 添加CPPC扩展，这个扩展和ACPI配合用于性能调节，主要定义了一些寄存器给ACPI读写。[link](https://lists.infradead.org/pipermail/opensbi/2023-March/004751.html)
- 修正fw_jump.md文档中用于检测内核太大的示例代码。[link](https://lists.infradead.org/pipermail/opensbi/2023-March/004778.html)
- 修正evenit_idx中的type字段的偏移量。[link](https://lists.infradead.org/pipermail/opensbi/2023-March/004770.html)

## u-boot

本期没有新的进展

## Aya Theorem Prover

## eunomia-bpf

- eunomia-bpf 框架：
  - 修复了 CI 自动发布的一系列问题 [#167](https://github.com/eunomia-bpf/eunomia-bpf/pull/167) [#168](https://github.com/eunomia-bpf/eunomia-bpf/pull/168) [#151](https://github.com/eunomia-bpf/eunomia-bpf/pull/151) [#171](https://github.com/eunomia-bpf/eunomia-bpf/pull/151)
  - 把文档网站移入了主仓库，并且添加了一系列 linter [#161](https://github.com/eunomia-bpf/eunomia-bpf/pull/161) [#163](https://github.com/eunomia-bpf/eunomia-bpf/pull/163) [#165](https://github.com/eunomia-bpf/eunomia-bpf/pull/161) [#177](https://github.com/eunomia-bpf/eunomia-bpf/pull/161)
  - 合并了关于 btfhub 的一系列 PR [#155](https://github.com/eunomia-bpf/eunomia-bpf/pull/155) [#156](https://github.com/eunomia-bpf/eunomia-bpf/pull/156) [#159](https://github.com/eunomia-bpf/eunomia-bpf/pull/159) 
  - 合并了关于 RISC-V 和 MIPS 的移植 [#152](https://github.com/eunomia-bpf/eunomia-bpf/pull/152)
  - 修复了一些 warning [#182](https://github.com/eunomia-bpf/eunomia-bpf/pull/182) [#185](https://github.com/eunomia-bpf/eunomia-bpf/pull/185)
  - 添加了 API endpoint [#169](https://github.com/eunomia-bpf/eunomia-bpf/pull/169)
- wasm-bpf 工具链：
  - 修复了多线程 polling 的错误 [#93](https://github.com/eunomia-bpf/wasm-bpf/issues/93)
  - 允许添加自定义 host 函数 [#88](https://github.com/eunomia-bpf/wasm-bpf/issues/88)
  - 添加了对 stdio 的重定向支持 [#74](https://github.com/eunomia-bpf/wasm-bpf/issues/74)
  - 添加了一大堆单元测试 [#79](https://github.com/eunomia-bpf/wasm-bpf/pull/79) [#68](https://github.com/eunomia-bpf/wasm-bpf/pull/68)
  - 添加了暂停、继续的支持 [#84](https://github.com/eunomia-bpf/wasm-bpf/pull/84)
  - 添加了一系列 CI、nix 等等的支持，并且发布到 crates [#96](https://github.com/eunomia-bpf/wasm-bpf/pull/96) [#95](https://github.com/eunomia-bpf/wasm-bpf/pull/96)
  - 添加和修改了 Rust 和 Go 的 SDK [#98](https://github.com/eunomia-bpf/wasm-bpf/pull/98)
- GPTtrace
  - 使用 llama index 和 ChatGPT API 重构了 GPTtrace 的内容 [#5](https://github.com/eunomia-bpf/GPTtrace/pull/5)
- 使用 ChatGPT 的 eBPF 交互式问答知识库：https://github.com/eunomia-bpf/ebpf-knowledge-base
- 为 OS 大赛添加了一系列赛题：
  - https://github.com/oscomp/proj201-ebpf-optimize
  - https://github.com/oscomp/proj202-Serverless-WASM-AIGC
  - https://github.com/oscomp/proj203-ebpf-virt-gpu
  - https://github.com/oscomp/proj204-eBPF-AIGC
  - https://github.com/oscomp/proj205-eBPF-K8S
- 添加和完善了一系列 eBPF 开发 template，用于快速启动 eBPF 的开发：
  - https://github.com/eunomia-bpf/libbpf-rs-starter-template
  - https://github.com/eunomia-bpf/cilium-ebpf-starter-template
  - https://github.com/eunomia-bpf/libbpf-starter-template
  - https://github.com/eunomia-bpf/eunomia-template
- 继续完善了一下 tutorial [link](https://github.com/eunomia-bpf/bpf-developer-tutorial)

## RISCV平台测试测评工作

本期的工作主要有两项，一是测试了GCC/LLVM的压缩扩展对Code Size的实际影响，二是调研了Flutter/Dart目前对RISC-V的支持情况。

1. RISC-V C扩展和Zce扩展Code Size实测

这里我们测试用到了专用于测试代码体积的benchmark Csibe，在不开压缩指令的情况下，RV64 GCC的代码体积就比LLVM要小2%，RV32要小6%；无论是GCC还是LLVM，C扩展大概可以减少17%的代码体积。gcZce相比于gc优化不大（不到1%），打开Zce之后，开不开c的效果是一样的。RVC指令理想情况是带来20-30%的代码压缩，这里的测试是接近20%。具体细节见：https://zhuanlan.zhihu.com/p/613627968

2. Flutter/Dart在RISC-V上的支持现状

- Flutter支持情况

Flutter在2022年3月就有开发者提议添加对RISC-V的支持，其中包括linux平台的支持，Android平台的支持。

添加RISC-V支持主要的工作有：

a. patches in the engine and Flutter tool to handle RISC-V

b. pre-built Engine snapshots for RISC-V

Issue 117973中开发者提到Flutter针对RV支持的开发，受阻于开发板的性能，需要有远程的RV开发环境支持。目前似乎还没有太多的进展。
- Dart SDK支持情况

Dart SDK目前已经有支持RISC-V的Beta版本（3.0.0-290.3.beta）发布，下载地址：https://dart.dev/get-dart/archive。

同时，也可以自己从源码构建，目前是需要交叉编译，构建指导可以参考：

https://github.com/dart-lang/sdk/wiki/Building-Dart-SDK-for-ARM-or-RISC-V

- Dart SDK Beta for RISCV试用

在Linux上可以创建和运行cli和server的程序，做了简单的cli性能对比（创建和运行一个简单的hello程序）

知乎文档：https://zhuanlan.zhihu.com/p/618200990

## 测试开发相关工作
1. 编写通过api和爬虫方式操作obs以及获取obs数据的相关自动化脚本，包括：

   - 通过api方式分别从 rpm 包名和 spec 文件获取指定工程下指定包版本信息的自动化脚本 https://gitee.com/jean9823/automatic-tool/tree/master/obs_pkgver

   - 通过api获取obs指定工程中所有软件包service文件以及通过爬虫方式获取spec文件并下载到本地的自动化脚本 https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_pkg_downloadfile

   - 通过api将obs中指定工程指定包的Build Flag disable的自动化脚本 https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_set_tag

   - 通过api将obs中指定工程指定包在指定仓库中的log文件下载到本地 https://github.com/isrc-cas/tarsier-oerv/tree/main/scripts/obs_pkg_downloadlog

2. 调研openEuler社区QA SIG测试策略中用到的性能测试工具，在D1 openEuler riscv64中编译、安装和执行测试，并将内容整理成文档，包括有：

   - unixbench：https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8Unixbench%E6%B5%8B%E8%AF%95.md

   - stream：https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8stream%E8%BF%9B%E8%A1%8C%E5%86%85%E5%AD%98%E5%B8%A6%E5%AE%BD%E7%9A%84%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md

   - fio：https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8fio%E8%BF%9B%E8%A1%8C%E7%A3%81%E7%9B%98IO%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md

   - netperf：https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8netperf%E8%BF%9B%E8%A1%8C%E7%BD%91%E7%BB%9C%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md

   - lmbench：https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/%E5%9C%A8openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8lmbench%E8%BF%9B%E8%A1%8C%E7%BB%BC%E5%90%88%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md

3. 调研openEuler社区QA SIG测试策略里的测试内容在openEuler riscv的支持状况 https://docs.qq.com/sheet/DSm93aWhQVUlpT0VJ?tab=BB08J2

## 参考链接

- PLCT2022年开源路线图 https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2022.md
- PLCT实验室的开放职位(社招) https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md
- PLCT实验室的开放职位(实习生) https://github.com/plctlab/weloveinterns/blob/master/open-internships.md
- PLCT Weekly https://github.com/isrc-cas/PLCT-Weekly
- PLCT公开报告的Slides（部分） https://github.com/isrc-cas/PLCT-Open-Reports
