<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIOptimizeExecMaskingPreRA.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIOptimizeExecMaskingPreRA.cpp.html'>SIOptimizeExecMaskingPreRA.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIOptimizeExecMaskingPreRA.cpp ------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass performs exec mask handling peephole optimizations which needs</i></td></tr>
<tr><th id="11">11</th><td><i>/// to be done before register allocation to reduce register pressure.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"si-optimize-exec-masking-pre-ra"</u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="29">29</th><td><b>private</b>:</td></tr>
<tr><th id="30">30</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TRI">TRI</dfn>;</td></tr>
<tr><th id="31">31</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TII">TII</dfn>;</td></tr>
<tr><th id="32">32</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</dfn>;</td></tr>
<tr><th id="33">33</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</dfn>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::AndOpc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::AndOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::AndOpc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..AndOpc">AndOpc</dfn>;</td></tr>
<tr><th id="36">36</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::Andn2Opc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::Andn2Opc' data-type='unsigned int' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::Andn2Opc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..Andn2Opc">Andn2Opc</dfn>;</td></tr>
<tr><th id="37">37</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::OrSaveExecOpc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::OrSaveExecOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::OrSaveExecOpc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..OrSaveExecOpc">OrSaveExecOpc</dfn>;</td></tr>
<tr><th id="38">38</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::XorTermrOpc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::XorTermrOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::XorTermrOpc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..XorTermrOpc">XorTermrOpc</dfn>;</td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="tu decl field" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::CondReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::CondReg' data-type='llvm::MCRegister' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::CondReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..CondReg">CondReg</dfn>;</td></tr>
<tr><th id="40">40</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="tu decl field" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ExecReg' data-type='llvm::MCRegister' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ExecReg">ExecReg</dfn>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::optimizeVcndVcmpPair' data-type='llvm::Register (anonymous namespace)::SIOptimizeExecMaskingPreRA::optimizeVcndVcmpPair(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">optimizeVcndVcmpPair</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1MBB" data-ref-filename="1MBB">MBB</dfn>);</td></tr>
<tr><th id="43">43</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::optimizeElseBranch' data-type='bool (anonymous namespace)::SIOptimizeExecMaskingPreRA::optimizeElseBranch(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">optimizeElseBranch</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="2MBB" data-ref-filename="2MBB">MBB</dfn>);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>public</b>:</td></tr>
<tr><th id="46">46</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ID' data-type='char' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ID">ID</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::SIOptimizeExecMaskingPreRA' data-type='void (anonymous namespace)::SIOptimizeExecMaskingPreRA::SIOptimizeExecMaskingPreRA()' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev" data-ref-filename="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev">SIOptimizeExecMaskingPreRA</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ID' data-use='a' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ID">ID</a>) {</td></tr>
<tr><th id="49">49</th><td>    <a class="ref fn" href="#70" title='llvm::initializeSIOptimizeExecMaskingPreRAPass' data-ref="_ZN4llvm40initializeSIOptimizeExecMaskingPreRAPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm40initializeSIOptimizeExecMaskingPreRAPassERNS_12PassRegistryE">initializeSIOptimizeExecMaskingPreRAPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="50">50</th><td>  }</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::runOnMachineFunction' data-type='bool (anonymous namespace)::SIOptimizeExecMaskingPreRA::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF" data-ref-filename="3MF">MF</dfn>) override;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA11getPassNameEv" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIOptimizeExecMaskingPreRA::getPassName() const' data-ref="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="55">55</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI optimize exec mask operations pre-RA"</q>;</td></tr>
<tr><th id="56">56</th><td>  }</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::getAnalysisUsage' data-type='void (anonymous namespace)::SIOptimizeExecMaskingPreRA::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_126SIOptimizeExecMaskingPreRA16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col4 decl" id="4AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="4AU" data-ref-filename="4AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="59">59</th><td>    <a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU" data-ref-filename="4AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="60">60</th><td>    <a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU" data-ref-filename="4AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="61">61</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU" data-ref-filename="4AU">AU</a></span>);</td></tr>
<tr><th id="62">62</th><td>  }</td></tr>
<tr><th id="63">63</th><td>};</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeSIOptimizeExecMaskingPreRAPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIOptimizeExecMaskingPreRA, DEBUG_TYPE,</td></tr>
<tr><th id="68">68</th><td>                      <q>"SI optimize exec mask operations pre-RA"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="69">69</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="70">70</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;SI optimize exec mask operations pre-RA&quot;, &quot;si-optimize-exec-masking-pre-ra&quot;, &amp;SIOptimizeExecMaskingPreRA::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIOptimizeExecMaskingPreRA&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIOptimizeExecMaskingPreRAPassFlag; void llvm::initializeSIOptimizeExecMaskingPreRAPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIOptimizeExecMaskingPreRAPassFlag, initializeSIOptimizeExecMaskingPreRAPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>, <a class="macro" href="#24" title="&quot;si-optimize-exec-masking-pre-ra&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="71">71</th><td>                    <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI optimize exec mask operations pre-RA"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ID' data-type='char' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIOptimizeExecMaskingPreRAID" title='llvm::SIOptimizeExecMaskingPreRAID' data-ref="llvm::SIOptimizeExecMaskingPreRAID" data-ref-filename="llvm..SIOptimizeExecMaskingPreRAID">SIOptimizeExecMaskingPreRAID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>::<a class="tu ref" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ID' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ID" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ID">ID</a>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm36createSIOptimizeExecMaskingPreRAPassEv" title='llvm::createSIOptimizeExecMaskingPreRAPass' data-ref="_ZN4llvm36createSIOptimizeExecMaskingPreRAPassEv" data-ref-filename="_ZN4llvm36createSIOptimizeExecMaskingPreRAPassEv">createSIOptimizeExecMaskingPreRAPass</dfn>() {</td></tr>
<tr><th id="78">78</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::SIOptimizeExecMaskingPreRA' data-use='c' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev" data-ref-filename="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev">(</a>);</td></tr>
<tr><th id="79">79</th><td>}</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i  data-doc="_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_">// See if there is a def between \p AndIdx and \p SelIdx that needs to live</i></td></tr>
<tr><th id="82">82</th><td><i  data-doc="_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_">// beyond \p AndIdx.</i></td></tr>
<tr><th id="83">83</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_" title='isDefBetween' data-type='bool isDefBetween(const llvm::LiveRange &amp; LR, llvm::SlotIndex AndIdx, llvm::SlotIndex SelIdx)' data-ref="_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_" data-ref-filename="_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_">isDefBetween</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange" data-ref-filename="llvm..LiveRange">LiveRange</a> &amp;<dfn class="local col5 decl" id="5LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="5LR" data-ref-filename="5LR">LR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="6AndIdx" title='AndIdx' data-type='llvm::SlotIndex' data-ref="6AndIdx" data-ref-filename="6AndIdx">AndIdx</dfn>,</td></tr>
<tr><th id="84">84</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col7 decl" id="7SelIdx" title='SelIdx' data-type='llvm::SlotIndex' data-ref="7SelIdx" data-ref-filename="7SelIdx">SelIdx</dfn>) {</td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult" data-ref-filename="llvm..LiveQueryResult">LiveQueryResult</a> <dfn class="local col8 decl" id="8AndLRQ" title='AndLRQ' data-type='llvm::LiveQueryResult' data-ref="8AndLRQ" data-ref-filename="8AndLRQ">AndLRQ</dfn> = <a class="local col5 ref" href="#5LR" title='LR' data-ref="5LR" data-ref-filename="5LR">LR</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#6AndIdx" title='AndIdx' data-ref="6AndIdx" data-ref-filename="6AndIdx">AndIdx</a>);</td></tr>
<tr><th id="86">86</th><td>  <b>return</b> (!<a class="local col8 ref" href="#8AndLRQ" title='AndLRQ' data-ref="8AndLRQ" data-ref-filename="8AndLRQ">AndLRQ</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult6isKillEv" title='llvm::LiveQueryResult::isKill' data-ref="_ZNK4llvm15LiveQueryResult6isKillEv" data-ref-filename="_ZNK4llvm15LiveQueryResult6isKillEv">isKill</a>() &amp;&amp; <a class="local col8 ref" href="#8AndLRQ" title='AndLRQ' data-ref="8AndLRQ" data-ref-filename="8AndLRQ">AndLRQ</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv" data-ref-filename="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>() != <a class="local col5 ref" href="#5LR" title='LR' data-ref="5LR" data-ref-filename="5LR">LR</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" data-ref-filename="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#7SelIdx" title='SelIdx' data-ref="7SelIdx" data-ref-filename="7SelIdx">SelIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult8valueOutEv" title='llvm::LiveQueryResult::valueOut' data-ref="_ZNK4llvm15LiveQueryResult8valueOutEv" data-ref-filename="_ZNK4llvm15LiveQueryResult8valueOutEv">valueOut</a>());</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i  data-doc="_ZL12isDefBetweenRKN4llvm14SIRegisterInfoEPNS_13LiveIntervalsENS_8RegisterERKNS_12MachineInstrES8_">// FIXME: Why do we bother trying to handle physical registers here?</i></td></tr>
<tr><th id="90">90</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12isDefBetweenRKN4llvm14SIRegisterInfoEPNS_13LiveIntervalsENS_8RegisterERKNS_12MachineInstrES8_" title='isDefBetween' data-type='bool isDefBetween(const llvm::SIRegisterInfo &amp; TRI, llvm::LiveIntervals * LIS, llvm::Register Reg, const llvm::MachineInstr &amp; Sel, const llvm::MachineInstr &amp; And)' data-ref="_ZL12isDefBetweenRKN4llvm14SIRegisterInfoEPNS_13LiveIntervalsENS_8RegisterERKNS_12MachineInstrES8_" data-ref-filename="_ZL12isDefBetweenRKN4llvm14SIRegisterInfoEPNS_13LiveIntervalsENS_8RegisterERKNS_12MachineInstrES8_">isDefBetween</dfn>(<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col9 decl" id="9TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="9TRI" data-ref-filename="9TRI">TRI</dfn>,</td></tr>
<tr><th id="91">91</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col0 decl" id="10LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="10LIS" data-ref-filename="10LIS">LIS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="11Reg" title='Reg' data-type='llvm::Register' data-ref="11Reg" data-ref-filename="11Reg">Reg</dfn>,</td></tr>
<tr><th id="92">92</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12Sel" title='Sel' data-type='const llvm::MachineInstr &amp;' data-ref="12Sel" data-ref-filename="12Sel">Sel</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13And" title='And' data-type='const llvm::MachineInstr &amp;' data-ref="13And" data-ref-filename="13And">And</dfn>) {</td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="14AndIdx" title='AndIdx' data-type='llvm::SlotIndex' data-ref="14AndIdx" data-ref-filename="14AndIdx">AndIdx</dfn> = <a class="local col0 ref" href="#10LIS" title='LIS' data-ref="10LIS" data-ref-filename="10LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col3 ref" href="#13And" title='And' data-ref="13And" data-ref-filename="13And">And</a>);</td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="15SelIdx" title='SelIdx' data-type='llvm::SlotIndex' data-ref="15SelIdx" data-ref-filename="15SelIdx">SelIdx</dfn> = <a class="local col0 ref" href="#10LIS" title='LIS' data-ref="10LIS" data-ref-filename="10LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col2 ref" href="#12Sel" title='Sel' data-ref="12Sel" data-ref-filename="12Sel">Sel</a>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <b>if</b> (<a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg" data-ref-filename="11Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="97">97</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_" title='isDefBetween' data-use='c' data-ref="_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_" data-ref-filename="_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_">isDefBetween</a>(<a class="local col0 ref" href="#10LIS" title='LIS' data-ref="10LIS" data-ref-filename="10LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg" data-ref-filename="11Reg">Reg</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#14AndIdx" title='AndIdx' data-ref="14AndIdx" data-ref-filename="14AndIdx">AndIdx</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#15SelIdx" title='SelIdx' data-ref="15SelIdx" data-ref-filename="15SelIdx">SelIdx</a>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col6 decl" id="16UI" title='UI' data-type='llvm::MCRegUnitIterator' data-ref="16UI" data-ref-filename="16UI">UI</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg" data-ref-filename="11Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7asMCRegEv" title='llvm::Register::asMCReg' data-ref="_ZNK4llvm8Register7asMCRegEv" data-ref-filename="_ZNK4llvm8Register7asMCRegEv">asMCReg</a>(), &amp;<a class="local col9 ref" href="#9TRI" title='TRI' data-ref="9TRI" data-ref-filename="9TRI">TRI</a>); <a class="local col6 ref" href="#16UI" title='UI' data-ref="16UI" data-ref-filename="16UI">UI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col6 ref" href="#16UI" title='UI' data-ref="16UI" data-ref-filename="16UI">UI</a>) {</td></tr>
<tr><th id="100">100</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_" title='isDefBetween' data-use='c' data-ref="_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_" data-ref-filename="_ZL12isDefBetweenRKN4llvm9LiveRangeENS_9SlotIndexES3_">isDefBetween</a>(<a class="local col0 ref" href="#10LIS" title='LIS' data-ref="10LIS" data-ref-filename="10LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj" data-ref-filename="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#16UI" title='UI' data-ref="16UI" data-ref-filename="16UI">UI</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#14AndIdx" title='AndIdx' data-ref="14AndIdx" data-ref-filename="14AndIdx">AndIdx</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#15SelIdx" title='SelIdx' data-ref="15SelIdx" data-ref-filename="15SelIdx">SelIdx</a>))</td></tr>
<tr><th id="101">101</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">// Optimize sequence</i></td></tr>
<tr><th id="108">108</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">//    %sel = V_CNDMASK_B32_e64 0, 1, %cc</i></td></tr>
<tr><th id="109">109</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">//    %cmp = V_CMP_NE_U32 1, %1</i></td></tr>
<tr><th id="110">110</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">//    $vcc = S_AND_B64 $exec, %cmp</i></td></tr>
<tr><th id="111">111</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">//    S_CBRANCH_VCC[N]Z</i></td></tr>
<tr><th id="112">112</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">// =&gt;</i></td></tr>
<tr><th id="113">113</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">//    $vcc = S_ANDN2_B64 $exec, %cc</i></td></tr>
<tr><th id="114">114</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">//    S_CBRANCH_VCC[N]Z</i></td></tr>
<tr><th id="115">115</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">//</i></td></tr>
<tr><th id="116">116</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">// It is the negation pattern inserted by DAGCombiner::visitBRCOND() in the</i></td></tr>
<tr><th id="117">117</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">// rebuildSetCC(). We start with S_CBRANCH to avoid exhaustive search, but</i></td></tr>
<tr><th id="118">118</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">// only 3 first instructions are really needed. S_AND_B64 with exec is a</i></td></tr>
<tr><th id="119">119</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">// required part of the pattern since V_CNDMASK_B32 writes zeroes for inactive</i></td></tr>
<tr><th id="120">120</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">// lanes.</i></td></tr>
<tr><th id="121">121</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">//</i></td></tr>
<tr><th id="122">122</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">// Returns %cc register on success.</i></td></tr>
<tr><th id="123">123</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a></td></tr>
<tr><th id="124">124</th><td><a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::optimizeVcndVcmpPair' data-type='llvm::Register (anonymous namespace)::SIOptimizeExecMaskingPreRA::optimizeVcndVcmpPair(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">optimizeVcndVcmpPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB" data-ref-filename="17MBB">MBB</dfn>) {</td></tr>
<tr><th id="125">125</th><td>  <em>auto</em> <dfn class="local col8 decl" id="18I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="18I" data-ref-filename="18I">I</dfn> = <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-use='c' data-ref="_ZN4llvm7find_ifEOT_T0_" data-ref-filename="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB" data-ref-filename="17MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>(), [](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="19MI" data-ref-filename="19MI">MI</dfn>) {</td></tr>
<tr><th id="126">126</th><td>                           <em>unsigned</em> <dfn class="local col0 decl" id="20Opc" title='Opc' data-type='unsigned int' data-ref="20Opc" data-ref-filename="20Opc">Opc</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI" data-ref-filename="19MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="127">127</th><td>                           <b>return</b> <a class="local col0 ref" href="#20Opc" title='Opc' data-ref="20Opc" data-ref-filename="20Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCZ" title='llvm::AMDGPU::S_CBRANCH_VCCZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCZ">S_CBRANCH_VCCZ</a> ||</td></tr>
<tr><th id="128">128</th><td>                                  <a class="local col0 ref" href="#20Opc" title='Opc' data-ref="20Opc" data-ref-filename="20Opc">Opc</a> == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCNZ" title='llvm::AMDGPU::S_CBRANCH_VCCNZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCNZ">S_CBRANCH_VCCNZ</a>; });</td></tr>
<tr><th id="129">129</th><td>  <b>if</b> (<a class="local col8 ref" href="#18I" title='I' data-ref="18I" data-ref-filename="18I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB" data-ref-filename="17MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>().<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv" data-ref-filename="_ZNK4llvm14iterator_range3endEv">end</a>())</td></tr>
<tr><th id="130">130</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="21And" title='And' data-type='llvm::MachineInstr *' data-ref="21And" data-ref-filename="21And">And</dfn> =</td></tr>
<tr><th id="133">133</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::findReachingDef' data-ref="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">findReachingDef</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::CondReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::CondReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::CondReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..CondReg">CondReg</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoSubRegister" title='llvm::AMDGPU::NoSubRegister' data-ref="llvm::AMDGPU::NoSubRegister" data-ref-filename="llvm..AMDGPU..NoSubRegister">NoSubRegister</a>, <span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#18I" title='I' data-ref="18I" data-ref-filename="18I">I</a></span>, <span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>);</td></tr>
<tr><th id="134">134</th><td>  <b>if</b> (!<a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a> || <a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::AndOpc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::AndOpc' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::AndOpc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..AndOpc">AndOpc</a> ||</td></tr>
<tr><th id="135">135</th><td>      !<a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="136">136</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="22AndCC" title='AndCC' data-type='llvm::MachineOperand *' data-ref="22AndCC" data-ref-filename="22AndCC">AndCC</dfn> = &amp;<a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="23CmpReg" title='CmpReg' data-type='llvm::Register' data-ref="23CmpReg" data-ref-filename="23CmpReg">CmpReg</dfn> = <a class="local col2 ref" href="#22AndCC" title='AndCC' data-ref="22AndCC" data-ref-filename="22AndCC">AndCC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="140">140</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24CmpSubReg" title='CmpSubReg' data-type='unsigned int' data-ref="24CmpSubReg" data-ref-filename="24CmpSubReg">CmpSubReg</dfn> = <a class="local col2 ref" href="#22AndCC" title='AndCC' data-ref="22AndCC" data-ref-filename="22AndCC">AndCC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (<a class="local col3 ref" href="#23CmpReg" title='CmpReg' data-ref="23CmpReg" data-ref-filename="23CmpReg">CmpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ExecReg">ExecReg</a>)) {</td></tr>
<tr><th id="142">142</th><td>    <a class="local col2 ref" href="#22AndCC" title='AndCC' data-ref="22AndCC" data-ref-filename="22AndCC">AndCC</a> = &amp;<a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="143">143</th><td>    <a class="local col3 ref" href="#23CmpReg" title='CmpReg' data-ref="23CmpReg" data-ref-filename="23CmpReg">CmpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#22AndCC" title='AndCC' data-ref="22AndCC" data-ref-filename="22AndCC">AndCC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="144">144</th><td>    <a class="local col4 ref" href="#24CmpSubReg" title='CmpSubReg' data-ref="24CmpSubReg" data-ref-filename="24CmpSubReg">CmpSubReg</a> = <a class="local col2 ref" href="#22AndCC" title='AndCC' data-ref="22AndCC" data-ref-filename="22AndCC">AndCC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="145">145</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ExecReg">ExecReg</a>)) {</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="147">147</th><td>  }</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="25Cmp" title='Cmp' data-type='llvm::MachineInstr *' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::findReachingDef' data-ref="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">findReachingDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23CmpReg" title='CmpReg' data-ref="23CmpReg" data-ref-filename="23CmpReg">CmpReg</a>, <a class="local col4 ref" href="#24CmpSubReg" title='CmpSubReg' data-ref="24CmpSubReg" data-ref-filename="24CmpSubReg">CmpSubReg</a>, <span class='refarg'>*<a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a></span>, <span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>);</td></tr>
<tr><th id="150">150</th><td>  <b>if</b> (!<a class="local col5 ref" href="#25Cmp" title='Cmp' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</a> || !(<a class="local col5 ref" href="#25Cmp" title='Cmp' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_U32_e32" title='llvm::AMDGPU::V_CMP_NE_U32_e32' data-ref="llvm::AMDGPU::V_CMP_NE_U32_e32" data-ref-filename="llvm..AMDGPU..V_CMP_NE_U32_e32">V_CMP_NE_U32_e32</a> ||</td></tr>
<tr><th id="151">151</th><td>                <a class="local col5 ref" href="#25Cmp" title='Cmp' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMP_NE_U32_e64" title='llvm::AMDGPU::V_CMP_NE_U32_e64' data-ref="llvm::AMDGPU::V_CMP_NE_U32_e64" data-ref-filename="llvm..AMDGPU..V_CMP_NE_U32_e64">V_CMP_NE_U32_e64</a>) ||</td></tr>
<tr><th id="152">152</th><td>      <a class="local col5 ref" href="#25Cmp" title='Cmp' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="153">153</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="26Op1" title='Op1' data-type='llvm::MachineOperand *' data-ref="26Op1" data-ref-filename="26Op1">Op1</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'>*<a class="local col5 ref" href="#25Cmp" title='Cmp' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="156">156</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="27Op2" title='Op2' data-type='llvm::MachineOperand *' data-ref="27Op2" data-ref-filename="27Op2">Op2</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'>*<a class="local col5 ref" href="#25Cmp" title='Cmp' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (<a class="local col6 ref" href="#26Op1" title='Op1' data-ref="26Op1" data-ref-filename="26Op1">Op1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col7 ref" href="#27Op2" title='Op2' data-ref="27Op2" data-ref-filename="27Op2">Op2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="158">158</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col6 ref" href="#26Op1" title='Op1' data-ref="26Op1" data-ref-filename="26Op1">Op1</a></span>, <span class='refarg'><a class="local col7 ref" href="#27Op2" title='Op2' data-ref="27Op2" data-ref-filename="27Op2">Op2</a></span>);</td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (!<a class="local col6 ref" href="#26Op1" title='Op1' data-ref="26Op1" data-ref-filename="26Op1">Op1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col7 ref" href="#27Op2" title='Op2' data-ref="27Op2" data-ref-filename="27Op2">Op2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col7 ref" href="#27Op2" title='Op2' data-ref="27Op2" data-ref-filename="27Op2">Op2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>1</var>)</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="28SelReg" title='SelReg' data-type='llvm::Register' data-ref="28SelReg" data-ref-filename="28SelReg">SelReg</dfn> = <a class="local col6 ref" href="#26Op1" title='Op1' data-ref="26Op1" data-ref-filename="26Op1">Op1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="163">163</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="29Sel" title='Sel' data-type='llvm::MachineInstr *' data-ref="29Sel" data-ref-filename="29Sel">Sel</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::findReachingDef' data-ref="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">findReachingDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#28SelReg" title='SelReg' data-ref="28SelReg" data-ref-filename="28SelReg">SelReg</a>, <a class="local col6 ref" href="#26Op1" title='Op1' data-ref="26Op1" data-ref-filename="26Op1">Op1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <span class='refarg'>*<a class="local col5 ref" href="#25Cmp" title='Cmp' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</a></span>, <span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>);</td></tr>
<tr><th id="164">164</th><td>  <b>if</b> (!<a class="local col9 ref" href="#29Sel" title='Sel' data-ref="29Sel" data-ref-filename="29Sel">Sel</a> || <a class="local col9 ref" href="#29Sel" title='Sel' data-ref="29Sel" data-ref-filename="29Sel">Sel</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CNDMASK_B32_e64" title='llvm::AMDGPU::V_CNDMASK_B32_e64' data-ref="llvm::AMDGPU::V_CNDMASK_B32_e64" data-ref-filename="llvm..AMDGPU..V_CNDMASK_B32_e64">V_CNDMASK_B32_e64</a>)</td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(*<a class="local col9 ref" href="#29Sel" title='Sel' data-ref="29Sel" data-ref-filename="29Sel">Sel</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0_modifiers" title='llvm::AMDGPU::OpName::src0_modifiers' data-ref="llvm::AMDGPU::OpName::src0_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src0_modifiers">src0_modifiers</a>) ||</td></tr>
<tr><th id="168">168</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::hasModifiersSet' data-ref="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15hasModifiersSetERKNS_12MachineInstrEj">hasModifiersSet</a>(*<a class="local col9 ref" href="#29Sel" title='Sel' data-ref="29Sel" data-ref-filename="29Sel">Sel</a>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1_modifiers" title='llvm::AMDGPU::OpName::src1_modifiers' data-ref="llvm::AMDGPU::OpName::src1_modifiers" data-ref-filename="llvm..AMDGPU..OpName..src1_modifiers">src1_modifiers</a>))</td></tr>
<tr><th id="169">169</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <a class="local col6 ref" href="#26Op1" title='Op1' data-ref="26Op1" data-ref-filename="26Op1">Op1</a> = <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'>*<a class="local col9 ref" href="#29Sel" title='Sel' data-ref="29Sel" data-ref-filename="29Sel">Sel</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src0" title='llvm::AMDGPU::OpName::src0' data-ref="llvm::AMDGPU::OpName::src0" data-ref-filename="llvm..AMDGPU..OpName..src0">src0</a>);</td></tr>
<tr><th id="172">172</th><td>  <a class="local col7 ref" href="#27Op2" title='Op2' data-ref="27Op2" data-ref-filename="27Op2">Op2</a> = <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'>*<a class="local col9 ref" href="#29Sel" title='Sel' data-ref="29Sel" data-ref-filename="29Sel">Sel</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>);</td></tr>
<tr><th id="173">173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="30CC" title='CC' data-type='llvm::MachineOperand *' data-ref="30CC" data-ref-filename="30CC">CC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'>*<a class="local col9 ref" href="#29Sel" title='Sel' data-ref="29Sel" data-ref-filename="29Sel">Sel</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src2" title='llvm::AMDGPU::OpName::src2' data-ref="llvm::AMDGPU::OpName::src2" data-ref-filename="llvm..AMDGPU..OpName..src2">src2</a>);</td></tr>
<tr><th id="174">174</th><td>  <b>if</b> (!<a class="local col6 ref" href="#26Op1" title='Op1' data-ref="26Op1" data-ref-filename="26Op1">Op1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || !<a class="local col7 ref" href="#27Op2" title='Op2' data-ref="27Op2" data-ref-filename="27Op2">Op2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || !<a class="local col0 ref" href="#30CC" title='CC' data-ref="30CC" data-ref-filename="30CC">CC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="175">175</th><td>      <a class="local col6 ref" href="#26Op1" title='Op1' data-ref="26Op1" data-ref-filename="26Op1">Op1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var> || <a class="local col7 ref" href="#27Op2" title='Op2' data-ref="27Op2" data-ref-filename="27Op2">Op2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>1</var>)</td></tr>
<tr><th id="176">176</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="31CCReg" title='CCReg' data-type='llvm::Register' data-ref="31CCReg" data-ref-filename="31CCReg">CCReg</dfn> = <a class="local col0 ref" href="#30CC" title='CC' data-ref="30CC" data-ref-filename="30CC">CC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i>// If there was a def between the select and the and, we would need to move it</i></td></tr>
<tr><th id="181">181</th><td><i>  // to fold this.</i></td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL12isDefBetweenRKN4llvm14SIRegisterInfoEPNS_13LiveIntervalsENS_8RegisterERKNS_12MachineInstrES8_" title='isDefBetween' data-use='c' data-ref="_ZL12isDefBetweenRKN4llvm14SIRegisterInfoEPNS_13LiveIntervalsENS_8RegisterERKNS_12MachineInstrES8_" data-ref-filename="_ZL12isDefBetweenRKN4llvm14SIRegisterInfoEPNS_13LiveIntervalsENS_8RegisterERKNS_12MachineInstrES8_">isDefBetween</a>(*<a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TRI">TRI</a>, <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#31CCReg" title='CCReg' data-ref="31CCReg" data-ref-filename="31CCReg">CCReg</a>, *<a class="local col9 ref" href="#29Sel" title='Sel' data-ref="29Sel" data-ref-filename="29Sel">Sel</a>, *<a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>))</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Folding sequence:\n\t"</q> &lt;&lt; *Sel &lt;&lt; <kbd>'\t'</kbd> &lt;&lt; *Cmp &lt;&lt; <kbd>'\t'</kbd></td></tr>
<tr><th id="186">186</th><td>                    &lt;&lt; *And);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a></span>);</td></tr>
<tr><th id="189">189</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32Andn2" title='Andn2' data-type='llvm::MachineInstr *' data-ref="32Andn2" data-ref-filename="32Andn2">Andn2</dfn> =</td></tr>
<tr><th id="190">190</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB" data-ref-filename="17MBB">MBB</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a></span>, <a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::Andn2Opc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::Andn2Opc' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::Andn2Opc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..Andn2Opc">Andn2Opc</a>),</td></tr>
<tr><th id="191">191</th><td>              <a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="192">192</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ExecReg">ExecReg</a>)</td></tr>
<tr><th id="193">193</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#31CCReg" title='CCReg' data-ref="31CCReg" data-ref-filename="31CCReg">CCReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col0 ref" href="#30CC" title='CC' data-ref="30CC" data-ref-filename="30CC">CC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()), <a class="local col0 ref" href="#30CC" title='CC' data-ref="30CC" data-ref-filename="30CC">CC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="194">194</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="33AndSCC" title='AndSCC' data-type='llvm::MachineOperand &amp;' data-ref="33AndSCC" data-ref-filename="33AndSCC">AndSCC</dfn> = <a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="195">195</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AndSCC.getReg() == AMDGPU::SCC);</td></tr>
<tr><th id="196">196</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="34Andn2SCC" title='Andn2SCC' data-type='llvm::MachineOperand &amp;' data-ref="34Andn2SCC" data-ref-filename="34Andn2SCC">Andn2SCC</dfn> = <a class="local col2 ref" href="#32Andn2" title='Andn2' data-ref="32Andn2" data-ref-filename="32Andn2">Andn2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="197">197</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Andn2SCC.getReg() == AMDGPU::SCC);</td></tr>
<tr><th id="198">198</th><td>  <a class="local col4 ref" href="#34Andn2SCC" title='Andn2SCC' data-ref="34Andn2SCC" data-ref-filename="34Andn2SCC">Andn2SCC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<a class="local col3 ref" href="#33AndSCC" title='AndSCC' data-ref="33AndSCC" data-ref-filename="33AndSCC">AndSCC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>());</td></tr>
<tr><th id="199">199</th><td>  <a class="local col1 ref" href="#21And" title='And' data-ref="21And" data-ref-filename="21And">And</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="200">200</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col2 ref" href="#32Andn2" title='Andn2' data-ref="32Andn2" data-ref-filename="32Andn2">Andn2</a></span>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"=&gt;\n\t"</q> &lt;&lt; *Andn2 &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <i>// Try to remove compare. Cmp value should not used in between of cmp</i></td></tr>
<tr><th id="205">205</th><td><i>  // and s_and_b64 if VCC or just unused if any other register.</i></td></tr>
<tr><th id="206">206</th><td>  <b>if</b> ((<a class="local col3 ref" href="#23CmpReg" title='CmpReg' data-ref="23CmpReg" data-ref-filename="23CmpReg">CmpReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23CmpReg" title='CmpReg' data-ref="23CmpReg" data-ref-filename="23CmpReg">CmpReg</a>)) ||</td></tr>
<tr><th id="207">207</th><td>      (<a class="local col3 ref" href="#23CmpReg" title='CmpReg' data-ref="23CmpReg" data-ref-filename="23CmpReg">CmpReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::CondReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::CondReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::CondReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..CondReg">CondReg</a>) &amp;&amp;</td></tr>
<tr><th id="208">208</th><td>       <span class="namespace">std::</span><span class='tu ref fn' title='std::none_of' data-use='c' data-ref="_ZSt7none_ofT_S_T0_" data-ref-filename="_ZSt7none_ofT_S_T0_">none_of</span>(<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col5 ref" href="#25Cmp" title='Cmp' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()), <a class="local col2 ref" href="#32Andn2" title='Andn2' data-ref="32Andn2" data-ref-filename="32Andn2">Andn2</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(),</td></tr>
<tr><th id="209">209</th><td>                    [&amp;](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="35MI" data-ref-filename="35MI">MI</dfn>) {</td></tr>
<tr><th id="210">210</th><td>                      <b>return</b> <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::CondReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::CondReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::CondReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..CondReg">CondReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TRI">TRI</a>);</td></tr>
<tr><th id="211">211</th><td>                    }))) {</td></tr>
<tr><th id="212">212</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Erasing: "</q> &lt;&lt; *Cmp &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'>*<a class="local col5 ref" href="#25Cmp" title='Cmp' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</a></span>);</td></tr>
<tr><th id="215">215</th><td>    <a class="local col5 ref" href="#25Cmp" title='Cmp' data-ref="25Cmp" data-ref-filename="25Cmp">Cmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>    <i>// Try to remove v_cndmask_b32.</i></td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (<a class="local col8 ref" href="#28SelReg" title='SelReg' data-ref="28SelReg" data-ref-filename="28SelReg">SelReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#28SelReg" title='SelReg' data-ref="28SelReg" data-ref-filename="28SelReg">SelReg</a>)) {</td></tr>
<tr><th id="219">219</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Erasing: "</q> &lt;&lt; *Sel &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'>*<a class="local col9 ref" href="#29Sel" title='Sel' data-ref="29Sel" data-ref-filename="29Sel">Sel</a></span>);</td></tr>
<tr><th id="222">222</th><td>      <a class="local col9 ref" href="#29Sel" title='Sel' data-ref="29Sel" data-ref-filename="29Sel">Sel</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="223">223</th><td>    }</td></tr>
<tr><th id="224">224</th><td>  }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <b>return</b> <a class="local col1 ref" href="#31CCReg" title='CCReg' data-ref="31CCReg" data-ref-filename="31CCReg">CCReg</a>;</td></tr>
<tr><th id="227">227</th><td>}</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">// Optimize sequence</i></td></tr>
<tr><th id="230">230</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">//    %dst = S_OR_SAVEEXEC %src</i></td></tr>
<tr><th id="231">231</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">//    ... instructions not modifying exec ...</i></td></tr>
<tr><th id="232">232</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">//    %tmp = S_AND $exec, %dst</i></td></tr>
<tr><th id="233">233</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">//    $exec = S_XOR_term $exec, %tmp</i></td></tr>
<tr><th id="234">234</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">// =&gt;</i></td></tr>
<tr><th id="235">235</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">//    %dst = S_OR_SAVEEXEC %src</i></td></tr>
<tr><th id="236">236</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">//    ... instructions not modifying exec ...</i></td></tr>
<tr><th id="237">237</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">//    $exec = S_XOR_term $exec, %dst</i></td></tr>
<tr><th id="238">238</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">//</i></td></tr>
<tr><th id="239">239</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">// Clean up potentially unnecessary code added for safety during</i></td></tr>
<tr><th id="240">240</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">// control flow lowering.</i></td></tr>
<tr><th id="241">241</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">//</i></td></tr>
<tr><th id="242">242</th><td><i  data-doc="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">// Return whether any changes were made to MBB.</i></td></tr>
<tr><th id="243">243</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::optimizeElseBranch' data-type='bool (anonymous namespace)::SIOptimizeExecMaskingPreRA::optimizeElseBranch(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">optimizeElseBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="36MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="36MBB" data-ref-filename="36MBB">MBB</dfn>) {</td></tr>
<tr><th id="244">244</th><td>  <b>if</b> (<a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>())</td></tr>
<tr><th id="245">245</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <i>// Check this is an else block.</i></td></tr>
<tr><th id="248">248</th><td>  <em>auto</em> <dfn class="local col7 decl" id="37First" title='First' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="37First" data-ref-filename="37First">First</dfn> = <a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="249">249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38SaveExecMI" title='SaveExecMI' data-type='llvm::MachineInstr &amp;' data-ref="38SaveExecMI" data-ref-filename="38SaveExecMI">SaveExecMI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#37First" title='First' data-ref="37First" data-ref-filename="37First">First</a>;</td></tr>
<tr><th id="250">250</th><td>  <b>if</b> (<a class="local col8 ref" href="#38SaveExecMI" title='SaveExecMI' data-ref="38SaveExecMI" data-ref-filename="38SaveExecMI">SaveExecMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::OrSaveExecOpc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::OrSaveExecOpc' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::OrSaveExecOpc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..OrSaveExecOpc">OrSaveExecOpc</a>)</td></tr>
<tr><th id="251">251</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <em>auto</em> <dfn class="local col9 decl" id="39I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="39I" data-ref-filename="39I">I</dfn> = <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-use='c' data-ref="_ZN4llvm7find_ifEOT_T0_" data-ref-filename="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>(), [<b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="40MI" data-ref-filename="40MI">MI</dfn>) {</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::XorTermrOpc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::XorTermrOpc' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::XorTermrOpc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..XorTermrOpc">XorTermrOpc</a>;</td></tr>
<tr><th id="255">255</th><td>  });</td></tr>
<tr><th id="256">256</th><td>  <b>if</b> (<a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>().<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range3endEv" title='llvm::iterator_range::end' data-ref="_ZNK4llvm14iterator_range3endEv" data-ref-filename="_ZNK4llvm14iterator_range3endEv">end</a>())</td></tr>
<tr><th id="257">257</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41XorTermMI" title='XorTermMI' data-type='llvm::MachineInstr &amp;' data-ref="41XorTermMI" data-ref-filename="41XorTermMI">XorTermMI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a>;</td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col1 ref" href="#41XorTermMI" title='XorTermMI' data-ref="41XorTermMI" data-ref-filename="41XorTermMI">XorTermMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ExecReg">ExecReg</a>))</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="42SavedExecReg" title='SavedExecReg' data-type='llvm::Register' data-ref="42SavedExecReg" data-ref-filename="42SavedExecReg">SavedExecReg</dfn> = <a class="local col8 ref" href="#38SaveExecMI" title='SaveExecMI' data-ref="38SaveExecMI" data-ref-filename="38SaveExecMI">SaveExecMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="264">264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="43DstReg" title='DstReg' data-type='llvm::Register' data-ref="43DstReg" data-ref-filename="43DstReg">DstReg</dfn> = <a class="local col1 ref" href="#41XorTermMI" title='XorTermMI' data-ref="41XorTermMI" data-ref-filename="41XorTermMI">XorTermMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <i>// Find potentially unnecessary S_AND</i></td></tr>
<tr><th id="267">267</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44AndExecMI" title='AndExecMI' data-type='llvm::MachineInstr *' data-ref="44AndExecMI" data-ref-filename="44AndExecMI">AndExecMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="268">268</th><td>  <a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="269">269</th><td>  <b>while</b> (<a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#37First" title='First' data-ref="37First" data-ref-filename="37First">First</a> &amp;&amp; !<a class="local col4 ref" href="#44AndExecMI" title='AndExecMI' data-ref="44AndExecMI" data-ref-filename="44AndExecMI">AndExecMI</a>) {</td></tr>
<tr><th id="270">270</th><td>    <b>if</b> (<a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::AndOpc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::AndOpc' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::AndOpc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..AndOpc">AndOpc</a> &amp;&amp; <a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col3 ref" href="#43DstReg" title='DstReg' data-ref="43DstReg" data-ref-filename="43DstReg">DstReg</a> &amp;&amp;</td></tr>
<tr><th id="271">271</th><td>        <a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ExecReg">ExecReg</a>))</td></tr>
<tr><th id="272">272</th><td>      <a class="local col4 ref" href="#44AndExecMI" title='AndExecMI' data-ref="44AndExecMI" data-ref-filename="44AndExecMI">AndExecMI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a>;</td></tr>
<tr><th id="273">273</th><td>    <a class="local col9 ref" href="#39I" title='I' data-ref="39I" data-ref-filename="39I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEi" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEi">--</a>;</td></tr>
<tr><th id="274">274</th><td>  }</td></tr>
<tr><th id="275">275</th><td>  <b>if</b> (!<a class="local col4 ref" href="#44AndExecMI" title='AndExecMI' data-ref="44AndExecMI" data-ref-filename="44AndExecMI">AndExecMI</a>)</td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <i>// Check for exec modifying instructions.</i></td></tr>
<tr><th id="279">279</th><td><i>  // Note: exec defs do not create live ranges beyond the</i></td></tr>
<tr><th id="280">280</th><td><i>  // instruction so isDefBetween cannot be used.</i></td></tr>
<tr><th id="281">281</th><td><i>  // Instead just check that the def segments are adjacent.</i></td></tr>
<tr><th id="282">282</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="45StartIdx" title='StartIdx' data-type='llvm::SlotIndex' data-ref="45StartIdx" data-ref-filename="45StartIdx">StartIdx</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col8 ref" href="#38SaveExecMI" title='SaveExecMI' data-ref="38SaveExecMI" data-ref-filename="38SaveExecMI">SaveExecMI</a>);</td></tr>
<tr><th id="283">283</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="46EndIdx" title='EndIdx' data-type='llvm::SlotIndex' data-ref="46EndIdx" data-ref-filename="46EndIdx">EndIdx</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col4 ref" href="#44AndExecMI" title='AndExecMI' data-ref="44AndExecMI" data-ref-filename="44AndExecMI">AndExecMI</a>);</td></tr>
<tr><th id="284">284</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col7 decl" id="47UI" title='UI' data-type='llvm::MCRegUnitIterator' data-ref="47UI" data-ref-filename="47UI">UI</dfn><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ExecReg">ExecReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TRI">TRI</a>); <a class="local col7 ref" href="#47UI" title='UI' data-ref="47UI" data-ref-filename="47UI">UI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#47UI" title='UI' data-ref="47UI" data-ref-filename="47UI">UI</a>) {</td></tr>
<tr><th id="285">285</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange" data-ref-filename="llvm..LiveRange">LiveRange</a> &amp;<dfn class="local col8 decl" id="48RegUnit" title='RegUnit' data-type='llvm::LiveRange &amp;' data-ref="48RegUnit" data-ref-filename="48RegUnit">RegUnit</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj" data-ref-filename="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#47UI" title='UI' data-ref="47UI" data-ref-filename="47UI">UI</a>);</td></tr>
<tr><th id="286">286</th><td>    <b>if</b> (<a class="local col8 ref" href="#48RegUnit" title='RegUnit' data-ref="48RegUnit" data-ref-filename="48RegUnit">RegUnit</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE" data-ref-filename="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#45StartIdx" title='StartIdx' data-ref="45StartIdx" data-ref-filename="45StartIdx">StartIdx</a>) != <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="local col8 ref" href="#48RegUnit" title='RegUnit' data-ref="48RegUnit" data-ref-filename="48RegUnit">RegUnit</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE" data-ref-filename="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#46EndIdx" title='EndIdx' data-ref="46EndIdx" data-ref-filename="46EndIdx">EndIdx</a>)))</td></tr>
<tr><th id="287">287</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// Remove unnecessary S_AND</i></td></tr>
<tr><th id="291">291</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE">removeInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#42SavedExecReg" title='SavedExecReg' data-ref="42SavedExecReg" data-ref-filename="42SavedExecReg">SavedExecReg</a>);</td></tr>
<tr><th id="292">292</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE">removeInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#43DstReg" title='DstReg' data-ref="43DstReg" data-ref-filename="43DstReg">DstReg</a>);</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <a class="local col8 ref" href="#38SaveExecMI" title='SaveExecMI' data-ref="38SaveExecMI" data-ref-filename="38SaveExecMI">SaveExecMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#43DstReg" title='DstReg' data-ref="43DstReg" data-ref-filename="43DstReg">DstReg</a>);</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'>*<a class="local col4 ref" href="#44AndExecMI" title='AndExecMI' data-ref="44AndExecMI" data-ref-filename="44AndExecMI">AndExecMI</a></span>);</td></tr>
<tr><th id="297">297</th><td>  <a class="local col4 ref" href="#44AndExecMI" title='AndExecMI' data-ref="44AndExecMI" data-ref-filename="44AndExecMI">AndExecMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#43DstReg" title='DstReg' data-ref="43DstReg" data-ref-filename="43DstReg">DstReg</a>);</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="302">302</th><td>}</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA">SIOptimizeExecMaskingPreRA</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::runOnMachineFunction' data-type='bool (anonymous namespace)::SIOptimizeExecMaskingPreRA::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="49MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="49MF" data-ref-filename="49MF">MF</dfn>) {</td></tr>
<tr><th id="305">305</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="50ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="50ST" data-ref-filename="50ST">ST</dfn> = <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="309">309</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TRI' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TRI">TRI</a> = <a class="local col0 ref" href="#50ST" title='ST' data-ref="50ST" data-ref-filename="50ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="310">310</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::TII' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::TII" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..TII">TII</a> = <a class="local col0 ref" href="#50ST" title='ST' data-ref="50ST" data-ref-filename="50ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="311">311</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</a> = &amp;<a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="312">312</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="51Wave32" title='Wave32' data-type='const bool' data-ref="51Wave32" data-ref-filename="51Wave32">Wave32</dfn> = <a class="local col0 ref" href="#50ST" title='ST' data-ref="50ST" data-ref-filename="50ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>();</td></tr>
<tr><th id="315">315</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::AndOpc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::AndOpc' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::AndOpc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..AndOpc">AndOpc</a> = <a class="local col1 ref" href="#51Wave32" title='Wave32' data-ref="51Wave32" data-ref-filename="51Wave32">Wave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>;</td></tr>
<tr><th id="316">316</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::Andn2Opc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::Andn2Opc' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::Andn2Opc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..Andn2Opc">Andn2Opc</a> = <a class="local col1 ref" href="#51Wave32" title='Wave32' data-ref="51Wave32" data-ref-filename="51Wave32">Wave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32" title='llvm::AMDGPU::S_ANDN2_B32' data-ref="llvm::AMDGPU::S_ANDN2_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32">S_ANDN2_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64" title='llvm::AMDGPU::S_ANDN2_B64' data-ref="llvm::AMDGPU::S_ANDN2_B64" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64">S_ANDN2_B64</a>;</td></tr>
<tr><th id="317">317</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::OrSaveExecOpc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::OrSaveExecOpc' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::OrSaveExecOpc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..OrSaveExecOpc">OrSaveExecOpc</a> =</td></tr>
<tr><th id="318">318</th><td>      <a class="local col1 ref" href="#51Wave32" title='Wave32' data-ref="51Wave32" data-ref-filename="51Wave32">Wave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B32" title='llvm::AMDGPU::S_OR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B32">S_OR_SAVEEXEC_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B64" title='llvm::AMDGPU::S_OR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B64">S_OR_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="319">319</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::XorTermrOpc" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::XorTermrOpc' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::XorTermrOpc" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..XorTermrOpc">XorTermrOpc</a> = <a class="local col1 ref" href="#51Wave32" title='Wave32' data-ref="51Wave32" data-ref-filename="51Wave32">Wave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32_term" title='llvm::AMDGPU::S_XOR_B32_term' data-ref="llvm::AMDGPU::S_XOR_B32_term" data-ref-filename="llvm..AMDGPU..S_XOR_B32_term">S_XOR_B32_term</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64_term" title='llvm::AMDGPU::S_XOR_B64_term' data-ref="llvm::AMDGPU::S_XOR_B64_term" data-ref-filename="llvm..AMDGPU..S_XOR_B64_term">S_XOR_B64_term</a>;</td></tr>
<tr><th id="320">320</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::CondReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::CondReg' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::CondReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..CondReg">CondReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>::<a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegister4fromEj" title='llvm::MCRegister::from' data-ref="_ZN4llvm10MCRegister4fromEj" data-ref-filename="_ZN4llvm10MCRegister4fromEj">from</a>(<a class="local col1 ref" href="#51Wave32" title='Wave32' data-ref="51Wave32" data-ref-filename="51Wave32">Wave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>);</td></tr>
<tr><th id="321">321</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ExecReg' data-use='w' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ExecReg">ExecReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>::<a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegister4fromEj" title='llvm::MCRegister::from' data-ref="_ZN4llvm10MCRegister4fromEj" data-ref-filename="_ZN4llvm10MCRegister4fromEj">from</a>(<a class="local col1 ref" href="#51Wave32" title='Wave32' data-ref="51Wave32" data-ref-filename="51Wave32">Wave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>);</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="local col2 decl" id="52RecalcRegs" title='RecalcRegs' data-type='DenseSet&lt;llvm::Register&gt;' data-ref="52RecalcRegs" data-ref-filename="52RecalcRegs">RecalcRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#279" title='llvm::DenseSet&lt;llvm::Register, llvm::DenseMapInfo&lt;llvm::Register&gt; &gt;::DenseSetImpl' data-ref="_ZN4llvm8DenseSetINS_8RegisterENS_12DenseMapInfoIS1_EEECI1NS_6detail12DenseSetImplIS1_NS_8DenseMapIS1_NS5_13DenseSetEmptyES3_NS5_12DenseSetPairIS1_EEE9067655" data-ref-filename="_ZN4llvm8DenseSetINS_8RegisterENS_12DenseMapInfoIS1_EEECI1NS_6detail12DenseSetImplIS1_NS_8DenseMapIS1_NS5_13DenseSetEmptyES3_NS5_12DenseSetPairIS1_EEE9067655">(</a>{<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a>, <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_HI" title='llvm::AMDGPU::EXEC_HI' data-ref="llvm::AMDGPU::EXEC_HI" data-ref-filename="llvm..AMDGPU..EXEC_HI">EXEC_HI</a>});</td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <dfn class="local col3 decl" id="53Changed" title='Changed' data-type='bool' data-ref="53Changed" data-ref-filename="53Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="54MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="54MBB" data-ref-filename="54MBB">MBB</dfn> : <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF" data-ref-filename="49MF">MF</a>) {</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::optimizeElseBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE">optimizeElseBranch</a>(<span class='refarg'><a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB" data-ref-filename="54MBB">MBB</a></span>)) {</td></tr>
<tr><th id="329">329</th><td>      <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs" data-ref-filename="52RecalcRegs">RecalcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>);</td></tr>
<tr><th id="330">330</th><td>      <a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed" data-ref-filename="53Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="331">331</th><td>    }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><dfn class="local col5 decl" id="55Reg" title='Reg' data-type='llvm::Register' data-ref="55Reg" data-ref-filename="55Reg"><a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg" data-ref-filename="55Reg">Reg</a></dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::optimizeVcndVcmpPair' data-use='c' data-ref="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE">optimizeVcndVcmpPair</a>(<span class='refarg'><a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB" data-ref-filename="54MBB">MBB</a></span>)) {</td></tr>
<tr><th id="334">334</th><td>      <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs" data-ref-filename="52RecalcRegs">RecalcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg" data-ref-filename="55Reg">Reg</a>);</td></tr>
<tr><th id="335">335</th><td>      <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs" data-ref-filename="52RecalcRegs">RecalcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_LO" title='llvm::AMDGPU::VCC_LO' data-ref="llvm::AMDGPU::VCC_LO" data-ref-filename="llvm..AMDGPU..VCC_LO">VCC_LO</a>);</td></tr>
<tr><th id="336">336</th><td>      <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs" data-ref-filename="52RecalcRegs">RecalcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC_HI" title='llvm::AMDGPU::VCC_HI' data-ref="llvm::AMDGPU::VCC_HI" data-ref-filename="llvm..AMDGPU..VCC_HI">VCC_HI</a>);</td></tr>
<tr><th id="337">337</th><td>      <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs" data-ref-filename="52RecalcRegs">RecalcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SCC" title='llvm::AMDGPU::SCC' data-ref="llvm::AMDGPU::SCC" data-ref-filename="llvm..AMDGPU..SCC">SCC</a>);</td></tr>
<tr><th id="338">338</th><td>      <a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed" data-ref-filename="53Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="339">339</th><td>    }</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>    <i>// Try to remove unneeded instructions before s_endpgm.</i></td></tr>
<tr><th id="342">342</th><td>    <b>if</b> (<a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB" data-ref-filename="54MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>()) {</td></tr>
<tr><th id="343">343</th><td>      <b>if</b> (<a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB" data-ref-filename="54MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>())</td></tr>
<tr><th id="344">344</th><td>        <b>continue</b>;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>      <i>// Skip this if the endpgm has any implicit uses, otherwise we would need</i></td></tr>
<tr><th id="347">347</th><td><i>      // to be careful to update / remove them.</i></td></tr>
<tr><th id="348">348</th><td><i>      // S_ENDPGM always has a single imm operand that is not used other than to</i></td></tr>
<tr><th id="349">349</th><td><i>      // end up in the encoding</i></td></tr>
<tr><th id="350">350</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56Term" title='Term' data-type='llvm::MachineInstr &amp;' data-ref="56Term" data-ref-filename="56Term">Term</dfn> = <a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB" data-ref-filename="54MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZN4llvm17MachineBasicBlock4backEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4backEv">back</a>();</td></tr>
<tr><th id="351">351</th><td>      <b>if</b> (<a class="local col6 ref" href="#56Term" title='Term' data-ref="56Term" data-ref-filename="56Term">Term</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ENDPGM" title='llvm::AMDGPU::S_ENDPGM' data-ref="llvm::AMDGPU::S_ENDPGM" data-ref-filename="llvm..AMDGPU..S_ENDPGM">S_ENDPGM</a> || <a class="local col6 ref" href="#56Term" title='Term' data-ref="56Term" data-ref-filename="56Term">Term</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>1</var>)</td></tr>
<tr><th id="352">352</th><td>        <b>continue</b>;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>*, <var>4</var>&gt; <dfn class="local col7 decl" id="57Blocks" title='Blocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="57Blocks" data-ref-filename="57Blocks">Blocks</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E">(</a>{&amp;<a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB" data-ref-filename="54MBB">MBB</a>});</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>      <b>while</b> (!<a class="local col7 ref" href="#57Blocks" title='Blocks' data-ref="57Blocks" data-ref-filename="57Blocks">Blocks</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="357">357</th><td>        <em>auto</em> <dfn class="local col8 decl" id="58CurBB" title='CurBB' data-type='llvm::MachineBasicBlock *' data-ref="58CurBB" data-ref-filename="58CurBB">CurBB</dfn> = <a class="local col7 ref" href="#57Blocks" title='Blocks' data-ref="57Blocks" data-ref-filename="57Blocks">Blocks</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="358">358</th><td>        <em>auto</em> <dfn class="local col9 decl" id="59I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="59I" data-ref-filename="59I">I</dfn> = <a class="local col8 ref" href="#58CurBB" title='CurBB' data-ref="58CurBB" data-ref-filename="58CurBB">CurBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col0 decl" id="60E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="60E" data-ref-filename="60E">E</dfn> = <a class="local col8 ref" href="#58CurBB" title='CurBB' data-ref="58CurBB" data-ref-filename="58CurBB">CurBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="359">359</th><td>        <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#60E" title='E' data-ref="60E" data-ref-filename="60E">E</a>) {</td></tr>
<tr><th id="360">360</th><td>          <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>() || <a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ENDPGM" title='llvm::AMDGPU::S_ENDPGM' data-ref="llvm::AMDGPU::S_ENDPGM" data-ref-filename="llvm..AMDGPU..S_ENDPGM">S_ENDPGM</a>)</td></tr>
<tr><th id="361">361</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a>;</td></tr>
<tr><th id="362">362</th><td>          <b>else</b> <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="363">363</th><td>            <b>continue</b>;</td></tr>
<tr><th id="364">364</th><td>        }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>        <b>while</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#60E" title='E' data-ref="60E" data-ref-filename="60E">E</a>) {</td></tr>
<tr><th id="367">367</th><td>          <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="368">368</th><td>            <a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a>);</td></tr>
<tr><th id="369">369</th><td>            <b>continue</b>;</td></tr>
<tr><th id="370">370</th><td>          }</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>          <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>() || <a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() ||</td></tr>
<tr><th id="373">373</th><td>              <a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="374">374</th><td>            <b>break</b>;</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="377">377</th><td>                     &lt;&lt; <q>"Removing no effect instruction: "</q> &lt;&lt; *I &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>          <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="61Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="61Op" data-ref-filename="61Op">Op</dfn> : <a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="380">380</th><td>            <b>if</b> (<a class="local col1 ref" href="#61Op" title='Op' data-ref="61Op" data-ref-filename="61Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="381">381</th><td>              <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs" data-ref-filename="52RecalcRegs">RecalcRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col1 ref" href="#61Op" title='Op' data-ref="61Op" data-ref-filename="61Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="382">382</th><td>          }</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>          <em>auto</em> <dfn class="local col2 decl" id="62Next" title='Next' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="62Next" data-ref-filename="62Next">Next</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a>);</td></tr>
<tr><th id="385">385</th><td>          <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a></span>);</td></tr>
<tr><th id="386">386</th><td>          <a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="387">387</th><td>          <a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEaSERKS2_">=</a> <a class="local col2 ref" href="#62Next" title='Next' data-ref="62Next" data-ref-filename="62Next">Next</a>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>          <a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed" data-ref-filename="53Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="390">390</th><td>        }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>        <b>if</b> (<a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#60E" title='E' data-ref="60E" data-ref-filename="60E">E</a>)</td></tr>
<tr><th id="393">393</th><td>          <b>continue</b>;</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>        <i>// Try to ascend predecessors.</i></td></tr>
<tr><th id="396">396</th><td>        <b>for</b> (<em>auto</em> *<dfn class="local col3 decl" id="63Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="63Pred" data-ref-filename="63Pred">Pred</dfn> : <a class="local col8 ref" href="#58CurBB" title='CurBB' data-ref="58CurBB" data-ref-filename="58CurBB">CurBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="397">397</th><td>          <b>if</b> (<a class="local col3 ref" href="#63Pred" title='Pred' data-ref="63Pred" data-ref-filename="63Pred">Pred</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <var>1</var>)</td></tr>
<tr><th id="398">398</th><td>            <a class="local col7 ref" href="#57Blocks" title='Blocks' data-ref="57Blocks" data-ref-filename="57Blocks">Blocks</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col3 ref" href="#63Pred" title='Pred' data-ref="63Pred" data-ref-filename="63Pred">Pred</a>);</td></tr>
<tr><th id="399">399</th><td>        }</td></tr>
<tr><th id="400">400</th><td>      }</td></tr>
<tr><th id="401">401</th><td>      <b>continue</b>;</td></tr>
<tr><th id="402">402</th><td>    }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>    <i>// If the only user of a logical operation is move to exec, fold it now</i></td></tr>
<tr><th id="405">405</th><td><i>    // to prevent forming of saveexec. I.e:</i></td></tr>
<tr><th id="406">406</th><td><i>    //</i></td></tr>
<tr><th id="407">407</th><td><i>    //    %0:sreg_64 = COPY $exec</i></td></tr>
<tr><th id="408">408</th><td><i>    //    %1:sreg_64 = S_AND_B64 %0:sreg_64, %2:sreg_64</i></td></tr>
<tr><th id="409">409</th><td><i>    // =&gt;</i></td></tr>
<tr><th id="410">410</th><td><i>    //    %1 = S_AND_B64 $exec, %2:sreg_64</i></td></tr>
<tr><th id="411">411</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="64ScanThreshold" title='ScanThreshold' data-type='unsigned int' data-ref="64ScanThreshold" data-ref-filename="64ScanThreshold">ScanThreshold</dfn> = <var>10</var>;</td></tr>
<tr><th id="412">412</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="65I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="65I" data-ref-filename="65I">I</dfn> = <a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB" data-ref-filename="54MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col6 decl" id="66E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="66E" data-ref-filename="66E">E</dfn> = <a class="local col4 ref" href="#54MBB" title='MBB' data-ref="54MBB" data-ref-filename="54MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#66E" title='E' data-ref="66E" data-ref-filename="66E">E</a></td></tr>
<tr><th id="413">413</th><td>         &amp;&amp; <a class="local col4 ref" href="#64ScanThreshold" title='ScanThreshold' data-ref="64ScanThreshold" data-ref-filename="64ScanThreshold">ScanThreshold</a>--; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a>) {</td></tr>
<tr><th id="414">414</th><td>      <i>// Continue scanning if this is not a full exec copy</i></td></tr>
<tr><th id="415">415</th><td>      <b>if</b> (!(<a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>() &amp;&amp; <a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ExecReg">ExecReg</a>)))</td></tr>
<tr><th id="416">416</th><td>        <b>continue</b>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="67SavedExec" title='SavedExec' data-type='llvm::Register' data-ref="67SavedExec" data-ref-filename="67SavedExec">SavedExec</dfn> = <a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="419">419</th><td>      <b>if</b> (<a class="local col7 ref" href="#67SavedExec" title='SavedExec' data-ref="67SavedExec" data-ref-filename="67SavedExec">SavedExec</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67SavedExec" title='SavedExec' data-ref="67SavedExec" data-ref-filename="67SavedExec">SavedExec</a>) &amp;&amp;</td></tr>
<tr><th id="420">420</th><td>          <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE">use_instr_nodbg_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67SavedExec" title='SavedExec' data-ref="67SavedExec" data-ref-filename="67SavedExec">SavedExec</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() ==</td></tr>
<tr><th id="421">421</th><td>              <a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) {</td></tr>
<tr><th id="422">422</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Redundant EXEC COPY: "</q> &lt;&lt; *I &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="423">423</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a></span>);</td></tr>
<tr><th id="424">424</th><td>        <a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="425">425</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67SavedExec" title='SavedExec' data-ref="67SavedExec" data-ref-filename="67SavedExec">SavedExec</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::ExecReg' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::ExecReg" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..ExecReg">ExecReg</a>);</td></tr>
<tr><th id="426">426</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE">removeInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67SavedExec" title='SavedExec' data-ref="67SavedExec" data-ref-filename="67SavedExec">SavedExec</a>);</td></tr>
<tr><th id="427">427</th><td>        <a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed" data-ref-filename="53Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="428">428</th><td>      }</td></tr>
<tr><th id="429">429</th><td>      <b>break</b>;</td></tr>
<tr><th id="430">430</th><td>    }</td></tr>
<tr><th id="431">431</th><td>  }</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <b>if</b> (<a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed" data-ref-filename="53Changed">Changed</a>) {</td></tr>
<tr><th id="434">434</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="68Reg" title='Reg' data-type='llvm::Register' data-ref="68Reg" data-ref-filename="68Reg">Reg</dfn> : <a class="local col2 ref" href="#52RecalcRegs" title='RecalcRegs' data-ref="52RecalcRegs" data-ref-filename="52RecalcRegs">RecalcRegs</a>) {</td></tr>
<tr><th id="435">435</th><td>      <b>if</b> (<a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg" data-ref-filename="68Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="436">436</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE">removeInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg" data-ref-filename="68Reg">Reg</a>);</td></tr>
<tr><th id="437">437</th><td>        <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::MRI' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::MRI" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9reg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::reg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9reg_emptyENS_8RegisterE">reg_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg" data-ref-filename="68Reg">Reg</a>))</td></tr>
<tr><th id="438">438</th><td>          <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg" data-ref-filename="68Reg">Reg</a>);</td></tr>
<tr><th id="439">439</th><td>      } <b>else</b> {</td></tr>
<tr><th id="440">440</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" title='(anonymous namespace)::SIOptimizeExecMaskingPreRA::LIS' data-use='r' data-ref="(anonymousnamespace)::SIOptimizeExecMaskingPreRA::LIS" data-ref-filename="(anonymousnamespace)..SIOptimizeExecMaskingPreRA..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE" title='llvm::LiveIntervals::removeAllRegUnitsForPhysReg' data-ref="_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE" data-ref-filename="_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE">removeAllRegUnitsForPhysReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#68Reg" title='Reg' data-ref="68Reg" data-ref-filename="68Reg">Reg</a>);</td></tr>
<tr><th id="441">441</th><td>      }</td></tr>
<tr><th id="442">442</th><td>    }</td></tr>
<tr><th id="443">443</th><td>  }</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <b>return</b> <a class="local col3 ref" href="#53Changed" title='Changed' data-ref="53Changed" data-ref-filename="53Changed">Changed</a>;</td></tr>
<tr><th id="446">446</th><td>}</td></tr>
<tr><th id="447">447</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>