-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "04/01/2020 22:31:55"

-- 
-- Device: Altera EP4CE55F23C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CPU IS
    PORT (
	clk : IN std_logic;
	clkBCD : IN std_logic;
	entrada : IN std_logic_vector(15 DOWNTO 0);
	T0 : OUT std_logic;
	T1 : OUT std_logic;
	T2 : OUT std_logic;
	T3 : OUT std_logic;
	T4 : OUT std_logic;
	T5 : OUT std_logic;
	T6 : OUT std_logic;
	T7 : OUT std_logic;
	T8 : OUT std_logic;
	T9 : OUT std_logic;
	read : OUT std_logic;
	a0 : OUT std_logic;
	b0 : OUT std_logic;
	c0 : OUT std_logic;
	d0 : OUT std_logic;
	e0 : OUT std_logic;
	f0 : OUT std_logic;
	g0 : OUT std_logic;
	a1 : OUT std_logic;
	b1 : OUT std_logic;
	c1 : OUT std_logic;
	d1 : OUT std_logic;
	e1 : OUT std_logic;
	f1 : OUT std_logic;
	g1 : OUT std_logic;
	a2 : OUT std_logic;
	b2 : OUT std_logic;
	c2 : OUT std_logic;
	d2 : OUT std_logic;
	e2 : OUT std_logic;
	f2 : OUT std_logic;
	g2 : OUT std_logic;
	a3 : OUT std_logic;
	b3 : OUT std_logic;
	c3 : OUT std_logic;
	d3 : OUT std_logic;
	e3 : OUT std_logic;
	f3 : OUT std_logic;
	g3 : OUT std_logic;
	a4 : OUT std_logic;
	b4 : OUT std_logic;
	c4 : OUT std_logic;
	d4 : OUT std_logic;
	e4 : OUT std_logic;
	f4 : OUT std_logic;
	g4 : OUT std_logic;
	a5 : OUT std_logic;
	b5 : OUT std_logic;
	c5 : OUT std_logic;
	d5 : OUT std_logic;
	e5 : OUT std_logic;
	f5 : OUT std_logic;
	g5 : OUT std_logic
	);
END CPU;

-- Design Ports Information
-- T0	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T1	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T2	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T3	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T4	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T5	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T6	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T7	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T8	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T9	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- read	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a0	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b0	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c0	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d0	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e0	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f0	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g0	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a1	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b1	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c1	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d1	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e1	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f1	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g1	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a2	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b2	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c2	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d2	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e2	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f2	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g2	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a3	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b3	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c3	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d3	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e3	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f3	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g3	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a4	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b4	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c4	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d4	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e4	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f4	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g4	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- a5	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b5	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- c5	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- d5	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- e5	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- f5	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g5	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clkBCD	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[15]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[14]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[13]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[11]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[12]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[10]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[9]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[8]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[7]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[6]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[3]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[2]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entrada[0]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF CPU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_clkBCD : std_logic;
SIGNAL ww_entrada : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_T0 : std_logic;
SIGNAL ww_T1 : std_logic;
SIGNAL ww_T2 : std_logic;
SIGNAL ww_T3 : std_logic;
SIGNAL ww_T4 : std_logic;
SIGNAL ww_T5 : std_logic;
SIGNAL ww_T6 : std_logic;
SIGNAL ww_T7 : std_logic;
SIGNAL ww_T8 : std_logic;
SIGNAL ww_T9 : std_logic;
SIGNAL ww_read : std_logic;
SIGNAL ww_a0 : std_logic;
SIGNAL ww_b0 : std_logic;
SIGNAL ww_c0 : std_logic;
SIGNAL ww_d0 : std_logic;
SIGNAL ww_e0 : std_logic;
SIGNAL ww_f0 : std_logic;
SIGNAL ww_g0 : std_logic;
SIGNAL ww_a1 : std_logic;
SIGNAL ww_b1 : std_logic;
SIGNAL ww_c1 : std_logic;
SIGNAL ww_d1 : std_logic;
SIGNAL ww_e1 : std_logic;
SIGNAL ww_f1 : std_logic;
SIGNAL ww_g1 : std_logic;
SIGNAL ww_a2 : std_logic;
SIGNAL ww_b2 : std_logic;
SIGNAL ww_c2 : std_logic;
SIGNAL ww_d2 : std_logic;
SIGNAL ww_e2 : std_logic;
SIGNAL ww_f2 : std_logic;
SIGNAL ww_g2 : std_logic;
SIGNAL ww_a3 : std_logic;
SIGNAL ww_b3 : std_logic;
SIGNAL ww_c3 : std_logic;
SIGNAL ww_d3 : std_logic;
SIGNAL ww_e3 : std_logic;
SIGNAL ww_f3 : std_logic;
SIGNAL ww_g3 : std_logic;
SIGNAL ww_a4 : std_logic;
SIGNAL ww_b4 : std_logic;
SIGNAL ww_c4 : std_logic;
SIGNAL ww_d4 : std_logic;
SIGNAL ww_e4 : std_logic;
SIGNAL ww_f4 : std_logic;
SIGNAL ww_g4 : std_logic;
SIGNAL ww_a5 : std_logic;
SIGNAL ww_b5 : std_logic;
SIGNAL ww_c5 : std_logic;
SIGNAL ww_d5 : std_logic;
SIGNAL ww_e5 : std_logic;
SIGNAL ww_f5 : std_logic;
SIGNAL ww_g5 : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clkBCD~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \T0~output_o\ : std_logic;
SIGNAL \T1~output_o\ : std_logic;
SIGNAL \T2~output_o\ : std_logic;
SIGNAL \T3~output_o\ : std_logic;
SIGNAL \T4~output_o\ : std_logic;
SIGNAL \T5~output_o\ : std_logic;
SIGNAL \T6~output_o\ : std_logic;
SIGNAL \T7~output_o\ : std_logic;
SIGNAL \T8~output_o\ : std_logic;
SIGNAL \T9~output_o\ : std_logic;
SIGNAL \read~output_o\ : std_logic;
SIGNAL \a0~output_o\ : std_logic;
SIGNAL \b0~output_o\ : std_logic;
SIGNAL \c0~output_o\ : std_logic;
SIGNAL \d0~output_o\ : std_logic;
SIGNAL \e0~output_o\ : std_logic;
SIGNAL \f0~output_o\ : std_logic;
SIGNAL \g0~output_o\ : std_logic;
SIGNAL \a1~output_o\ : std_logic;
SIGNAL \b1~output_o\ : std_logic;
SIGNAL \c1~output_o\ : std_logic;
SIGNAL \d1~output_o\ : std_logic;
SIGNAL \e1~output_o\ : std_logic;
SIGNAL \f1~output_o\ : std_logic;
SIGNAL \g1~output_o\ : std_logic;
SIGNAL \a2~output_o\ : std_logic;
SIGNAL \b2~output_o\ : std_logic;
SIGNAL \c2~output_o\ : std_logic;
SIGNAL \d2~output_o\ : std_logic;
SIGNAL \e2~output_o\ : std_logic;
SIGNAL \f2~output_o\ : std_logic;
SIGNAL \g2~output_o\ : std_logic;
SIGNAL \a3~output_o\ : std_logic;
SIGNAL \b3~output_o\ : std_logic;
SIGNAL \c3~output_o\ : std_logic;
SIGNAL \d3~output_o\ : std_logic;
SIGNAL \e3~output_o\ : std_logic;
SIGNAL \f3~output_o\ : std_logic;
SIGNAL \g3~output_o\ : std_logic;
SIGNAL \a4~output_o\ : std_logic;
SIGNAL \b4~output_o\ : std_logic;
SIGNAL \c4~output_o\ : std_logic;
SIGNAL \d4~output_o\ : std_logic;
SIGNAL \e4~output_o\ : std_logic;
SIGNAL \f4~output_o\ : std_logic;
SIGNAL \g4~output_o\ : std_logic;
SIGNAL \a5~output_o\ : std_logic;
SIGNAL \b5~output_o\ : std_logic;
SIGNAL \c5~output_o\ : std_logic;
SIGNAL \d5~output_o\ : std_logic;
SIGNAL \e5~output_o\ : std_logic;
SIGNAL \f5~output_o\ : std_logic;
SIGNAL \g5~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[55]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[56]~feeder_combout\ : std_logic;
SIGNAL \PC|counter[0]~17_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[63]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[64]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~25\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[51]~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[52]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~30\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[59]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[60]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~26\ : std_logic;
SIGNAL \PC|counter[4]~26\ : std_logic;
SIGNAL \PC|counter[5]~27_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~34\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[43]~feeder_combout\ : std_logic;
SIGNAL \REM|conteudo[15]~feeder_combout\ : std_logic;
SIGNAL \REM|conteudo[13]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|_~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|_~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|_~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \muxREM|q[0]~3_combout\ : std_logic;
SIGNAL \REM|conteudo[0]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[35]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~38\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~37\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[37]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~36\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[39]~feeder_combout\ : std_logic;
SIGNAL \muxREM|q[5]~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~33\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[45]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~32\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[47]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[50]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~31\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[49]~feeder_combout\ : std_logic;
SIGNAL \muxREM|q[9]~12_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[54]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~29\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[53]~feeder_combout\ : std_logic;
SIGNAL \muxREM|q[11]~14_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[57]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[58]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~28\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29_combout\ : std_logic;
SIGNAL \RDM|conteudo[12]~13_combout\ : std_logic;
SIGNAL \UC|t2~0_combout\ : std_logic;
SIGNAL \UC|t8~0_combout\ : std_logic;
SIGNAL \UC|t5~0_combout\ : std_logic;
SIGNAL \UC|t5~q\ : std_logic;
SIGNAL \UC|t7~0_combout\ : std_logic;
SIGNAL \UC|t7~1_combout\ : std_logic;
SIGNAL \UC|t7~q\ : std_logic;
SIGNAL \UC|t8~1_combout\ : std_logic;
SIGNAL \UC|t8~q\ : std_logic;
SIGNAL \UC|t3~0_combout\ : std_logic;
SIGNAL \UC|t2~q\ : std_logic;
SIGNAL \DECOD|Decoder0~0_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~1_combout\ : std_logic;
SIGNAL \UC|read~0_combout\ : std_logic;
SIGNAL \UC|read~1_combout\ : std_logic;
SIGNAL \UC|RwriteAC~3_combout\ : std_logic;
SIGNAL \UC|t9~0_combout\ : std_logic;
SIGNAL \UC|t9~q\ : std_logic;
SIGNAL \UC|RwriteAC~6_combout\ : std_logic;
SIGNAL \UC|RwriteAC~2_combout\ : std_logic;
SIGNAL \UC|RopULA~0_combout\ : std_logic;
SIGNAL \UC|RopULA~5_combout\ : std_logic;
SIGNAL \UC|RopULA~1_combout\ : std_logic;
SIGNAL \UC|RwriteAC~8_combout\ : std_logic;
SIGNAL \UC|RwriteAC~9_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~3_combout\ : std_logic;
SIGNAL \UC|RwriteAC~5_combout\ : std_logic;
SIGNAL \UC|RopULA~4_combout\ : std_logic;
SIGNAL \ULA|Mux3~5_combout\ : std_logic;
SIGNAL \UC|RopULA~3_combout\ : std_logic;
SIGNAL \UC|RopULA~2_combout\ : std_logic;
SIGNAL \ULA|Add0~3_combout\ : std_logic;
SIGNAL \ULA|Add0~4_combout\ : std_logic;
SIGNAL \UC|opULA[0]~0_combout\ : std_logic;
SIGNAL \UC|opULA[1]~1_combout\ : std_logic;
SIGNAL \ULA|Mux3~2_combout\ : std_logic;
SIGNAL \ULA|Mux4~2_combout\ : std_logic;
SIGNAL \ULA|Add0~5_combout\ : std_logic;
SIGNAL \ULA|Add0~6_combout\ : std_logic;
SIGNAL \ULA|Mux8~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~35\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[41]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71_combout\ : std_logic;
SIGNAL \RDM|conteudo[4]~5_combout\ : std_logic;
SIGNAL \entrada[4]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux11~0_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~4_combout\ : std_logic;
SIGNAL \ULA|Mux0~2_combout\ : std_logic;
SIGNAL \ULA|Mux2~0_combout\ : std_logic;
SIGNAL \ULA|Mux2~1_combout\ : std_logic;
SIGNAL \ULA|Add0~2_combout\ : std_logic;
SIGNAL \ULA|Add0~43\ : std_logic;
SIGNAL \ULA|Add0~44_combout\ : std_logic;
SIGNAL \ULA|Mux2~2_combout\ : std_logic;
SIGNAL \ULA|Mux2~3_combout\ : std_logic;
SIGNAL \UC|RwriteAC~4_combout\ : std_logic;
SIGNAL \UC|writeOUT~combout\ : std_logic;
SIGNAL \UC|writeN~0_combout\ : std_logic;
SIGNAL \ULA|Mux1~0_combout\ : std_logic;
SIGNAL \ULA|Mux1~1_combout\ : std_logic;
SIGNAL \ULA|Add0~1_combout\ : std_logic;
SIGNAL \ULA|Add0~45\ : std_logic;
SIGNAL \ULA|Add0~46_combout\ : std_logic;
SIGNAL \ULA|Mux1~2_combout\ : std_logic;
SIGNAL \ULA|Mux1~3_combout\ : std_logic;
SIGNAL \ULA|Mux0~0_combout\ : std_logic;
SIGNAL \ULA|Add0~0_combout\ : std_logic;
SIGNAL \ULA|Add0~47\ : std_logic;
SIGNAL \ULA|Add0~48_combout\ : std_logic;
SIGNAL \ULA|Mux0~1_combout\ : std_logic;
SIGNAL \ULA|Mux0~3_combout\ : std_logic;
SIGNAL \ffN|conteudo~q\ : std_logic;
SIGNAL \UC|RwritePC~1_combout\ : std_logic;
SIGNAL \ULA|Equal0~2_combout\ : std_logic;
SIGNAL \ULA|Mux15~2_combout\ : std_logic;
SIGNAL \ULA|Mux15~0_combout\ : std_logic;
SIGNAL \ULA|Add0~15_combout\ : std_logic;
SIGNAL \ULA|Add0~17_cout\ : std_logic;
SIGNAL \ULA|Add0~18_combout\ : std_logic;
SIGNAL \ULA|Mux15~1_combout\ : std_logic;
SIGNAL \ULA|Mux15~3_combout\ : std_logic;
SIGNAL \ULA|Mux14~0_combout\ : std_logic;
SIGNAL \ULA|Mux14~1_combout\ : std_logic;
SIGNAL \ULA|Add0~14_combout\ : std_logic;
SIGNAL \ULA|Add0~19\ : std_logic;
SIGNAL \ULA|Add0~20_combout\ : std_logic;
SIGNAL \ULA|Mux14~2_combout\ : std_logic;
SIGNAL \ULA|Mux14~3_combout\ : std_logic;
SIGNAL \ULA|Mux13~0_combout\ : std_logic;
SIGNAL \ULA|Mux13~1_combout\ : std_logic;
SIGNAL \ULA|Add0~13_combout\ : std_logic;
SIGNAL \ULA|Add0~21\ : std_logic;
SIGNAL \ULA|Add0~22_combout\ : std_logic;
SIGNAL \ULA|Mux13~2_combout\ : std_logic;
SIGNAL \ULA|Mux13~3_combout\ : std_logic;
SIGNAL \ULA|Mux12~0_combout\ : std_logic;
SIGNAL \ULA|Mux12~1_combout\ : std_logic;
SIGNAL \ULA|Add0~12_combout\ : std_logic;
SIGNAL \ULA|Add0~23\ : std_logic;
SIGNAL \ULA|Add0~24_combout\ : std_logic;
SIGNAL \ULA|Mux12~2_combout\ : std_logic;
SIGNAL \ULA|Mux12~3_combout\ : std_logic;
SIGNAL \ULA|Equal0~7_combout\ : std_logic;
SIGNAL \ULA|Equal0~3_combout\ : std_logic;
SIGNAL \ULA|Equal0~4_combout\ : std_logic;
SIGNAL \ULA|Equal0~5_combout\ : std_logic;
SIGNAL \ULA|Equal0~6_combout\ : std_logic;
SIGNAL \ffZ|conteudo~q\ : std_logic;
SIGNAL \UC|writePC~0_combout\ : std_logic;
SIGNAL \UC|writePC~1_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~4_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~2_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~3_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~3_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~2_combout\ : std_logic;
SIGNAL \UC|RwriteAC~7_combout\ : std_logic;
SIGNAL \UC|writeRDM~0_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~6_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~1_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~2_combout\ : std_logic;
SIGNAL \UC|selectREM~0_combout\ : std_logic;
SIGNAL \UC|selectRDM[1]~5_combout\ : std_logic;
SIGNAL \UC|writeRDM~3_combout\ : std_logic;
SIGNAL \UC|writeRDM~4_combout\ : std_logic;
SIGNAL \DECOD|Decoder0~5_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~5_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~6_combout\ : std_logic;
SIGNAL \UC|writeRDM~1_combout\ : std_logic;
SIGNAL \UC|writeRDM~2_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~4_combout\ : std_logic;
SIGNAL \UC|writeRDM~5_combout\ : std_logic;
SIGNAL \ULA|Add0~11_combout\ : std_logic;
SIGNAL \ULA|Add0~25\ : std_logic;
SIGNAL \ULA|Add0~26_combout\ : std_logic;
SIGNAL \ULA|Mux11~0_combout\ : std_logic;
SIGNAL \ULA|Mux11~1_combout\ : std_logic;
SIGNAL \ULA|Mux11~2_combout\ : std_logic;
SIGNAL \ULA|Mux11~3_combout\ : std_logic;
SIGNAL \ULA|Mux10~0_combout\ : std_logic;
SIGNAL \ULA|Mux10~1_combout\ : std_logic;
SIGNAL \ULA|Add0~10_combout\ : std_logic;
SIGNAL \ULA|Add0~27\ : std_logic;
SIGNAL \ULA|Add0~28_combout\ : std_logic;
SIGNAL \ULA|Mux10~2_combout\ : std_logic;
SIGNAL \ULA|Mux10~3_combout\ : std_logic;
SIGNAL \ULA|Mux9~0_combout\ : std_logic;
SIGNAL \ULA|Mux9~1_combout\ : std_logic;
SIGNAL \ULA|Add0~9_combout\ : std_logic;
SIGNAL \ULA|Add0~29\ : std_logic;
SIGNAL \ULA|Add0~30_combout\ : std_logic;
SIGNAL \ULA|Mux9~2_combout\ : std_logic;
SIGNAL \ULA|Mux9~3_combout\ : std_logic;
SIGNAL \ULA|Mux8~1_combout\ : std_logic;
SIGNAL \ULA|Add0~8_combout\ : std_logic;
SIGNAL \ULA|Add0~31\ : std_logic;
SIGNAL \ULA|Add0~32_combout\ : std_logic;
SIGNAL \ULA|Mux8~2_combout\ : std_logic;
SIGNAL \ULA|Mux8~3_combout\ : std_logic;
SIGNAL \ULA|Mux7~0_combout\ : std_logic;
SIGNAL \ULA|Mux7~1_combout\ : std_logic;
SIGNAL \ULA|Add0~7_combout\ : std_logic;
SIGNAL \ULA|Add0~33\ : std_logic;
SIGNAL \ULA|Add0~34_combout\ : std_logic;
SIGNAL \ULA|Mux7~2_combout\ : std_logic;
SIGNAL \ULA|Mux7~3_combout\ : std_logic;
SIGNAL \ULA|Mux6~0_combout\ : std_logic;
SIGNAL \ULA|Mux6~1_combout\ : std_logic;
SIGNAL \ULA|Add0~35\ : std_logic;
SIGNAL \ULA|Add0~36_combout\ : std_logic;
SIGNAL \ULA|Mux6~2_combout\ : std_logic;
SIGNAL \ULA|Mux6~3_combout\ : std_logic;
SIGNAL \ULA|Add0~37\ : std_logic;
SIGNAL \ULA|Add0~38_combout\ : std_logic;
SIGNAL \ULA|Mux5~0_combout\ : std_logic;
SIGNAL \ULA|Mux5~1_combout\ : std_logic;
SIGNAL \ULA|Mux5~2_combout\ : std_logic;
SIGNAL \ULA|Mux5~3_combout\ : std_logic;
SIGNAL \AC|conteudo[10]~feeder_combout\ : std_logic;
SIGNAL \ULA|Add0~39\ : std_logic;
SIGNAL \ULA|Add0~40_combout\ : std_logic;
SIGNAL \ULA|Mux4~0_combout\ : std_logic;
SIGNAL \ULA|Mux4~1_combout\ : std_logic;
SIGNAL \ULA|Mux4~3_combout\ : std_logic;
SIGNAL \AC|conteudo[11]~feeder_combout\ : std_logic;
SIGNAL \ULA|Add0~41\ : std_logic;
SIGNAL \ULA|Add0~42_combout\ : std_logic;
SIGNAL \ULA|Mux3~6_combout\ : std_logic;
SIGNAL \ULA|Mux3~3_combout\ : std_logic;
SIGNAL \ULA|Mux3~4_combout\ : std_logic;
SIGNAL \ULA|Mux3~7_combout\ : std_logic;
SIGNAL \entrada[12]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux3~0_combout\ : std_logic;
SIGNAL \muxREM|q[12]~15_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35_combout\ : std_logic;
SIGNAL \RDM|conteudo[10]~11_combout\ : std_logic;
SIGNAL \entrada[10]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux5~0_combout\ : std_logic;
SIGNAL \muxREM|q[10]~13_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47_combout\ : std_logic;
SIGNAL \RDM|conteudo[8]~9_combout\ : std_logic;
SIGNAL \entrada[8]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux7~0_combout\ : std_logic;
SIGNAL \muxREM|q[8]~11_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53_combout\ : std_logic;
SIGNAL \RDM|conteudo[7]~8_combout\ : std_logic;
SIGNAL \entrada[7]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux8~0_combout\ : std_logic;
SIGNAL \muxREM|q[7]~10_combout\ : std_logic;
SIGNAL \REM|conteudo[7]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59_combout\ : std_logic;
SIGNAL \RDM|conteudo[6]~7_combout\ : std_logic;
SIGNAL \entrada[6]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux9~0_combout\ : std_logic;
SIGNAL \muxREM|q[6]~9_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77_combout\ : std_logic;
SIGNAL \RDM|conteudo[3]~4_combout\ : std_logic;
SIGNAL \entrada[3]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux12~0_combout\ : std_logic;
SIGNAL \muxREM|q[3]~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83_combout\ : std_logic;
SIGNAL \RDM|conteudo[2]~3_combout\ : std_logic;
SIGNAL \entrada[2]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux13~0_combout\ : std_logic;
SIGNAL \muxREM|q[2]~5_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89_combout\ : std_logic;
SIGNAL \RDM|conteudo[1]~2_combout\ : std_logic;
SIGNAL \entrada[1]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux14~0_combout\ : std_logic;
SIGNAL \muxREM|q[1]~4_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65_combout\ : std_logic;
SIGNAL \RDM|conteudo[5]~6_combout\ : std_logic;
SIGNAL \entrada[5]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux10~0_combout\ : std_logic;
SIGNAL \UC|RwritePC~0_combout\ : std_logic;
SIGNAL \UC|writePC~2_combout\ : std_logic;
SIGNAL \UC|RincrementPC~0_combout\ : std_logic;
SIGNAL \UC|got0~0_combout\ : std_logic;
SIGNAL \UC|got0~1_combout\ : std_logic;
SIGNAL \UC|got0~2_combout\ : std_logic;
SIGNAL \PC|counter[1]~16_combout\ : std_logic;
SIGNAL \PC|counter[1]~45_combout\ : std_logic;
SIGNAL \PC|counter[1]~46_combout\ : std_logic;
SIGNAL \PC|counter[5]~28\ : std_logic;
SIGNAL \PC|counter[6]~29_combout\ : std_logic;
SIGNAL \PC|counter[6]~30\ : std_logic;
SIGNAL \PC|counter[7]~31_combout\ : std_logic;
SIGNAL \PC|counter[7]~32\ : std_logic;
SIGNAL \PC|counter[8]~33_combout\ : std_logic;
SIGNAL \PC|counter[8]~34\ : std_logic;
SIGNAL \PC|counter[9]~35_combout\ : std_logic;
SIGNAL \PC|counter[9]~36\ : std_logic;
SIGNAL \PC|counter[10]~37_combout\ : std_logic;
SIGNAL \PC|counter[10]~38\ : std_logic;
SIGNAL \PC|counter[11]~39_combout\ : std_logic;
SIGNAL \PC|counter[11]~40\ : std_logic;
SIGNAL \PC|counter[12]~41_combout\ : std_logic;
SIGNAL \PC|counter[12]~42\ : std_logic;
SIGNAL \PC|counter[13]~43_combout\ : std_logic;
SIGNAL \PC|counter[13]~44\ : std_logic;
SIGNAL \PC|counter[14]~47_combout\ : std_logic;
SIGNAL \PC|counter[14]~48\ : std_logic;
SIGNAL \PC|counter[15]~49_combout\ : std_logic;
SIGNAL \muxREM|q[15]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\ : std_logic;
SIGNAL \RDM|conteudo[13]~14_combout\ : std_logic;
SIGNAL \entrada[13]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux2~0_combout\ : std_logic;
SIGNAL \muxREM|q[13]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41_combout\ : std_logic;
SIGNAL \RDM|conteudo[9]~10_combout\ : std_logic;
SIGNAL \entrada[9]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux6~0_combout\ : std_logic;
SIGNAL \UC|RwriteRDM~0_combout\ : std_logic;
SIGNAL \UC|selectREM~1_combout\ : std_logic;
SIGNAL \UC|selectREM~2_combout\ : std_logic;
SIGNAL \UC|writeREM~0_combout\ : std_logic;
SIGNAL \UC|RwriteREM~0_combout\ : std_logic;
SIGNAL \UC|writeREM~1_combout\ : std_logic;
SIGNAL \UC|writeREM~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\ : std_logic;
SIGNAL \RDM|conteudo[15]~0_combout\ : std_logic;
SIGNAL \entrada[15]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux0~0_combout\ : std_logic;
SIGNAL \UC|writeMEM~0_combout\ : std_logic;
SIGNAL \UC|writeMEM~1_combout\ : std_logic;
SIGNAL \UC|writeMEM~2_combout\ : std_logic;
SIGNAL \MEM|ram~39\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95_combout\ : std_logic;
SIGNAL \RDM|conteudo[0]~1_combout\ : std_logic;
SIGNAL \entrada[0]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux15~0_combout\ : std_logic;
SIGNAL \PC|counter[0]~18\ : std_logic;
SIGNAL \PC|counter[1]~19_combout\ : std_logic;
SIGNAL \PC|counter[1]~20\ : std_logic;
SIGNAL \PC|counter[2]~21_combout\ : std_logic;
SIGNAL \PC|counter[2]~22\ : std_logic;
SIGNAL \PC|counter[3]~23_combout\ : std_logic;
SIGNAL \PC|counter[3]~24\ : std_logic;
SIGNAL \PC|counter[4]~25_combout\ : std_logic;
SIGNAL \muxREM|q[4]~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~2_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~1_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~3_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~0_combout\ : std_logic;
SIGNAL \MEM|ram~4_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[62]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[61]~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\ : std_logic;
SIGNAL \RDM|conteudo[14]~15_combout\ : std_logic;
SIGNAL \entrada[14]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux1~0_combout\ : std_logic;
SIGNAL \muxREM|q[14]~2_combout\ : std_logic;
SIGNAL \REM|conteudo[14]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~8_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~6_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~7_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \MEM|ram~5_combout\ : std_logic;
SIGNAL \MEM|ram~9_combout\ : std_logic;
SIGNAL \MEM|ram~27\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23_combout\ : std_logic;
SIGNAL \RDM|conteudo[11]~12_combout\ : std_logic;
SIGNAL \entrada[11]~input_o\ : std_logic;
SIGNAL \muxRDM|Mux4~0_combout\ : std_logic;
SIGNAL \UC|t1~0_combout\ : std_logic;
SIGNAL \UC|t1~1_combout\ : std_logic;
SIGNAL \UC|t1~q\ : std_logic;
SIGNAL \UC|t3~1_combout\ : std_logic;
SIGNAL \UC|t3~q\ : std_logic;
SIGNAL \UC|t4~0_combout\ : std_logic;
SIGNAL \UC|t4~q\ : std_logic;
SIGNAL \UC|t6~0_combout\ : std_logic;
SIGNAL \UC|t6~q\ : std_logic;
SIGNAL \UC|always0~0_combout\ : std_logic;
SIGNAL \UC|always0~2_combout\ : std_logic;
SIGNAL \UC|always0~3_combout\ : std_logic;
SIGNAL \UC|always0~1_combout\ : std_logic;
SIGNAL \UC|always0~4_combout\ : std_logic;
SIGNAL \UC|t0~0_combout\ : std_logic;
SIGNAL \UC|t0~q\ : std_logic;
SIGNAL \clkBCD~input_o\ : std_logic;
SIGNAL \clkBCD~inputclkctrl_outclk\ : std_logic;
SIGNAL \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\ : std_logic;
SIGNAL \B2BCD|i[0]~2_combout\ : std_logic;
SIGNAL \B2BCD|i[1]~3_combout\ : std_logic;
SIGNAL \B2BCD|i[2]~0_combout\ : std_logic;
SIGNAL \B2BCD|estado~11_combout\ : std_logic;
SIGNAL \B2BCD|i[3]~1_combout\ : std_logic;
SIGNAL \B2BCD|estado~12_combout\ : std_logic;
SIGNAL \B2BCD|estado.s_FIM~q\ : std_logic;
SIGNAL \B2BCD|Selector35~0_combout\ : std_logic;
SIGNAL \B2BCD|estado.s_INATIVO~q\ : std_logic;
SIGNAL \B2BCD|Add2~0_combout\ : std_logic;
SIGNAL \B2BCD|Equal1~0_combout\ : std_logic;
SIGNAL \B2BCD|digito_decimal~1_combout\ : std_logic;
SIGNAL \B2BCD|Add2~1\ : std_logic;
SIGNAL \B2BCD|Add2~2_combout\ : std_logic;
SIGNAL \B2BCD|Add2~3\ : std_logic;
SIGNAL \B2BCD|Add2~4_combout\ : std_logic;
SIGNAL \B2BCD|digito_decimal~0_combout\ : std_logic;
SIGNAL \B2BCD|Add2~5\ : std_logic;
SIGNAL \B2BCD|Add2~6_combout\ : std_logic;
SIGNAL \B2BCD|Add2~7\ : std_logic;
SIGNAL \B2BCD|Add2~8_combout\ : std_logic;
SIGNAL \B2BCD|Equal1~1_combout\ : std_logic;
SIGNAL \UC|writeOUT~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector36~0_combout\ : std_logic;
SIGNAL \B2BCD|estado.s_SHIFT~q\ : std_logic;
SIGNAL \B2BCD|estado.s_VERIFICA_SHIFT~q\ : std_logic;
SIGNAL \B2BCD|Selector37~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector37~1_combout\ : std_logic;
SIGNAL \B2BCD|estado.s_SOMA~q\ : std_logic;
SIGNAL \B2BCD|Decoder0~2_combout\ : std_logic;
SIGNAL \B2BCD|r_bcd[1]~2_combout\ : std_logic;
SIGNAL \B2BCD|Selector38~1_combout\ : std_logic;
SIGNAL \B2BCD|Decoder0~1_combout\ : std_logic;
SIGNAL \B2BCD|Selector50~1_combout\ : std_logic;
SIGNAL \B2BCD|Selector55~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector43~0_combout\ : std_logic;
SIGNAL \B2BCD|Decoder0~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector50~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector55~1_combout\ : std_logic;
SIGNAL \B2BCD|r_bcd[1]~1_combout\ : std_logic;
SIGNAL \B2BCD|Selector57~2_combout\ : std_logic;
SIGNAL \B2BCD|Selector54~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector54~1_combout\ : std_logic;
SIGNAL \B2BCD|Selector53~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector52~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector51~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector50~3_combout\ : std_logic;
SIGNAL \B2BCD|Selector50~4_combout\ : std_logic;
SIGNAL \B2BCD|Selector49~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector46~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector48~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector47~0_combout\ : std_logic;
SIGNAL \B2BCD|Mux2~0_combout\ : std_logic;
SIGNAL \B2BCD|Mux2~1_combout\ : std_logic;
SIGNAL \B2BCD|Mux2~2_combout\ : std_logic;
SIGNAL \B2BCD|LessThan0~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector50~2_combout\ : std_logic;
SIGNAL \B2BCD|Selector46~1_combout\ : std_logic;
SIGNAL \B2BCD|Selector46~2_combout\ : std_logic;
SIGNAL \B2BCD|Selector45~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector44~0_combout\ : std_logic;
SIGNAL \B2BCD|Mux1~0_combout\ : std_logic;
SIGNAL \B2BCD|Mux1~1_combout\ : std_logic;
SIGNAL \B2BCD|Mux1~2_combout\ : std_logic;
SIGNAL \B2BCD|Selector56~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector40~0_combout\ : std_logic;
SIGNAL \B2BCD|r_bcd[16]~3_combout\ : std_logic;
SIGNAL \B2BCD|Selector39~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector38~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector38~2_combout\ : std_logic;
SIGNAL \B2BCD|Mux3~0_combout\ : std_logic;
SIGNAL \B2BCD|Mux3~1_combout\ : std_logic;
SIGNAL \B2BCD|Mux3~2_combout\ : std_logic;
SIGNAL \B2BCD|r_bcd[1]~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector42~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector42~1_combout\ : std_logic;
SIGNAL \B2BCD|Selector42~2_combout\ : std_logic;
SIGNAL \B2BCD|Selector41~0_combout\ : std_logic;
SIGNAL \B2BCD|Mux0~0_combout\ : std_logic;
SIGNAL \B2BCD|Mux0~1_combout\ : std_logic;
SIGNAL \B2BCD|Mux0~2_combout\ : std_logic;
SIGNAL \B2BCD|Selector57~1_combout\ : std_logic;
SIGNAL \B2BCD|Selector19~0_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~1_cout\ : std_logic;
SIGNAL \CompSinMag|Add0~3\ : std_logic;
SIGNAL \CompSinMag|Add0~5\ : std_logic;
SIGNAL \CompSinMag|Add0~7\ : std_logic;
SIGNAL \CompSinMag|Add0~9\ : std_logic;
SIGNAL \CompSinMag|Add0~11\ : std_logic;
SIGNAL \CompSinMag|Add0~13\ : std_logic;
SIGNAL \CompSinMag|Add0~15\ : std_logic;
SIGNAL \CompSinMag|Add0~17\ : std_logic;
SIGNAL \CompSinMag|Add0~19\ : std_logic;
SIGNAL \CompSinMag|Add0~21\ : std_logic;
SIGNAL \CompSinMag|Add0~23\ : std_logic;
SIGNAL \CompSinMag|Add0~25\ : std_logic;
SIGNAL \CompSinMag|Add0~27\ : std_logic;
SIGNAL \CompSinMag|Add0~28_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~32_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~26_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~33_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~24_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~34_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~22_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~35_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~20_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~36_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~18_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~37_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~16_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~38_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~14_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~39_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~12_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~40_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~10_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~41_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~8_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~42_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~6_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~43_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~4_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~44_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~2_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~45_combout\ : std_logic;
SIGNAL \B2BCD|r_bin[0]~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector34~0_combout\ : std_logic;
SIGNAL \CompSinMag|Add0~29\ : std_logic;
SIGNAL \CompSinMag|Add0~30_combout\ : std_logic;
SIGNAL \B2BCD|r_bin[15]~1_combout\ : std_logic;
SIGNAL \B2BCD|r_bin[15]~2_combout\ : std_logic;
SIGNAL \B2BCD|Selector57~0_combout\ : std_logic;
SIGNAL \B2BCD|Selector57~3_combout\ : std_logic;
SIGNAL \B2BCD|Selector56~1_combout\ : std_logic;
SIGNAL \SEG0|WideOr0~0_combout\ : std_logic;
SIGNAL \SEG0|WideOr1~0_combout\ : std_logic;
SIGNAL \SEG0|WideOr2~0_combout\ : std_logic;
SIGNAL \SEG0|WideOr3~0_combout\ : std_logic;
SIGNAL \SEG0|WideOr4~0_combout\ : std_logic;
SIGNAL \SEG0|WideOr5~0_combout\ : std_logic;
SIGNAL \SEG0|WideOr6~0_combout\ : std_logic;
SIGNAL \SEG1|WideOr0~0_combout\ : std_logic;
SIGNAL \SEG1|WideOr1~0_combout\ : std_logic;
SIGNAL \SEG1|WideOr2~0_combout\ : std_logic;
SIGNAL \SEG1|WideOr3~0_combout\ : std_logic;
SIGNAL \SEG1|WideOr4~0_combout\ : std_logic;
SIGNAL \SEG1|WideOr5~0_combout\ : std_logic;
SIGNAL \SEG1|WideOr6~0_combout\ : std_logic;
SIGNAL \SEG2|WideOr0~0_combout\ : std_logic;
SIGNAL \SEG2|WideOr1~0_combout\ : std_logic;
SIGNAL \SEG2|WideOr2~0_combout\ : std_logic;
SIGNAL \SEG2|WideOr3~0_combout\ : std_logic;
SIGNAL \SEG2|WideOr4~0_combout\ : std_logic;
SIGNAL \SEG2|WideOr5~0_combout\ : std_logic;
SIGNAL \SEG2|WideOr6~0_combout\ : std_logic;
SIGNAL \SEG3|WideOr0~0_combout\ : std_logic;
SIGNAL \SEG3|WideOr1~0_combout\ : std_logic;
SIGNAL \SEG3|WideOr2~0_combout\ : std_logic;
SIGNAL \SEG3|WideOr3~0_combout\ : std_logic;
SIGNAL \SEG3|WideOr4~0_combout\ : std_logic;
SIGNAL \SEG3|WideOr5~0_combout\ : std_logic;
SIGNAL \SEG3|WideOr6~0_combout\ : std_logic;
SIGNAL \SEG4|WideOr0~0_combout\ : std_logic;
SIGNAL \SEG4|WideOr1~0_combout\ : std_logic;
SIGNAL \SEG4|WideOr2~0_combout\ : std_logic;
SIGNAL \SEG4|WideOr3~0_combout\ : std_logic;
SIGNAL \SEG4|WideOr4~0_combout\ : std_logic;
SIGNAL \SEG4|WideOr5~0_combout\ : std_logic;
SIGNAL \SEG4|WideOr6~0_combout\ : std_logic;
SIGNAL \MEM|ram_rtl_0|auto_generated|addr_store_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \REM|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \B2BCD|i\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RDM|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \B2BCD|r_bcd\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \B2BCD|r_bin\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \PC|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RI|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UC|opULA\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \B2BCD|digito_decimal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \AC|conteudo\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \MEM|ram_rtl_0_bypass\ : std_logic_vector(0 TO 64);
SIGNAL \SEG4|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \SEG3|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \SEG2|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \SEG1|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \SEG0|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \UC|ALT_INV_t0~q\ : std_logic;
SIGNAL \RDM|ALT_INV_conteudo\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \UC|ALT_INV_writeREM~2_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_clkBCD <= clkBCD;
ww_entrada <= entrada;
T0 <= ww_T0;
T1 <= ww_T1;
T2 <= ww_T2;
T3 <= ww_T3;
T4 <= ww_T4;
T5 <= ww_T5;
T6 <= ww_T6;
T7 <= ww_T7;
T8 <= ww_T8;
T9 <= ww_T9;
read <= ww_read;
a0 <= ww_a0;
b0 <= ww_b0;
c0 <= ww_c0;
d0 <= ww_d0;
e0 <= ww_e0;
f0 <= ww_f0;
g0 <= ww_g0;
a1 <= ww_a1;
b1 <= ww_b1;
c1 <= ww_c1;
d1 <= ww_d1;
e1 <= ww_e1;
f1 <= ww_f1;
g1 <= ww_g1;
a2 <= ww_a2;
b2 <= ww_b2;
c2 <= ww_c2;
d2 <= ww_d2;
e2 <= ww_e2;
f2 <= ww_f2;
g2 <= ww_g2;
a3 <= ww_a3;
b3 <= ww_b3;
c3 <= ww_c3;
d3 <= ww_d3;
e3 <= ww_e3;
f3 <= ww_f3;
g3 <= ww_g3;
a4 <= ww_a4;
b4 <= ww_b4;
c4 <= ww_c4;
d4 <= ww_d4;
e4 <= ww_e4;
f4 <= ww_f4;
g4 <= ww_g4;
a5 <= ww_a5;
b5 <= ww_b5;
c5 <= ww_c5;
d5 <= ww_d5;
e5 <= ww_e5;
f5 <= ww_f5;
g5 <= ww_g5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \RDM|conteudo\(15);

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \RDM|conteudo\(14);

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \RDM|conteudo\(13);

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \RDM|conteudo\(11);

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \RDM|conteudo\(12);

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \RDM|conteudo\(10);

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \RDM|conteudo\(9);

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \RDM|conteudo\(8);

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \RDM|conteudo\(7);

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \RDM|conteudo\(6);

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \RDM|conteudo\(5);

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \RDM|conteudo\(4);

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \RDM|conteudo\(3);

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \RDM|conteudo\(2);

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \RDM|conteudo\(1);

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \RDM|conteudo\(0);

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\REM|conteudo\(12) & \REM|conteudo\(11) & \REM|conteudo\(10) & \REM|conteudo\(9) & \REM|conteudo\(8) & \REM|conteudo\(7) & \REM|conteudo\(6) & \REM|conteudo\(5) & 
\REM|conteudo\(4) & \REM|conteudo\(3) & \REM|conteudo\(2) & \REM|conteudo\(1) & \REM|conteudo\(0));

\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\muxREM|q[12]~15_combout\ & \muxREM|q[11]~14_combout\ & \muxREM|q[10]~13_combout\ & \muxREM|q[9]~12_combout\ & \muxREM|q[8]~11_combout\ & \muxREM|q[7]~10_combout\ & \muxREM|q[6]~9_combout\ & 
\muxREM|q[5]~8_combout\ & \muxREM|q[4]~7_combout\ & \muxREM|q[3]~6_combout\ & \muxREM|q[2]~5_combout\ & \muxREM|q[1]~4_combout\ & \muxREM|q[0]~3_combout\);

\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\ <= \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\clkBCD~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clkBCD~input_o\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\SEG4|ALT_INV_WideOr6~0_combout\ <= NOT \SEG4|WideOr6~0_combout\;
\SEG3|ALT_INV_WideOr6~0_combout\ <= NOT \SEG3|WideOr6~0_combout\;
\SEG2|ALT_INV_WideOr6~0_combout\ <= NOT \SEG2|WideOr6~0_combout\;
\SEG1|ALT_INV_WideOr6~0_combout\ <= NOT \SEG1|WideOr6~0_combout\;
\SEG0|ALT_INV_WideOr6~0_combout\ <= NOT \SEG0|WideOr6~0_combout\;
\UC|ALT_INV_t0~q\ <= NOT \UC|t0~q\;
\RDM|ALT_INV_conteudo\(15) <= NOT \RDM|conteudo\(15);
\UC|ALT_INV_writeREM~2_combout\ <= NOT \UC|writeREM~2_combout\;

-- Location: IOOBUF_X39_Y0_N23
\T0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALT_INV_t0~q\,
	devoe => ww_devoe,
	o => \T0~output_o\);

-- Location: IOOBUF_X37_Y0_N16
\T1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t1~q\,
	devoe => ww_devoe,
	o => \T1~output_o\);

-- Location: IOOBUF_X43_Y53_N23
\T2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t2~q\,
	devoe => ww_devoe,
	o => \T2~output_o\);

-- Location: IOOBUF_X43_Y0_N2
\T3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t3~q\,
	devoe => ww_devoe,
	o => \T3~output_o\);

-- Location: IOOBUF_X77_Y23_N23
\T4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t4~q\,
	devoe => ww_devoe,
	o => \T4~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\T5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t5~q\,
	devoe => ww_devoe,
	o => \T5~output_o\);

-- Location: IOOBUF_X43_Y0_N9
\T6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t6~q\,
	devoe => ww_devoe,
	o => \T6~output_o\);

-- Location: IOOBUF_X39_Y0_N2
\T7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t7~q\,
	devoe => ww_devoe,
	o => \T7~output_o\);

-- Location: IOOBUF_X39_Y0_N9
\T8~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t8~q\,
	devoe => ww_devoe,
	o => \T8~output_o\);

-- Location: IOOBUF_X77_Y23_N16
\T9~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|t9~q\,
	devoe => ww_devoe,
	o => \T9~output_o\);

-- Location: IOOBUF_X50_Y0_N23
\read~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|read~1_combout\,
	devoe => ww_devoe,
	o => \read~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\a0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \a0~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\b0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \b0~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\c0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \c0~output_o\);

-- Location: IOOBUF_X0_Y19_N16
\d0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \d0~output_o\);

-- Location: IOOBUF_X37_Y0_N2
\e0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \e0~output_o\);

-- Location: IOOBUF_X37_Y0_N9
\f0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \f0~output_o\);

-- Location: IOOBUF_X37_Y53_N2
\g0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG0|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \g0~output_o\);

-- Location: IOOBUF_X32_Y53_N2
\a1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \a1~output_o\);

-- Location: IOOBUF_X35_Y53_N9
\b1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \b1~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\c1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \c1~output_o\);

-- Location: IOOBUF_X37_Y0_N23
\d1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \d1~output_o\);

-- Location: IOOBUF_X0_Y33_N9
\e1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \e1~output_o\);

-- Location: IOOBUF_X30_Y53_N16
\f1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \f1~output_o\);

-- Location: IOOBUF_X37_Y53_N9
\g1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG1|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \g1~output_o\);

-- Location: IOOBUF_X35_Y53_N2
\a2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \a2~output_o\);

-- Location: IOOBUF_X32_Y0_N9
\b2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \b2~output_o\);

-- Location: IOOBUF_X32_Y0_N16
\c2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \c2~output_o\);

-- Location: IOOBUF_X37_Y53_N16
\d2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \d2~output_o\);

-- Location: IOOBUF_X0_Y20_N2
\e2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \e2~output_o\);

-- Location: IOOBUF_X32_Y53_N16
\f2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \f2~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\g2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG2|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \g2~output_o\);

-- Location: IOOBUF_X35_Y0_N2
\a3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \a3~output_o\);

-- Location: IOOBUF_X77_Y24_N9
\b3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \b3~output_o\);

-- Location: IOOBUF_X35_Y0_N9
\c3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \c3~output_o\);

-- Location: IOOBUF_X77_Y24_N2
\d3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \d3~output_o\);

-- Location: IOOBUF_X41_Y53_N23
\e3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \e3~output_o\);

-- Location: IOOBUF_X43_Y53_N16
\f3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \f3~output_o\);

-- Location: IOOBUF_X39_Y0_N16
\g3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG3|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \g3~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\a4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => \a4~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\b4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => \b4~output_o\);

-- Location: IOOBUF_X0_Y20_N9
\c4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \c4~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\d4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => \d4~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\e4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => \e4~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\f4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => \f4~output_o\);

-- Location: IOOBUF_X0_Y33_N2
\g4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SEG4|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => \g4~output_o\);

-- Location: IOOBUF_X25_Y53_N2
\a5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \a5~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\b5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \b5~output_o\);

-- Location: IOOBUF_X75_Y53_N23
\c5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \c5~output_o\);

-- Location: IOOBUF_X55_Y53_N2
\d5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \d5~output_o\);

-- Location: IOOBUF_X77_Y40_N23
\e5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \e5~output_o\);

-- Location: IOOBUF_X1_Y53_N2
\f5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \f5~output_o\);

-- Location: IOOBUF_X59_Y0_N2
\g5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RDM|ALT_INV_conteudo\(15),
	devoe => ww_devoe,
	o => \g5~output_o\);

-- Location: IOIBUF_X0_Y26_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X57_Y20_N10
\MEM|ram_rtl_0_bypass[55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[55]~1_combout\ = !\RDM|conteudo\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(11),
	combout => \MEM|ram_rtl_0_bypass[55]~1_combout\);

-- Location: FF_X57_Y20_N11
\MEM|ram_rtl_0_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[55]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(55));

-- Location: LCCOMB_X49_Y25_N12
\MEM|ram_rtl_0_bypass[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[56]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[56]~feeder_combout\);

-- Location: FF_X49_Y25_N13
\MEM|ram_rtl_0_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(56));

-- Location: LCCOMB_X49_Y24_N0
\PC|counter[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[0]~17_combout\ = \PC|counter\(0) $ (VCC)
-- \PC|counter[0]~18\ = CARRY(\PC|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(0),
	datad => VCC,
	combout => \PC|counter[0]~17_combout\,
	cout => \PC|counter[0]~18\);

-- Location: LCCOMB_X48_Y23_N26
\MEM|ram_rtl_0_bypass[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[33]~feeder_combout\ = \RDM|conteudo\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(0),
	combout => \MEM|ram_rtl_0_bypass[33]~feeder_combout\);

-- Location: FF_X48_Y23_N27
\MEM|ram_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(33));

-- Location: LCCOMB_X50_Y27_N16
\MEM|ram_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X50_Y27_N17
\MEM|ram_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(34));

-- Location: LCCOMB_X49_Y26_N30
\MEM|ram_rtl_0_bypass[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[63]~feeder_combout\ = \RDM|conteudo\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(15),
	combout => \MEM|ram_rtl_0_bypass[63]~feeder_combout\);

-- Location: FF_X49_Y26_N31
\MEM|ram_rtl_0_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[63]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(63));

-- Location: LCCOMB_X49_Y26_N24
\MEM|ram_rtl_0_bypass[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[64]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[64]~feeder_combout\);

-- Location: FF_X49_Y26_N25
\MEM|ram_rtl_0_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(64));

-- Location: LCCOMB_X50_Y26_N14
\MEM|ram~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~25\ = ((\MEM|ram_rtl_0_bypass\(0) & (\MEM|ram~9_combout\ & \MEM|ram~4_combout\))) # (!\MEM|ram_rtl_0_bypass\(64))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(0),
	datab => \MEM|ram~9_combout\,
	datac => \MEM|ram~4_combout\,
	datad => \MEM|ram_rtl_0_bypass\(64),
	combout => \MEM|ram~25\);

-- Location: LCCOMB_X49_Y21_N12
\MEM|ram_rtl_0_bypass[51]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[51]~3_combout\ = !\RDM|conteudo\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(9),
	combout => \MEM|ram_rtl_0_bypass[51]~3_combout\);

-- Location: FF_X49_Y21_N13
\MEM|ram_rtl_0_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[51]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(51));

-- Location: LCCOMB_X49_Y25_N16
\MEM|ram_rtl_0_bypass[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[52]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[52]~feeder_combout\);

-- Location: FF_X49_Y25_N17
\MEM|ram_rtl_0_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(52));

-- Location: LCCOMB_X49_Y25_N14
\MEM|ram~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~30\ = ((\MEM|ram~4_combout\ & (\MEM|ram_rtl_0_bypass\(0) & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(52))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~4_combout\,
	datab => \MEM|ram_rtl_0_bypass\(52),
	datac => \MEM|ram_rtl_0_bypass\(0),
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~30\);

-- Location: LCCOMB_X48_Y20_N26
\MEM|ram_rtl_0_bypass[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[59]~feeder_combout\ = \RDM|conteudo\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(13),
	combout => \MEM|ram_rtl_0_bypass[59]~feeder_combout\);

-- Location: FF_X48_Y20_N27
\MEM|ram_rtl_0_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(59));

-- Location: LCCOMB_X49_Y25_N4
\MEM|ram_rtl_0_bypass[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[60]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[60]~feeder_combout\);

-- Location: FF_X49_Y25_N5
\MEM|ram_rtl_0_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(60));

-- Location: LCCOMB_X49_Y25_N30
\MEM|ram~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~26\ = ((\MEM|ram~4_combout\ & (\MEM|ram_rtl_0_bypass\(0) & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(60))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~4_combout\,
	datab => \MEM|ram_rtl_0_bypass\(60),
	datac => \MEM|ram_rtl_0_bypass\(0),
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~26\);

-- Location: LCCOMB_X49_Y24_N8
\PC|counter[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[4]~25_combout\ = (\PC|counter\(4) & (\PC|counter[3]~24\ $ (GND))) # (!\PC|counter\(4) & (!\PC|counter[3]~24\ & VCC))
-- \PC|counter[4]~26\ = CARRY((\PC|counter\(4) & !\PC|counter[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(4),
	datad => VCC,
	cin => \PC|counter[3]~24\,
	combout => \PC|counter[4]~25_combout\,
	cout => \PC|counter[4]~26\);

-- Location: LCCOMB_X49_Y24_N10
\PC|counter[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[5]~27_combout\ = (\PC|counter\(5) & (!\PC|counter[4]~26\)) # (!\PC|counter\(5) & ((\PC|counter[4]~26\) # (GND)))
-- \PC|counter[5]~28\ = CARRY((!\PC|counter[4]~26\) # (!\PC|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(5),
	datad => VCC,
	cin => \PC|counter[4]~26\,
	combout => \PC|counter[5]~27_combout\,
	cout => \PC|counter[5]~28\);

-- Location: LCCOMB_X49_Y25_N20
\MEM|ram_rtl_0_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[44]~feeder_combout\);

-- Location: FF_X49_Y25_N21
\MEM|ram_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(44));

-- Location: LCCOMB_X49_Y25_N18
\MEM|ram~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~34\ = ((\MEM|ram~4_combout\ & (\MEM|ram_rtl_0_bypass\(0) & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~4_combout\,
	datab => \MEM|ram_rtl_0_bypass\(44),
	datac => \MEM|ram_rtl_0_bypass\(0),
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~34\);

-- Location: LCCOMB_X49_Y21_N2
\MEM|ram_rtl_0_bypass[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[43]~feeder_combout\ = \RDM|conteudo\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(5),
	combout => \MEM|ram_rtl_0_bypass[43]~feeder_combout\);

-- Location: FF_X49_Y21_N3
\MEM|ram_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(43));

-- Location: LCCOMB_X42_Y23_N28
\REM|conteudo[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \REM|conteudo[15]~feeder_combout\ = \muxREM|q[15]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[15]~1_combout\,
	combout => \REM|conteudo[15]~feeder_combout\);

-- Location: FF_X42_Y23_N29
\REM|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \REM|conteudo[15]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(15));

-- Location: LCCOMB_X42_Y23_N4
\REM|conteudo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \REM|conteudo[13]~feeder_combout\ = \muxREM|q[13]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[13]~0_combout\,
	combout => \REM|conteudo[13]~feeder_combout\);

-- Location: FF_X42_Y23_N5
\REM|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \REM|conteudo[13]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(13));

-- Location: LCCOMB_X43_Y23_N4
\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\ = (\REM|conteudo\(14) & (\REM|conteudo\(15) & (\REM|conteudo\(13) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(15),
	datac => \REM|conteudo\(13),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\);

-- Location: FF_X45_Y24_N11
\MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[14]~2_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(1));

-- Location: LCCOMB_X45_Y24_N10
\MEM|ram_rtl_0|auto_generated|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|_~2_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[14]~2_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxREM|q[14]~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(1),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|_~2_combout\);

-- Location: FF_X45_Y24_N15
\MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[13]~0_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(0));

-- Location: LCCOMB_X45_Y24_N14
\MEM|ram_rtl_0|auto_generated|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|_~0_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[13]~0_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxREM|q[13]~0_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(0),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|_~0_combout\);

-- Location: FF_X45_Y24_N19
\MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[15]~1_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(2));

-- Location: LCCOMB_X45_Y24_N18
\MEM|ram_rtl_0|auto_generated|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|_~1_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[15]~1_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxREM|q[15]~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|addrstall_reg_b\(2),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|_~1_combout\);

-- Location: LCCOMB_X45_Y24_N0
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (\MEM|ram_rtl_0|auto_generated|_~0_combout\ & \MEM|ram_rtl_0|auto_generated|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\);

-- Location: LCCOMB_X48_Y24_N20
\muxREM|q[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[0]~3_combout\ = (\UC|selectREM~2_combout\ & ((\PC|counter\(0)))) # (!\UC|selectREM~2_combout\ & (\RDM|conteudo\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(0),
	datac => \PC|counter\(0),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[0]~3_combout\);

-- Location: LCCOMB_X48_Y24_N30
\REM|conteudo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \REM|conteudo[0]~feeder_combout\ = \muxREM|q[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[0]~3_combout\,
	combout => \REM|conteudo[0]~feeder_combout\);

-- Location: FF_X48_Y24_N31
\REM|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \REM|conteudo[0]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(0));

-- Location: LCCOMB_X48_Y25_N10
\MEM|ram_rtl_0_bypass[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[35]~feeder_combout\ = \RDM|conteudo\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(1),
	combout => \MEM|ram_rtl_0_bypass[35]~feeder_combout\);

-- Location: FF_X48_Y25_N11
\MEM|ram_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(35));

-- Location: LCCOMB_X49_Y25_N24
\MEM|ram_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X49_Y25_N25
\MEM|ram_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(36));

-- Location: LCCOMB_X49_Y25_N10
\MEM|ram~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~38\ = ((\MEM|ram~4_combout\ & (\MEM|ram_rtl_0_bypass\(0) & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~4_combout\,
	datab => \MEM|ram_rtl_0_bypass\(36),
	datac => \MEM|ram_rtl_0_bypass\(0),
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~38\);

-- Location: LCCOMB_X43_Y23_N30
\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\ = (!\REM|conteudo\(14) & (\REM|conteudo\(15) & (!\REM|conteudo\(13) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(15),
	datac => \REM|conteudo\(13),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\);

-- Location: LCCOMB_X45_Y24_N6
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~0_combout\ & \MEM|ram_rtl_0|auto_generated|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\);

-- Location: LCCOMB_X50_Y26_N18
\MEM|ram_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X50_Y26_N19
\MEM|ram_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(38));

-- Location: LCCOMB_X50_Y26_N12
\MEM|ram~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~37\ = ((\MEM|ram_rtl_0_bypass\(0) & (\MEM|ram~9_combout\ & \MEM|ram~4_combout\))) # (!\MEM|ram_rtl_0_bypass\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(0),
	datab => \MEM|ram~9_combout\,
	datac => \MEM|ram~4_combout\,
	datad => \MEM|ram_rtl_0_bypass\(38),
	combout => \MEM|ram~37\);

-- Location: LCCOMB_X50_Y26_N28
\MEM|ram_rtl_0_bypass[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[37]~feeder_combout\ = \RDM|conteudo\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(2),
	combout => \MEM|ram_rtl_0_bypass[37]~feeder_combout\);

-- Location: FF_X50_Y26_N29
\MEM|ram_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(37));

-- Location: LCCOMB_X42_Y23_N8
\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\ = (\REM|conteudo\(14) & (\REM|conteudo\(15) & (!\REM|conteudo\(13) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(15),
	datac => \REM|conteudo\(13),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\);

-- Location: LCCOMB_X45_Y24_N26
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~0_combout\ & \MEM|ram_rtl_0|auto_generated|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\);

-- Location: LCCOMB_X50_Y27_N26
\MEM|ram_rtl_0_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[40]~feeder_combout\);

-- Location: FF_X50_Y27_N27
\MEM|ram_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(40));

-- Location: LCCOMB_X50_Y27_N12
\MEM|ram~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~36\ = ((\MEM|ram_rtl_0_bypass\(0) & (\MEM|ram~4_combout\ & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(40),
	datab => \MEM|ram_rtl_0_bypass\(0),
	datac => \MEM|ram~4_combout\,
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~36\);

-- Location: LCCOMB_X50_Y27_N28
\MEM|ram_rtl_0_bypass[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[39]~feeder_combout\ = \RDM|conteudo\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(3),
	combout => \MEM|ram_rtl_0_bypass[39]~feeder_combout\);

-- Location: FF_X50_Y27_N29
\MEM|ram_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(39));

-- Location: LCCOMB_X48_Y24_N4
\muxREM|q[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[5]~8_combout\ = (\UC|selectREM~2_combout\ & ((\PC|counter\(5)))) # (!\UC|selectREM~2_combout\ & (\RDM|conteudo\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(5),
	datac => \PC|counter\(5),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[5]~8_combout\);

-- Location: FF_X48_Y24_N5
\REM|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[5]~8_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(5));

-- Location: LCCOMB_X48_Y27_N20
\MEM|ram_rtl_0_bypass[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[46]~feeder_combout\);

-- Location: FF_X48_Y27_N21
\MEM|ram_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(46));

-- Location: LCCOMB_X48_Y27_N22
\MEM|ram~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~33\ = ((\MEM|ram~4_combout\ & (\MEM|ram_rtl_0_bypass\(0) & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~4_combout\,
	datab => \MEM|ram_rtl_0_bypass\(46),
	datac => \MEM|ram_rtl_0_bypass\(0),
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~33\);

-- Location: LCCOMB_X48_Y27_N18
\MEM|ram_rtl_0_bypass[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[45]~feeder_combout\ = \RDM|conteudo\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(6),
	combout => \MEM|ram_rtl_0_bypass[45]~feeder_combout\);

-- Location: FF_X48_Y27_N19
\MEM|ram_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(45));

-- Location: LCCOMB_X42_Y23_N22
\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\ = (!\REM|conteudo\(14) & (\REM|conteudo\(15) & (\REM|conteudo\(13) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(15),
	datac => \REM|conteudo\(13),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\);

-- Location: LCCOMB_X45_Y24_N4
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (\MEM|ram_rtl_0|auto_generated|_~0_combout\ & \MEM|ram_rtl_0|auto_generated|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\);

-- Location: LCCOMB_X50_Y27_N6
\MEM|ram_rtl_0_bypass[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[48]~feeder_combout\);

-- Location: FF_X50_Y27_N7
\MEM|ram_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(48));

-- Location: LCCOMB_X50_Y27_N20
\MEM|ram~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~32\ = ((\MEM|ram_rtl_0_bypass\(0) & (\MEM|ram~4_combout\ & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(48))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(48),
	datab => \MEM|ram_rtl_0_bypass\(0),
	datac => \MEM|ram~4_combout\,
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~32\);

-- Location: LCCOMB_X49_Y27_N0
\MEM|ram_rtl_0_bypass[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[47]~feeder_combout\ = \RDM|conteudo\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(7),
	combout => \MEM|ram_rtl_0_bypass[47]~feeder_combout\);

-- Location: FF_X49_Y27_N1
\MEM|ram_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(47));

-- Location: LCCOMB_X50_Y26_N8
\MEM|ram_rtl_0_bypass[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[50]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[50]~feeder_combout\);

-- Location: FF_X50_Y26_N9
\MEM|ram_rtl_0_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(50));

-- Location: LCCOMB_X50_Y26_N2
\MEM|ram~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~31\ = ((\MEM|ram_rtl_0_bypass\(0) & (\MEM|ram~4_combout\ & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(50))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(0),
	datab => \MEM|ram~4_combout\,
	datac => \MEM|ram_rtl_0_bypass\(50),
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~31\);

-- Location: LCCOMB_X49_Y26_N8
\MEM|ram_rtl_0_bypass[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[49]~feeder_combout\ = \RDM|conteudo\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(8),
	combout => \MEM|ram_rtl_0_bypass[49]~feeder_combout\);

-- Location: FF_X49_Y26_N9
\MEM|ram_rtl_0_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(49));

-- Location: LCCOMB_X48_Y24_N16
\muxREM|q[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[9]~12_combout\ = (\UC|selectREM~2_combout\ & ((\PC|counter\(9)))) # (!\UC|selectREM~2_combout\ & (\RDM|conteudo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(9),
	datab => \PC|counter\(9),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[9]~12_combout\);

-- Location: FF_X48_Y24_N17
\REM|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[9]~12_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(9));

-- Location: LCCOMB_X49_Y25_N8
\MEM|ram_rtl_0_bypass[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[54]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[54]~feeder_combout\);

-- Location: FF_X49_Y25_N9
\MEM|ram_rtl_0_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(54));

-- Location: LCCOMB_X49_Y25_N22
\MEM|ram~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~29\ = ((\MEM|ram~4_combout\ & (\MEM|ram_rtl_0_bypass\(0) & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(54))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~4_combout\,
	datab => \MEM|ram_rtl_0_bypass\(54),
	datac => \MEM|ram_rtl_0_bypass\(0),
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~29\);

-- Location: LCCOMB_X57_Y20_N16
\MEM|ram_rtl_0_bypass[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[53]~feeder_combout\ = \RDM|conteudo\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(10),
	combout => \MEM|ram_rtl_0_bypass[53]~feeder_combout\);

-- Location: FF_X57_Y20_N17
\MEM|ram_rtl_0_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(53));

-- Location: LCCOMB_X48_Y24_N12
\muxREM|q[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[11]~14_combout\ = (\UC|selectREM~2_combout\ & (\PC|counter\(11))) # (!\UC|selectREM~2_combout\ & ((\RDM|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(11),
	datac => \RDM|conteudo\(11),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[11]~14_combout\);

-- Location: FF_X48_Y24_N13
\REM|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[11]~14_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(11));

-- Location: LCCOMB_X49_Y27_N10
\MEM|ram_rtl_0_bypass[57]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[57]~2_combout\ = !\RDM|conteudo\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(12),
	combout => \MEM|ram_rtl_0_bypass[57]~2_combout\);

-- Location: FF_X49_Y27_N11
\MEM|ram_rtl_0_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[57]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(57));

-- Location: LCCOMB_X49_Y25_N0
\MEM|ram_rtl_0_bypass[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[58]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[58]~feeder_combout\);

-- Location: FF_X49_Y25_N1
\MEM|ram_rtl_0_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(58));

-- Location: LCCOMB_X49_Y25_N6
\MEM|ram~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~28\ = ((\MEM|ram~4_combout\ & (\MEM|ram_rtl_0_bypass\(0) & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(58))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~4_combout\,
	datab => \MEM|ram_rtl_0_bypass\(58),
	datac => \MEM|ram_rtl_0_bypass\(0),
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~28\);

-- Location: M9K_X27_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28_combout\);

-- Location: M9K_X27_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27_combout\);

-- Location: LCCOMB_X42_Y23_N6
\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\ = (\REM|conteudo\(14) & (!\REM|conteudo\(15) & (\REM|conteudo\(13) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(15),
	datac => \REM|conteudo\(13),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\);

-- Location: LCCOMB_X45_Y24_N12
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|_~1_combout\ & (\MEM|ram_rtl_0|auto_generated|_~0_combout\ & \MEM|ram_rtl_0|auto_generated|_~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\);

-- Location: M9K_X47_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y23_N16
\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\ = (\REM|conteudo\(14) & (!\REM|conteudo\(15) & (!\REM|conteudo\(13) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(15),
	datac => \REM|conteudo\(13),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\);

-- Location: LCCOMB_X45_Y24_N30
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\ = (\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~0_combout\ & !\MEM|ram_rtl_0|auto_generated|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\);

-- Location: M9K_X47_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25_combout\);

-- Location: LCCOMB_X42_Y23_N14
\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\ = (!\REM|conteudo\(14) & (!\REM|conteudo\(15) & (\REM|conteudo\(13) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(15),
	datac => \REM|conteudo\(13),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\);

-- Location: LCCOMB_X45_Y24_N24
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (\MEM|ram_rtl_0|auto_generated|_~0_combout\ & !\MEM|ram_rtl_0|auto_generated|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\);

-- Location: M9K_X27_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y23_N20
\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\ = (!\REM|conteudo\(14) & (!\REM|conteudo\(15) & (!\REM|conteudo\(13) & \UC|writeMEM~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REM|conteudo\(14),
	datab => \REM|conteudo\(15),
	datac => \REM|conteudo\(13),
	datad => \UC|writeMEM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\);

-- Location: LCCOMB_X45_Y24_N22
\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3) = (!\MEM|ram_rtl_0|auto_generated|_~2_combout\ & (!\MEM|ram_rtl_0|auto_generated|_~0_combout\ & !\MEM|ram_rtl_0|auto_generated|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|_~2_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|_~0_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|_~1_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3));

-- Location: M9K_X27_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000181",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24_combout\);

-- Location: LCCOMB_X49_Y27_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~25_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~24_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26_combout\);

-- Location: LCCOMB_X49_Y27_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~28_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~27_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~26_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29_combout\);

-- Location: LCCOMB_X49_Y27_N28
\RDM|conteudo[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[12]~13_combout\ = (\MEM|ram~28\ & (!\MEM|ram_rtl_0_bypass\(57))) # (!\MEM|ram~28\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(57),
	datab => \MEM|ram~28\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~29_combout\,
	combout => \RDM|conteudo[12]~13_combout\);

-- Location: LCCOMB_X41_Y24_N8
\UC|t2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t2~0_combout\ = (\UC|t1~q\ & (\UC|t0~q\ & \UC|t1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t1~q\,
	datab => \UC|t0~q\,
	datad => \UC|t1~0_combout\,
	combout => \UC|t2~0_combout\);

-- Location: LCCOMB_X41_Y24_N6
\UC|t8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t8~0_combout\ = (!\UC|t1~q\ & (\UC|t0~q\ & (!\UC|t2~q\ & \UC|t1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t1~q\,
	datab => \UC|t0~q\,
	datac => \UC|t2~q\,
	datad => \UC|t1~0_combout\,
	combout => \UC|t8~0_combout\);

-- Location: LCCOMB_X41_Y24_N22
\UC|t5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t5~0_combout\ = (\UC|t4~q\ & (!\UC|t3~q\ & \UC|t8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datac => \UC|t3~q\,
	datad => \UC|t8~0_combout\,
	combout => \UC|t5~0_combout\);

-- Location: FF_X41_Y24_N23
\UC|t5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t5~q\);

-- Location: LCCOMB_X41_Y24_N16
\UC|t7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t7~0_combout\ = (!\UC|t4~q\ & (!\UC|t5~q\ & (!\UC|t3~q\ & \UC|t8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \UC|t5~q\,
	datac => \UC|t3~q\,
	datad => \UC|t8~0_combout\,
	combout => \UC|t7~0_combout\);

-- Location: LCCOMB_X46_Y24_N16
\UC|t7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t7~1_combout\ = (\UC|t6~q\ & \UC|t7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t7~1_combout\);

-- Location: FF_X46_Y24_N17
\UC|t7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t7~q\);

-- Location: LCCOMB_X41_Y24_N18
\UC|t8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t8~1_combout\ = (!\UC|t6~q\ & (\UC|t7~q\ & \UC|t7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|t7~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t8~1_combout\);

-- Location: FF_X41_Y24_N19
\UC|t8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t8~q\);

-- Location: LCCOMB_X41_Y24_N2
\UC|t3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t3~0_combout\ = (\UC|t6~q\) # ((\UC|t7~q\) # ((\UC|t8~q\) # (!\UC|t7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|t7~q\,
	datac => \UC|t8~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t3~0_combout\);

-- Location: FF_X41_Y24_N9
\UC|t2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t2~0_combout\,
	ena => \UC|t3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t2~q\);

-- Location: FF_X43_Y24_N31
\RI|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(12),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(12));

-- Location: FF_X43_Y24_N23
\RI|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(13),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(13));

-- Location: FF_X43_Y24_N29
\RI|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(14),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(14));

-- Location: LCCOMB_X43_Y24_N18
\DECOD|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~0_combout\ = (!\RI|conteudo\(15) & (!\RI|conteudo\(13) & \RI|conteudo\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Decoder0~0_combout\);

-- Location: LCCOMB_X43_Y24_N4
\DECOD|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~1_combout\ = (\RI|conteudo\(11) & (\RI|conteudo\(12) & \DECOD|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(12),
	datad => \DECOD|Decoder0~0_combout\,
	combout => \DECOD|Decoder0~1_combout\);

-- Location: FF_X42_Y24_N17
\RI|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(10),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(10));

-- Location: LCCOMB_X42_Y23_N12
\UC|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|read~0_combout\ = (\RI|conteudo\(10)) # ((\RI|conteudo\(9) & ((!\UC|t8~q\))) # (!\RI|conteudo\(9) & (!\UC|t6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|t8~q\,
	datac => \RI|conteudo\(10),
	datad => \RI|conteudo\(9),
	combout => \UC|read~0_combout\);

-- Location: LCCOMB_X44_Y23_N4
\UC|read~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|read~1_combout\ = (\DECOD|Decoder0~1_combout\ & ((\UC|RwriteRDM~0_combout\) # (!\UC|read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|RwriteRDM~0_combout\,
	datac => \DECOD|Decoder0~1_combout\,
	datad => \UC|read~0_combout\,
	combout => \UC|read~1_combout\);

-- Location: LCCOMB_X42_Y24_N4
\UC|RwriteAC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~3_combout\ = (!\RI|conteudo\(9) & (\RI|conteudo\(10) & \UC|t5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \RI|conteudo\(10),
	datad => \UC|t5~q\,
	combout => \UC|RwriteAC~3_combout\);

-- Location: LCCOMB_X41_Y24_N0
\UC|t9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t9~0_combout\ = (!\UC|t6~q\ & (!\UC|t7~q\ & (\UC|t8~q\ & \UC|t7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|t7~q\,
	datac => \UC|t8~q\,
	datad => \UC|t7~0_combout\,
	combout => \UC|t9~0_combout\);

-- Location: FF_X41_Y24_N1
\UC|t9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t9~q\);

-- Location: LCCOMB_X42_Y24_N26
\UC|RwriteAC~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~6_combout\ = (!\RI|conteudo\(10) & (\UC|t9~q\ & \RI|conteudo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(10),
	datac => \UC|t9~q\,
	datad => \RI|conteudo\(9),
	combout => \UC|RwriteAC~6_combout\);

-- Location: LCCOMB_X42_Y24_N10
\UC|RwriteAC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~2_combout\ = (!\RI|conteudo\(9) & (!\RI|conteudo\(10) & \UC|t7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \RI|conteudo\(10),
	datad => \UC|t7~q\,
	combout => \UC|RwriteAC~2_combout\);

-- Location: LCCOMB_X42_Y24_N18
\UC|RopULA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RopULA~0_combout\ = (!\RI|conteudo\(15) & ((\UC|RwriteAC~3_combout\) # ((\UC|RwriteAC~6_combout\) # (\UC|RwriteAC~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteAC~3_combout\,
	datab => \RI|conteudo\(15),
	datac => \UC|RwriteAC~6_combout\,
	datad => \UC|RwriteAC~2_combout\,
	combout => \UC|RopULA~0_combout\);

-- Location: LCCOMB_X42_Y24_N20
\UC|RopULA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RopULA~5_combout\ = (!\RI|conteudo\(14) & ((\RI|conteudo\(12) & (!\RI|conteudo\(11))) # (!\RI|conteudo\(12) & (\RI|conteudo\(11) & \RI|conteudo\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(14),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(13),
	combout => \UC|RopULA~5_combout\);

-- Location: LCCOMB_X43_Y24_N0
\UC|RopULA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RopULA~1_combout\ = (\RI|conteudo\(12) & (!\RI|conteudo\(14) & (!\RI|conteudo\(11) & !\RI|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(14),
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(13),
	combout => \UC|RopULA~1_combout\);

-- Location: LCCOMB_X43_Y24_N28
\UC|RwriteAC~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~8_combout\ = (\RI|conteudo\(13) & ((\RI|conteudo\(12) & (\RI|conteudo\(11) $ (\RI|conteudo\(14)))) # (!\RI|conteudo\(12) & (\RI|conteudo\(11) & \RI|conteudo\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(14),
	datad => \RI|conteudo\(13),
	combout => \UC|RwriteAC~8_combout\);

-- Location: LCCOMB_X42_Y24_N6
\UC|RwriteAC~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~9_combout\ = (\UC|t3~q\ & (\RI|conteudo\(10) & (\RI|conteudo\(9) & \UC|RwriteAC~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t3~q\,
	datab => \RI|conteudo\(10),
	datac => \RI|conteudo\(9),
	datad => \UC|RwriteAC~8_combout\,
	combout => \UC|RwriteAC~9_combout\);

-- Location: LCCOMB_X42_Y24_N0
\UC|opULA[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA\(2) = (\RI|conteudo\(15) & (\UC|RopULA~1_combout\ & ((\UC|RopULA~0_combout\)))) # (!\RI|conteudo\(15) & ((\UC|RwriteAC~9_combout\) # ((\UC|RopULA~1_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datab => \UC|RopULA~1_combout\,
	datac => \UC|RwriteAC~9_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \UC|opULA\(2));

-- Location: LCCOMB_X43_Y24_N10
\DECOD|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~3_combout\ = (!\RI|conteudo\(15) & (\RI|conteudo\(13) & \RI|conteudo\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Decoder0~3_combout\);

-- Location: LCCOMB_X43_Y24_N16
\UC|RwriteAC~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~5_combout\ = (\RI|conteudo\(9) & (\RI|conteudo\(10) & \UC|t3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(9),
	datac => \RI|conteudo\(10),
	datad => \UC|t3~q\,
	combout => \UC|RwriteAC~5_combout\);

-- Location: LCCOMB_X43_Y24_N24
\UC|RopULA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RopULA~4_combout\ = (\RI|conteudo\(12) & (!\RI|conteudo\(11) & (\DECOD|Decoder0~3_combout\ & \UC|RwriteAC~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \DECOD|Decoder0~3_combout\,
	datad => \UC|RwriteAC~5_combout\,
	combout => \UC|RopULA~4_combout\);

-- Location: LCCOMB_X43_Y25_N8
\ULA|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~5_combout\ = (!\UC|opULA\(2) & ((\UC|RopULA~4_combout\) # ((\UC|RopULA~0_combout\ & \UC|RopULA~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~0_combout\,
	datab => \UC|RopULA~5_combout\,
	datac => \UC|opULA\(2),
	datad => \UC|RopULA~4_combout\,
	combout => \ULA|Mux3~5_combout\);

-- Location: LCCOMB_X43_Y24_N14
\UC|RopULA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RopULA~3_combout\ = (\DECOD|Decoder0~3_combout\ & (\RI|conteudo\(11) & (!\RI|conteudo\(12) & \UC|RwriteAC~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~3_combout\,
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(12),
	datad => \UC|RwriteAC~5_combout\,
	combout => \UC|RopULA~3_combout\);

-- Location: LCCOMB_X43_Y24_N22
\UC|RopULA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RopULA~2_combout\ = (!\RI|conteudo\(14) & (!\RI|conteudo\(11) & ((\RI|conteudo\(12)) # (\RI|conteudo\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(14),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(11),
	combout => \UC|RopULA~2_combout\);

-- Location: LCCOMB_X42_Y25_N28
\ULA|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~3_combout\ = \RDM|conteudo\(12) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~0_combout\ & \UC|RopULA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~3_combout\,
	datab => \UC|RopULA~0_combout\,
	datac => \UC|RopULA~2_combout\,
	datad => \RDM|conteudo\(12),
	combout => \ULA|Add0~3_combout\);

-- Location: LCCOMB_X42_Y25_N22
\ULA|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~4_combout\ = \RDM|conteudo\(11) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~0_combout\ & \UC|RopULA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~3_combout\,
	datab => \UC|RopULA~0_combout\,
	datac => \UC|RopULA~2_combout\,
	datad => \RDM|conteudo\(11),
	combout => \ULA|Add0~4_combout\);

-- Location: LCCOMB_X42_Y24_N30
\UC|opULA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[0]~0_combout\ = (\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|RopULA~2_combout\,
	datac => \UC|RopULA~3_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \UC|opULA[0]~0_combout\);

-- Location: LCCOMB_X42_Y24_N16
\UC|opULA[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|opULA[1]~1_combout\ = (\UC|RopULA~4_combout\) # ((\UC|RopULA~5_combout\ & \UC|RopULA~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~5_combout\,
	datab => \UC|RopULA~0_combout\,
	datad => \UC|RopULA~4_combout\,
	combout => \UC|opULA[1]~1_combout\);

-- Location: LCCOMB_X43_Y25_N16
\ULA|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~2_combout\ = (\UC|opULA\(2)) # ((\UC|opULA[0]~0_combout\ & \UC|opULA[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~0_combout\,
	datac => \UC|opULA\(2),
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux3~2_combout\);

-- Location: LCCOMB_X43_Y25_N14
\ULA|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~2_combout\ = (\ULA|Mux3~2_combout\ & (\ULA|Mux3~5_combout\ & ((\AC|conteudo\(11)) # (\RDM|conteudo\(11))))) # (!\ULA|Mux3~2_combout\ & (((\AC|conteudo\(11) & \RDM|conteudo\(11))) # (!\ULA|Mux3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(11),
	datab => \RDM|conteudo\(11),
	datac => \ULA|Mux3~2_combout\,
	datad => \ULA|Mux3~5_combout\,
	combout => \ULA|Mux4~2_combout\);

-- Location: LCCOMB_X42_Y25_N24
\ULA|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~5_combout\ = \RDM|conteudo\(10) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~0_combout\ & \UC|RopULA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~3_combout\,
	datab => \UC|RopULA~0_combout\,
	datac => \UC|RopULA~2_combout\,
	datad => \RDM|conteudo\(10),
	combout => \ULA|Add0~5_combout\);

-- Location: LCCOMB_X42_Y25_N26
\ULA|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~6_combout\ = \RDM|conteudo\(9) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~0_combout\ & \UC|RopULA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~3_combout\,
	datab => \UC|RopULA~0_combout\,
	datac => \UC|RopULA~2_combout\,
	datad => \RDM|conteudo\(9),
	combout => \ULA|Add0~6_combout\);

-- Location: LCCOMB_X44_Y25_N24
\ULA|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~0_combout\ = (\UC|opULA[0]~0_combout\ & (((\AC|conteudo\(8)) # (\UC|opULA[1]~1_combout\)))) # (!\UC|opULA[0]~0_combout\ & (!\AC|conteudo\(7) & ((!\UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datab => \AC|conteudo\(8),
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux8~0_combout\);

-- Location: LCCOMB_X50_Y26_N0
\MEM|ram_rtl_0_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[42]~feeder_combout\);

-- Location: FF_X50_Y26_N1
\MEM|ram_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(42));

-- Location: LCCOMB_X50_Y26_N22
\MEM|ram~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~35\ = ((\MEM|ram_rtl_0_bypass\(0) & (\MEM|ram~4_combout\ & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(42))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(0),
	datab => \MEM|ram_rtl_0_bypass\(42),
	datac => \MEM|ram~4_combout\,
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~35\);

-- Location: LCCOMB_X48_Y23_N8
\MEM|ram_rtl_0_bypass[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[41]~feeder_combout\ = \RDM|conteudo\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(4),
	combout => \MEM|ram_rtl_0_bypass[41]~feeder_combout\);

-- Location: FF_X48_Y23_N9
\MEM|ram_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(41));

-- Location: M9K_X27_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y18_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y23_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70_combout\);

-- Location: M9K_X27_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y8_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y23_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69_combout\);

-- Location: M9K_X47_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y23_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66_combout\);

-- Location: M9K_X61_Y7_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y15_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y23_N10
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67_combout\);

-- Location: LCCOMB_X48_Y23_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~66_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~67_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68_combout\);

-- Location: LCCOMB_X48_Y23_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~70_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~69_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~68_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71_combout\);

-- Location: LCCOMB_X48_Y23_N16
\RDM|conteudo[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[4]~5_combout\ = (\MEM|ram~35\ & (\MEM|ram_rtl_0_bypass\(41))) # (!\MEM|ram~35\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~35\,
	datab => \MEM|ram_rtl_0_bypass\(41),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~71_combout\,
	combout => \RDM|conteudo[4]~5_combout\);

-- Location: IOIBUF_X50_Y0_N1
\entrada[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(4),
	o => \entrada[4]~input_o\);

-- Location: LCCOMB_X48_Y26_N18
\muxRDM|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux11~0_combout\ = (\UC|read~1_combout\ & ((\entrada[4]~input_o\))) # (!\UC|read~1_combout\ & (\AC|conteudo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AC|conteudo\(4),
	datac => \entrada[4]~input_o\,
	datad => \UC|read~1_combout\,
	combout => \muxRDM|Mux11~0_combout\);

-- Location: LCCOMB_X42_Y23_N26
\UC|selectRDM[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~4_combout\ = (\UC|t4~q\) # ((\UC|t6~q\ & \RI|conteudo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datac => \RI|conteudo\(9),
	datad => \UC|t4~q\,
	combout => \UC|selectRDM[1]~4_combout\);

-- Location: LCCOMB_X44_Y26_N26
\ULA|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~2_combout\ = (\RDM|conteudo\(15) & ((\UC|opULA[0]~0_combout\) # ((\ffN|conteudo~q\ & !\UC|opULA\(2))))) # (!\RDM|conteudo\(15) & (\ffN|conteudo~q\ & (\UC|opULA[0]~0_combout\ & !\UC|opULA\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(15),
	datab => \ffN|conteudo~q\,
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|opULA\(2),
	combout => \ULA|Mux0~2_combout\);

-- Location: LCCOMB_X45_Y25_N0
\ULA|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~0_combout\ = (\UC|opULA[0]~0_combout\ & (((\AC|conteudo\(14)) # (\UC|opULA[1]~1_combout\)))) # (!\UC|opULA[0]~0_combout\ & (!\AC|conteudo\(13) & ((!\UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(13),
	datab => \UC|opULA[0]~0_combout\,
	datac => \AC|conteudo\(14),
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux2~0_combout\);

-- Location: LCCOMB_X45_Y25_N30
\ULA|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux2~0_combout\ & (\RDM|conteudo\(13))) # (!\ULA|Mux2~0_combout\ & ((\AC|conteudo\(12)))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~1_combout\,
	datab => \RDM|conteudo\(13),
	datac => \AC|conteudo\(12),
	datad => \ULA|Mux2~0_combout\,
	combout => \ULA|Mux2~1_combout\);

-- Location: LCCOMB_X42_Y25_N30
\ULA|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~2_combout\ = \RDM|conteudo\(13) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~0_combout\ & \UC|RopULA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~3_combout\,
	datab => \UC|RopULA~0_combout\,
	datac => \UC|RopULA~2_combout\,
	datad => \RDM|conteudo\(13),
	combout => \ULA|Add0~2_combout\);

-- Location: LCCOMB_X42_Y25_N10
\ULA|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~42_combout\ = (\AC|conteudo\(12) & ((\ULA|Add0~3_combout\ & (\ULA|Add0~41\ & VCC)) # (!\ULA|Add0~3_combout\ & (!\ULA|Add0~41\)))) # (!\AC|conteudo\(12) & ((\ULA|Add0~3_combout\ & (!\ULA|Add0~41\)) # (!\ULA|Add0~3_combout\ & ((\ULA|Add0~41\) # 
-- (GND)))))
-- \ULA|Add0~43\ = CARRY((\AC|conteudo\(12) & (!\ULA|Add0~3_combout\ & !\ULA|Add0~41\)) # (!\AC|conteudo\(12) & ((!\ULA|Add0~41\) # (!\ULA|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(12),
	datab => \ULA|Add0~3_combout\,
	datad => VCC,
	cin => \ULA|Add0~41\,
	combout => \ULA|Add0~42_combout\,
	cout => \ULA|Add0~43\);

-- Location: LCCOMB_X42_Y25_N12
\ULA|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~44_combout\ = ((\ULA|Add0~2_combout\ $ (\AC|conteudo\(13) $ (!\ULA|Add0~43\)))) # (GND)
-- \ULA|Add0~45\ = CARRY((\ULA|Add0~2_combout\ & ((\AC|conteudo\(13)) # (!\ULA|Add0~43\))) # (!\ULA|Add0~2_combout\ & (\AC|conteudo\(13) & !\ULA|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~2_combout\,
	datab => \AC|conteudo\(13),
	datad => VCC,
	cin => \ULA|Add0~43\,
	combout => \ULA|Add0~44_combout\,
	cout => \ULA|Add0~45\);

-- Location: LCCOMB_X45_Y25_N28
\ULA|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~2_combout\ = (\ULA|Mux3~5_combout\ & (\ULA|Mux3~2_combout\)) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux3~2_combout\ & (\ULA|Mux2~1_combout\)) # (!\ULA|Mux3~2_combout\ & ((\ULA|Add0~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \ULA|Mux3~2_combout\,
	datac => \ULA|Mux2~1_combout\,
	datad => \ULA|Add0~44_combout\,
	combout => \ULA|Mux2~2_combout\);

-- Location: LCCOMB_X45_Y25_N26
\ULA|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~3_combout\ = (\ULA|Mux3~5_combout\ & ((\RDM|conteudo\(13) & ((\AC|conteudo\(13)) # (\ULA|Mux2~2_combout\))) # (!\RDM|conteudo\(13) & (\AC|conteudo\(13) & \ULA|Mux2~2_combout\)))) # (!\ULA|Mux3~5_combout\ & (((\ULA|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \RDM|conteudo\(13),
	datac => \AC|conteudo\(13),
	datad => \ULA|Mux2~2_combout\,
	combout => \ULA|Mux2~3_combout\);

-- Location: LCCOMB_X43_Y24_N20
\UC|RwriteAC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~4_combout\ = (!\RI|conteudo\(14) & ((\RI|conteudo\(13) & ((!\RI|conteudo\(11)) # (!\RI|conteudo\(12)))) # (!\RI|conteudo\(13) & (\RI|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(13),
	datab => \RI|conteudo\(14),
	datac => \RI|conteudo\(12),
	datad => \RI|conteudo\(11),
	combout => \UC|RwriteAC~4_combout\);

-- Location: LCCOMB_X42_Y24_N24
\UC|writeOUT\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeOUT~combout\ = (\UC|RwriteAC~2_combout\) # ((\UC|RwriteAC~3_combout\) # (\UC|RwriteAC~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteAC~2_combout\,
	datab => \UC|RwriteAC~3_combout\,
	datad => \UC|RwriteAC~6_combout\,
	combout => \UC|writeOUT~combout\);

-- Location: LCCOMB_X43_Y24_N12
\UC|writeN~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeN~0_combout\ = (!\RI|conteudo\(15) & ((\UC|RwriteAC~9_combout\) # ((\UC|RwriteAC~4_combout\ & \UC|writeOUT~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteAC~9_combout\,
	datab => \UC|RwriteAC~4_combout\,
	datac => \RI|conteudo\(15),
	datad => \UC|writeOUT~combout\,
	combout => \UC|writeN~0_combout\);

-- Location: FF_X45_Y25_N27
\AC|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux2~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(13));

-- Location: LCCOMB_X45_Y25_N2
\ULA|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~0_combout\ = (\UC|opULA[1]~1_combout\ & (((\UC|opULA[0]~0_combout\)))) # (!\UC|opULA[1]~1_combout\ & ((\UC|opULA[0]~0_combout\ & ((\ffN|conteudo~q\))) # (!\UC|opULA[0]~0_combout\ & (!\AC|conteudo\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~1_combout\,
	datab => \AC|conteudo\(14),
	datac => \ffN|conteudo~q\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Mux1~0_combout\);

-- Location: LCCOMB_X45_Y25_N8
\ULA|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux1~0_combout\ & (\RDM|conteudo\(14))) # (!\ULA|Mux1~0_combout\ & ((\AC|conteudo\(13)))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~1_combout\,
	datab => \RDM|conteudo\(14),
	datac => \AC|conteudo\(13),
	datad => \ULA|Mux1~0_combout\,
	combout => \ULA|Mux1~1_combout\);

-- Location: LCCOMB_X43_Y25_N2
\ULA|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~1_combout\ = \RDM|conteudo\(14) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~2_combout\,
	datab => \RDM|conteudo\(14),
	datac => \UC|RopULA~0_combout\,
	datad => \UC|RopULA~3_combout\,
	combout => \ULA|Add0~1_combout\);

-- Location: LCCOMB_X42_Y25_N14
\ULA|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~46_combout\ = (\ULA|Add0~1_combout\ & ((\AC|conteudo\(14) & (\ULA|Add0~45\ & VCC)) # (!\AC|conteudo\(14) & (!\ULA|Add0~45\)))) # (!\ULA|Add0~1_combout\ & ((\AC|conteudo\(14) & (!\ULA|Add0~45\)) # (!\AC|conteudo\(14) & ((\ULA|Add0~45\) # 
-- (GND)))))
-- \ULA|Add0~47\ = CARRY((\ULA|Add0~1_combout\ & (!\AC|conteudo\(14) & !\ULA|Add0~45\)) # (!\ULA|Add0~1_combout\ & ((!\ULA|Add0~45\) # (!\AC|conteudo\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~1_combout\,
	datab => \AC|conteudo\(14),
	datad => VCC,
	cin => \ULA|Add0~45\,
	combout => \ULA|Add0~46_combout\,
	cout => \ULA|Add0~47\);

-- Location: LCCOMB_X45_Y25_N18
\ULA|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~2_combout\ = (\ULA|Mux3~5_combout\ & (((\ULA|Mux3~2_combout\)))) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux3~2_combout\ & (\ULA|Mux1~1_combout\)) # (!\ULA|Mux3~2_combout\ & ((\ULA|Add0~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \ULA|Mux1~1_combout\,
	datac => \ULA|Add0~46_combout\,
	datad => \ULA|Mux3~2_combout\,
	combout => \ULA|Mux1~2_combout\);

-- Location: LCCOMB_X45_Y25_N20
\ULA|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~3_combout\ = (\ULA|Mux3~5_combout\ & ((\RDM|conteudo\(14) & ((\AC|conteudo\(14)) # (\ULA|Mux1~2_combout\))) # (!\RDM|conteudo\(14) & (\AC|conteudo\(14) & \ULA|Mux1~2_combout\)))) # (!\ULA|Mux3~5_combout\ & (((\ULA|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \RDM|conteudo\(14),
	datac => \AC|conteudo\(14),
	datad => \ULA|Mux1~2_combout\,
	combout => \ULA|Mux1~3_combout\);

-- Location: FF_X45_Y25_N21
\AC|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux1~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(14));

-- Location: LCCOMB_X45_Y25_N12
\ULA|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~0_combout\ = (!\UC|opULA[0]~0_combout\ & ((\UC|opULA[1]~1_combout\ & (\AC|conteudo\(14))) # (!\UC|opULA[1]~1_combout\ & ((!\ffN|conteudo~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~1_combout\,
	datab => \AC|conteudo\(14),
	datac => \ffN|conteudo~q\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Mux0~0_combout\);

-- Location: LCCOMB_X43_Y25_N24
\ULA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~0_combout\ = \RDM|conteudo\(15) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~2_combout\,
	datab => \RDM|conteudo\(15),
	datac => \UC|RopULA~0_combout\,
	datad => \UC|RopULA~3_combout\,
	combout => \ULA|Add0~0_combout\);

-- Location: LCCOMB_X42_Y25_N16
\ULA|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~48_combout\ = \ffN|conteudo~q\ $ (\ULA|Add0~47\ $ (!\ULA|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ffN|conteudo~q\,
	datad => \ULA|Add0~0_combout\,
	cin => \ULA|Add0~47\,
	combout => \ULA|Add0~48_combout\);

-- Location: LCCOMB_X44_Y26_N16
\ULA|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~1_combout\ = (\UC|opULA\(2) & (\ULA|Mux0~0_combout\)) # (!\UC|opULA\(2) & (((!\UC|opULA[1]~1_combout\ & \ULA|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux0~0_combout\,
	datab => \UC|opULA[1]~1_combout\,
	datac => \UC|opULA\(2),
	datad => \ULA|Add0~48_combout\,
	combout => \ULA|Mux0~1_combout\);

-- Location: LCCOMB_X44_Y26_N0
\ULA|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~3_combout\ = (\ULA|Mux0~1_combout\) # ((\ULA|Mux0~2_combout\ & \UC|opULA[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux0~2_combout\,
	datab => \UC|opULA[1]~1_combout\,
	datad => \ULA|Mux0~1_combout\,
	combout => \ULA|Mux0~3_combout\);

-- Location: FF_X44_Y26_N1
\ffN|conteudo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux0~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ffN|conteudo~q\);

-- Location: LCCOMB_X44_Y24_N30
\UC|RwritePC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwritePC~1_combout\ = (!\RI|conteudo\(12) & (\ffN|conteudo~q\ & (\RI|conteudo\(11) & \DECOD|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \ffN|conteudo~q\,
	datac => \RI|conteudo\(11),
	datad => \DECOD|Decoder0~0_combout\,
	combout => \UC|RwritePC~1_combout\);

-- Location: LCCOMB_X44_Y25_N22
\ULA|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~2_combout\ = (!\ULA|Mux7~3_combout\ & (!\ULA|Mux8~3_combout\ & (!\ULA|Mux10~3_combout\ & !\ULA|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux7~3_combout\,
	datab => \ULA|Mux8~3_combout\,
	datac => \ULA|Mux10~3_combout\,
	datad => \ULA|Mux6~3_combout\,
	combout => \ULA|Equal0~2_combout\);

-- Location: FF_X44_Y26_N29
\AC|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux12~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(3));

-- Location: LCCOMB_X44_Y26_N12
\ULA|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~2_combout\ = (\RDM|conteudo\(0) & ((\UC|opULA[0]~0_combout\) # ((\AC|conteudo\(0) & !\UC|opULA\(2))))) # (!\RDM|conteudo\(0) & (\AC|conteudo\(0) & (\UC|opULA[0]~0_combout\ & !\UC|opULA\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(0),
	datab => \AC|conteudo\(0),
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|opULA\(2),
	combout => \ULA|Mux15~2_combout\);

-- Location: LCCOMB_X44_Y26_N4
\ULA|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~0_combout\ = (\UC|opULA[0]~0_combout\ & (\AC|conteudo\(1))) # (!\UC|opULA[0]~0_combout\ & ((!\AC|conteudo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(1),
	datab => \AC|conteudo\(0),
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Mux15~0_combout\);

-- Location: LCCOMB_X42_Y26_N0
\ULA|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~15_combout\ = \RDM|conteudo\(0) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(0),
	datab => \UC|RopULA~2_combout\,
	datac => \UC|RopULA~3_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~15_combout\);

-- Location: LCCOMB_X42_Y26_N16
\ULA|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~17_cout\ = CARRY(\UC|opULA[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[0]~0_combout\,
	datad => VCC,
	cout => \ULA|Add0~17_cout\);

-- Location: LCCOMB_X42_Y26_N18
\ULA|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~18_combout\ = (\AC|conteudo\(0) & ((\ULA|Add0~15_combout\ & (\ULA|Add0~17_cout\ & VCC)) # (!\ULA|Add0~15_combout\ & (!\ULA|Add0~17_cout\)))) # (!\AC|conteudo\(0) & ((\ULA|Add0~15_combout\ & (!\ULA|Add0~17_cout\)) # (!\ULA|Add0~15_combout\ & 
-- ((\ULA|Add0~17_cout\) # (GND)))))
-- \ULA|Add0~19\ = CARRY((\AC|conteudo\(0) & (!\ULA|Add0~15_combout\ & !\ULA|Add0~17_cout\)) # (!\AC|conteudo\(0) & ((!\ULA|Add0~17_cout\) # (!\ULA|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(0),
	datab => \ULA|Add0~15_combout\,
	datad => VCC,
	cin => \ULA|Add0~17_cout\,
	combout => \ULA|Add0~18_combout\,
	cout => \ULA|Add0~19\);

-- Location: LCCOMB_X44_Y26_N2
\ULA|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~1_combout\ = (!\UC|opULA[1]~1_combout\ & ((\UC|opULA\(2) & (\ULA|Mux15~0_combout\)) # (!\UC|opULA\(2) & ((\ULA|Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA\(2),
	datab => \UC|opULA[1]~1_combout\,
	datac => \ULA|Mux15~0_combout\,
	datad => \ULA|Add0~18_combout\,
	combout => \ULA|Mux15~1_combout\);

-- Location: LCCOMB_X44_Y26_N14
\ULA|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~3_combout\ = (\ULA|Mux15~1_combout\) # ((\ULA|Mux15~2_combout\ & \UC|opULA[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux15~2_combout\,
	datab => \UC|opULA[1]~1_combout\,
	datad => \ULA|Mux15~1_combout\,
	combout => \ULA|Mux15~3_combout\);

-- Location: FF_X44_Y26_N15
\AC|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux15~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(0));

-- Location: LCCOMB_X43_Y26_N18
\ULA|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~0_combout\ = (\UC|opULA[0]~0_combout\ & ((\AC|conteudo\(2)) # ((\UC|opULA[1]~1_combout\)))) # (!\UC|opULA[0]~0_combout\ & (((!\AC|conteudo\(1) & !\UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \AC|conteudo\(1),
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux14~0_combout\);

-- Location: LCCOMB_X43_Y26_N4
\ULA|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux14~0_combout\ & (\RDM|conteudo\(1))) # (!\ULA|Mux14~0_combout\ & ((\AC|conteudo\(0)))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(1),
	datab => \AC|conteudo\(0),
	datac => \UC|opULA[1]~1_combout\,
	datad => \ULA|Mux14~0_combout\,
	combout => \ULA|Mux14~1_combout\);

-- Location: LCCOMB_X42_Y26_N6
\ULA|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~14_combout\ = \RDM|conteudo\(1) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(1),
	datab => \UC|RopULA~2_combout\,
	datac => \UC|RopULA~3_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~14_combout\);

-- Location: LCCOMB_X42_Y26_N20
\ULA|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~20_combout\ = ((\ULA|Add0~14_combout\ $ (\AC|conteudo\(1) $ (!\ULA|Add0~19\)))) # (GND)
-- \ULA|Add0~21\ = CARRY((\ULA|Add0~14_combout\ & ((\AC|conteudo\(1)) # (!\ULA|Add0~19\))) # (!\ULA|Add0~14_combout\ & (\AC|conteudo\(1) & !\ULA|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~14_combout\,
	datab => \AC|conteudo\(1),
	datad => VCC,
	cin => \ULA|Add0~19\,
	combout => \ULA|Add0~20_combout\,
	cout => \ULA|Add0~21\);

-- Location: LCCOMB_X43_Y26_N6
\ULA|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~2_combout\ = (\ULA|Mux3~5_combout\ & (((\ULA|Mux3~2_combout\)))) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux3~2_combout\ & (\ULA|Mux14~1_combout\)) # (!\ULA|Mux3~2_combout\ & ((\ULA|Add0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \ULA|Mux14~1_combout\,
	datac => \ULA|Mux3~2_combout\,
	datad => \ULA|Add0~20_combout\,
	combout => \ULA|Mux14~2_combout\);

-- Location: LCCOMB_X43_Y26_N26
\ULA|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~3_combout\ = (\RDM|conteudo\(1) & ((\ULA|Mux14~2_combout\) # ((\ULA|Mux3~5_combout\ & \AC|conteudo\(1))))) # (!\RDM|conteudo\(1) & (\ULA|Mux14~2_combout\ & ((\AC|conteudo\(1)) # (!\ULA|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(1),
	datab => \ULA|Mux3~5_combout\,
	datac => \AC|conteudo\(1),
	datad => \ULA|Mux14~2_combout\,
	combout => \ULA|Mux14~3_combout\);

-- Location: FF_X43_Y26_N27
\AC|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux14~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(1));

-- Location: LCCOMB_X43_Y26_N24
\ULA|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~0_combout\ = (\UC|opULA[0]~0_combout\ & ((\AC|conteudo\(3)) # ((\UC|opULA[1]~1_combout\)))) # (!\UC|opULA[0]~0_combout\ & (((!\AC|conteudo\(2) & !\UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(3),
	datab => \AC|conteudo\(2),
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux13~0_combout\);

-- Location: LCCOMB_X43_Y26_N22
\ULA|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux13~0_combout\ & (\RDM|conteudo\(2))) # (!\ULA|Mux13~0_combout\ & ((\AC|conteudo\(1)))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \AC|conteudo\(1),
	datac => \UC|opULA[1]~1_combout\,
	datad => \ULA|Mux13~0_combout\,
	combout => \ULA|Mux13~1_combout\);

-- Location: LCCOMB_X42_Y26_N4
\ULA|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~13_combout\ = \RDM|conteudo\(2) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \UC|RopULA~2_combout\,
	datac => \UC|RopULA~3_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~13_combout\);

-- Location: LCCOMB_X42_Y26_N22
\ULA|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~22_combout\ = (\AC|conteudo\(2) & ((\ULA|Add0~13_combout\ & (\ULA|Add0~21\ & VCC)) # (!\ULA|Add0~13_combout\ & (!\ULA|Add0~21\)))) # (!\AC|conteudo\(2) & ((\ULA|Add0~13_combout\ & (!\ULA|Add0~21\)) # (!\ULA|Add0~13_combout\ & ((\ULA|Add0~21\) # 
-- (GND)))))
-- \ULA|Add0~23\ = CARRY((\AC|conteudo\(2) & (!\ULA|Add0~13_combout\ & !\ULA|Add0~21\)) # (!\AC|conteudo\(2) & ((!\ULA|Add0~21\) # (!\ULA|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \ULA|Add0~13_combout\,
	datad => VCC,
	cin => \ULA|Add0~21\,
	combout => \ULA|Add0~22_combout\,
	cout => \ULA|Add0~23\);

-- Location: LCCOMB_X43_Y26_N12
\ULA|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~2_combout\ = (\ULA|Mux3~5_combout\ & (((\ULA|Mux3~2_combout\)))) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux3~2_combout\ & (\ULA|Mux13~1_combout\)) # (!\ULA|Mux3~2_combout\ & ((\ULA|Add0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux13~1_combout\,
	datab => \ULA|Mux3~5_combout\,
	datac => \ULA|Mux3~2_combout\,
	datad => \ULA|Add0~22_combout\,
	combout => \ULA|Mux13~2_combout\);

-- Location: LCCOMB_X43_Y26_N20
\ULA|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~3_combout\ = (\RDM|conteudo\(2) & ((\ULA|Mux13~2_combout\) # ((\ULA|Mux3~5_combout\ & \AC|conteudo\(2))))) # (!\RDM|conteudo\(2) & (\ULA|Mux13~2_combout\ & ((\AC|conteudo\(2)) # (!\ULA|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \ULA|Mux3~5_combout\,
	datac => \AC|conteudo\(2),
	datad => \ULA|Mux13~2_combout\,
	combout => \ULA|Mux13~3_combout\);

-- Location: FF_X43_Y26_N21
\AC|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux13~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(2));

-- Location: LCCOMB_X44_Y26_N10
\ULA|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~0_combout\ = (\UC|opULA[0]~0_combout\ & ((\AC|conteudo\(4)) # ((\UC|opULA[1]~1_combout\)))) # (!\UC|opULA[0]~0_combout\ & (((!\AC|conteudo\(3) & !\UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \AC|conteudo\(3),
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux12~0_combout\);

-- Location: LCCOMB_X44_Y26_N8
\ULA|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux12~0_combout\ & ((\RDM|conteudo\(3)))) # (!\ULA|Mux12~0_combout\ & (\AC|conteudo\(2))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datab => \UC|opULA[1]~1_combout\,
	datac => \RDM|conteudo\(3),
	datad => \ULA|Mux12~0_combout\,
	combout => \ULA|Mux12~1_combout\);

-- Location: LCCOMB_X42_Y26_N2
\ULA|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~12_combout\ = \RDM|conteudo\(3) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datab => \UC|RopULA~2_combout\,
	datac => \UC|RopULA~3_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~12_combout\);

-- Location: LCCOMB_X42_Y26_N24
\ULA|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~24_combout\ = ((\AC|conteudo\(3) $ (\ULA|Add0~12_combout\ $ (!\ULA|Add0~23\)))) # (GND)
-- \ULA|Add0~25\ = CARRY((\AC|conteudo\(3) & ((\ULA|Add0~12_combout\) # (!\ULA|Add0~23\))) # (!\AC|conteudo\(3) & (\ULA|Add0~12_combout\ & !\ULA|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(3),
	datab => \ULA|Add0~12_combout\,
	datad => VCC,
	cin => \ULA|Add0~23\,
	combout => \ULA|Add0~24_combout\,
	cout => \ULA|Add0~25\);

-- Location: LCCOMB_X44_Y26_N6
\ULA|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~2_combout\ = (\ULA|Mux3~2_combout\ & ((\ULA|Mux3~5_combout\) # ((\ULA|Mux12~1_combout\)))) # (!\ULA|Mux3~2_combout\ & (!\ULA|Mux3~5_combout\ & ((\ULA|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~2_combout\,
	datab => \ULA|Mux3~5_combout\,
	datac => \ULA|Mux12~1_combout\,
	datad => \ULA|Add0~24_combout\,
	combout => \ULA|Mux12~2_combout\);

-- Location: LCCOMB_X44_Y26_N28
\ULA|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~3_combout\ = (\RDM|conteudo\(3) & ((\ULA|Mux12~2_combout\) # ((\ULA|Mux3~5_combout\ & \AC|conteudo\(3))))) # (!\RDM|conteudo\(3) & (\ULA|Mux12~2_combout\ & ((\AC|conteudo\(3)) # (!\ULA|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datab => \ULA|Mux3~5_combout\,
	datac => \AC|conteudo\(3),
	datad => \ULA|Mux12~2_combout\,
	combout => \ULA|Mux12~3_combout\);

-- Location: LCCOMB_X44_Y26_N22
\ULA|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~7_combout\ = (\ULA|Mux15~1_combout\) # ((\UC|opULA[1]~1_combout\ & ((\ULA|Mux15~2_combout\) # (\ULA|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux15~2_combout\,
	datab => \UC|opULA[1]~1_combout\,
	datac => \ULA|Mux0~2_combout\,
	datad => \ULA|Mux15~1_combout\,
	combout => \ULA|Equal0~7_combout\);

-- Location: LCCOMB_X43_Y26_N30
\ULA|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~3_combout\ = (\ULA|Mux14~3_combout\) # ((\ULA|Mux13~3_combout\) # ((\ULA|Mux9~3_combout\) # (\ULA|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux14~3_combout\,
	datab => \ULA|Mux13~3_combout\,
	datac => \ULA|Mux9~3_combout\,
	datad => \ULA|Equal0~7_combout\,
	combout => \ULA|Equal0~3_combout\);

-- Location: LCCOMB_X44_Y25_N28
\ULA|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~4_combout\ = (!\ULA|Mux11~3_combout\ & (!\ULA|Mux12~3_combout\ & (!\ULA|Equal0~3_combout\ & !\ULA|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux11~3_combout\,
	datab => \ULA|Mux12~3_combout\,
	datac => \ULA|Equal0~3_combout\,
	datad => \ULA|Mux5~3_combout\,
	combout => \ULA|Equal0~4_combout\);

-- Location: LCCOMB_X44_Y25_N2
\ULA|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~5_combout\ = (!\ULA|Mux3~7_combout\ & (!\ULA|Mux4~3_combout\ & (\ULA|Equal0~2_combout\ & \ULA|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~7_combout\,
	datab => \ULA|Mux4~3_combout\,
	datac => \ULA|Equal0~2_combout\,
	datad => \ULA|Equal0~4_combout\,
	combout => \ULA|Equal0~5_combout\);

-- Location: LCCOMB_X44_Y25_N12
\ULA|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Equal0~6_combout\ = (!\ULA|Mux1~3_combout\ & (!\ULA|Mux2~3_combout\ & (!\ULA|Mux0~1_combout\ & \ULA|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux1~3_combout\,
	datab => \ULA|Mux2~3_combout\,
	datac => \ULA|Mux0~1_combout\,
	datad => \ULA|Equal0~5_combout\,
	combout => \ULA|Equal0~6_combout\);

-- Location: FF_X44_Y25_N13
\ffZ|conteudo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Equal0~6_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ffZ|conteudo~q\);

-- Location: LCCOMB_X43_Y24_N26
\UC|writePC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writePC~0_combout\ = (\RI|conteudo\(11)) # (((\RI|conteudo\(12) & !\ffZ|conteudo~q\)) # (!\DECOD|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \ffZ|conteudo~q\,
	datad => \DECOD|Decoder0~0_combout\,
	combout => \UC|writePC~0_combout\);

-- Location: LCCOMB_X44_Y23_N10
\UC|writePC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writePC~1_combout\ = (\UC|RwritePC~1_combout\) # (!\UC|writePC~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UC|RwritePC~1_combout\,
	datad => \UC|writePC~0_combout\,
	combout => \UC|writePC~1_combout\);

-- Location: LCCOMB_X43_Y24_N8
\DECOD|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~4_combout\ = (!\RI|conteudo\(11) & (!\RI|conteudo\(12) & \DECOD|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(12),
	datad => \DECOD|Decoder0~3_combout\,
	combout => \DECOD|Decoder0~4_combout\);

-- Location: LCCOMB_X43_Y24_N2
\UC|selectRDM[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~2_combout\ = (!\DECOD|Decoder0~4_combout\ & ((\RI|conteudo\(15)) # (!\UC|RwriteAC~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datac => \DECOD|Decoder0~4_combout\,
	datad => \UC|RwriteAC~4_combout\,
	combout => \UC|selectRDM[1]~2_combout\);

-- Location: LCCOMB_X43_Y24_N30
\UC|RwriteRDM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~3_combout\ = (!\RI|conteudo\(10) & (\RI|conteudo\(9) & \UC|t8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \RI|conteudo\(9),
	datad => \UC|t8~q\,
	combout => \UC|RwriteRDM~3_combout\);

-- Location: LCCOMB_X43_Y23_N20
\UC|selectRDM[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~3_combout\ = (\UC|read~0_combout\ & (\UC|writePC~1_combout\ & ((\UC|RwriteRDM~3_combout\)))) # (!\UC|read~0_combout\ & (((\UC|writePC~1_combout\ & \UC|RwriteRDM~3_combout\)) # (!\UC|selectRDM[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|read~0_combout\,
	datab => \UC|writePC~1_combout\,
	datac => \UC|selectRDM[1]~2_combout\,
	datad => \UC|RwriteRDM~3_combout\,
	combout => \UC|selectRDM[1]~3_combout\);

-- Location: LCCOMB_X43_Y23_N12
\DECOD|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~2_combout\ = (!\RI|conteudo\(12) & (\RI|conteudo\(11) & (!\RI|conteudo\(13) & !\RI|conteudo\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(14),
	combout => \DECOD|Decoder0~2_combout\);

-- Location: LCCOMB_X43_Y23_N8
\UC|RwriteAC~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteAC~7_combout\ = (\RI|conteudo\(10) & !\RI|conteudo\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RI|conteudo\(10),
	datad => \RI|conteudo\(9),
	combout => \UC|RwriteAC~7_combout\);

-- Location: LCCOMB_X43_Y23_N14
\UC|writeRDM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~0_combout\ = (!\UC|t1~q\ & (((\UC|selectRDM[1]~2_combout\) # (!\UC|RwriteAC~7_combout\)) # (!\UC|t4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \UC|t1~q\,
	datac => \UC|selectRDM[1]~2_combout\,
	datad => \UC|RwriteAC~7_combout\,
	combout => \UC|writeRDM~0_combout\);

-- Location: LCCOMB_X43_Y23_N26
\UC|selectRDM[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~6_combout\ = ((\DECOD|Decoder0~2_combout\ & (\UC|RwriteRDM~0_combout\ & !\RI|conteudo\(15)))) # (!\UC|writeRDM~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~2_combout\,
	datab => \UC|writeRDM~0_combout\,
	datac => \UC|RwriteRDM~0_combout\,
	datad => \RI|conteudo\(15),
	combout => \UC|selectRDM[1]~6_combout\);

-- Location: LCCOMB_X44_Y24_N0
\UC|RwriteRDM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~1_combout\ = (!\RI|conteudo\(15) & ((\RI|conteudo\(11) & ((!\RI|conteudo\(12)) # (!\RI|conteudo\(13)))) # (!\RI|conteudo\(11) & ((\RI|conteudo\(13)) # (\RI|conteudo\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RI|conteudo\(13),
	datac => \RI|conteudo\(15),
	datad => \RI|conteudo\(12),
	combout => \UC|RwriteRDM~1_combout\);

-- Location: LCCOMB_X44_Y24_N2
\UC|RwriteRDM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~2_combout\ = (!\DECOD|Decoder0~4_combout\ & (!\DECOD|Decoder0~1_combout\ & ((\RI|conteudo\(14)) # (!\UC|RwriteRDM~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~4_combout\,
	datab => \RI|conteudo\(14),
	datac => \DECOD|Decoder0~1_combout\,
	datad => \UC|RwriteRDM~1_combout\,
	combout => \UC|RwriteRDM~2_combout\);

-- Location: LCCOMB_X44_Y24_N28
\UC|selectREM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectREM~0_combout\ = (!\RI|conteudo\(10) & ((\UC|RwritePC~1_combout\) # ((!\UC|RwriteRDM~2_combout\) # (!\UC|writePC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwritePC~1_combout\,
	datab => \RI|conteudo\(10),
	datac => \UC|writePC~0_combout\,
	datad => \UC|RwriteRDM~2_combout\,
	combout => \UC|selectREM~0_combout\);

-- Location: LCCOMB_X43_Y23_N6
\UC|selectRDM[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectRDM[1]~5_combout\ = (!\UC|selectRDM[1]~3_combout\ & (!\UC|selectRDM[1]~6_combout\ & ((!\UC|selectREM~0_combout\) # (!\UC|selectRDM[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectRDM[1]~4_combout\,
	datab => \UC|selectRDM[1]~3_combout\,
	datac => \UC|selectRDM[1]~6_combout\,
	datad => \UC|selectREM~0_combout\,
	combout => \UC|selectRDM[1]~5_combout\);

-- Location: LCCOMB_X46_Y24_N6
\UC|writeRDM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~3_combout\ = (\RI|conteudo\(9) & (((\UC|t6~q\)))) # (!\RI|conteudo\(9) & ((\UC|t4~q\) # ((!\UC|RwriteRDM~2_combout\ & \UC|t6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \RI|conteudo\(9),
	datac => \UC|RwriteRDM~2_combout\,
	datad => \UC|t6~q\,
	combout => \UC|writeRDM~3_combout\);

-- Location: LCCOMB_X44_Y24_N18
\UC|writeRDM~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~4_combout\ = (\UC|writeRDM~3_combout\ & (((\UC|RwritePC~1_combout\) # (!\UC|RwriteRDM~2_combout\)) # (!\UC|writePC~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writePC~0_combout\,
	datab => \UC|RwriteRDM~2_combout\,
	datac => \UC|RwritePC~1_combout\,
	datad => \UC|writeRDM~3_combout\,
	combout => \UC|writeRDM~4_combout\);

-- Location: LCCOMB_X43_Y23_N22
\DECOD|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DECOD|Decoder0~5_combout\ = (!\RI|conteudo\(15) & \DECOD|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RI|conteudo\(15),
	datad => \DECOD|Decoder0~2_combout\,
	combout => \DECOD|Decoder0~5_combout\);

-- Location: LCCOMB_X43_Y23_N28
\UC|RwriteRDM~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~5_combout\ = (\RI|conteudo\(11) & (!\RI|conteudo\(13) & (\RI|conteudo\(12) $ (!\RI|conteudo\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(14),
	combout => \UC|RwriteRDM~5_combout\);

-- Location: LCCOMB_X43_Y23_N18
\UC|RwriteRDM~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~6_combout\ = (\UC|RwriteRDM~5_combout\ & (!\RI|conteudo\(15) & \UC|RwriteRDM~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|RwriteRDM~5_combout\,
	datac => \RI|conteudo\(15),
	datad => \UC|RwriteRDM~0_combout\,
	combout => \UC|RwriteRDM~6_combout\);

-- Location: LCCOMB_X43_Y23_N16
\UC|writeRDM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~1_combout\ = ((\UC|RwriteRDM~6_combout\) # ((\UC|RwriteAC~3_combout\ & \DECOD|Decoder0~5_combout\))) # (!\UC|writeRDM~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteAC~3_combout\,
	datab => \UC|writeRDM~0_combout\,
	datac => \DECOD|Decoder0~5_combout\,
	datad => \UC|RwriteRDM~6_combout\,
	combout => \UC|writeRDM~1_combout\);

-- Location: LCCOMB_X44_Y24_N8
\UC|writeRDM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~2_combout\ = (\UC|writeRDM~1_combout\) # ((\UC|RwriteRDM~3_combout\ & ((!\UC|writePC~0_combout\) # (!\UC|RwriteRDM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~2_combout\,
	datab => \UC|RwriteRDM~3_combout\,
	datac => \UC|writePC~0_combout\,
	datad => \UC|writeRDM~1_combout\,
	combout => \UC|writeRDM~2_combout\);

-- Location: LCCOMB_X44_Y24_N6
\UC|RwriteRDM~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~4_combout\ = (\UC|t4~q\ & (\RI|conteudo\(9) & \UC|selectREM~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t4~q\,
	datac => \RI|conteudo\(9),
	datad => \UC|selectREM~0_combout\,
	combout => \UC|RwriteRDM~4_combout\);

-- Location: LCCOMB_X44_Y24_N4
\UC|writeRDM~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeRDM~5_combout\ = (\UC|writeRDM~2_combout\) # ((\UC|RwriteRDM~4_combout\) # ((!\RI|conteudo\(10) & \UC|writeRDM~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(10),
	datab => \UC|writeRDM~4_combout\,
	datac => \UC|writeRDM~2_combout\,
	datad => \UC|RwriteRDM~4_combout\,
	combout => \UC|writeRDM~5_combout\);

-- Location: FF_X48_Y23_N17
\RDM|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[4]~5_combout\,
	asdata => \muxRDM|Mux11~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(4));

-- Location: LCCOMB_X42_Y26_N12
\ULA|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~11_combout\ = \RDM|conteudo\(4) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(4),
	datab => \UC|RopULA~2_combout\,
	datac => \UC|RopULA~3_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~11_combout\);

-- Location: LCCOMB_X42_Y26_N26
\ULA|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~26_combout\ = (\ULA|Add0~11_combout\ & ((\AC|conteudo\(4) & (\ULA|Add0~25\ & VCC)) # (!\AC|conteudo\(4) & (!\ULA|Add0~25\)))) # (!\ULA|Add0~11_combout\ & ((\AC|conteudo\(4) & (!\ULA|Add0~25\)) # (!\AC|conteudo\(4) & ((\ULA|Add0~25\) # (GND)))))
-- \ULA|Add0~27\ = CARRY((\ULA|Add0~11_combout\ & (!\AC|conteudo\(4) & !\ULA|Add0~25\)) # (!\ULA|Add0~11_combout\ & ((!\ULA|Add0~25\) # (!\AC|conteudo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~11_combout\,
	datab => \AC|conteudo\(4),
	datad => VCC,
	cin => \ULA|Add0~25\,
	combout => \ULA|Add0~26_combout\,
	cout => \ULA|Add0~27\);

-- Location: LCCOMB_X44_Y26_N20
\ULA|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~0_combout\ = (\UC|opULA[0]~0_combout\ & (((\AC|conteudo\(5)) # (\UC|opULA[1]~1_combout\)))) # (!\UC|opULA[0]~0_combout\ & (!\AC|conteudo\(4) & ((!\UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \UC|opULA[0]~0_combout\,
	datac => \AC|conteudo\(5),
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux11~0_combout\);

-- Location: LCCOMB_X44_Y26_N18
\ULA|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux11~0_combout\ & (\RDM|conteudo\(4))) # (!\ULA|Mux11~0_combout\ & ((\AC|conteudo\(3)))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(4),
	datab => \AC|conteudo\(3),
	datac => \UC|opULA[1]~1_combout\,
	datad => \ULA|Mux11~0_combout\,
	combout => \ULA|Mux11~1_combout\);

-- Location: LCCOMB_X44_Y26_N24
\ULA|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~2_combout\ = (\ULA|Mux3~2_combout\ & ((\ULA|Mux3~5_combout\) # ((\ULA|Mux11~1_combout\)))) # (!\ULA|Mux3~2_combout\ & (!\ULA|Mux3~5_combout\ & (\ULA|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~2_combout\,
	datab => \ULA|Mux3~5_combout\,
	datac => \ULA|Add0~26_combout\,
	datad => \ULA|Mux11~1_combout\,
	combout => \ULA|Mux11~2_combout\);

-- Location: LCCOMB_X44_Y26_N30
\ULA|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~3_combout\ = (\RDM|conteudo\(4) & ((\ULA|Mux11~2_combout\) # ((\ULA|Mux3~5_combout\ & \AC|conteudo\(4))))) # (!\RDM|conteudo\(4) & (\ULA|Mux11~2_combout\ & ((\AC|conteudo\(4)) # (!\ULA|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(4),
	datab => \ULA|Mux3~5_combout\,
	datac => \AC|conteudo\(4),
	datad => \ULA|Mux11~2_combout\,
	combout => \ULA|Mux11~3_combout\);

-- Location: FF_X44_Y26_N31
\AC|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux11~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(4));

-- Location: LCCOMB_X42_Y26_N14
\ULA|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~0_combout\ = (\UC|opULA[0]~0_combout\ & ((\AC|conteudo\(6)) # ((\UC|opULA[1]~1_combout\)))) # (!\UC|opULA[0]~0_combout\ & (((!\AC|conteudo\(5) & !\UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(6),
	datab => \AC|conteudo\(5),
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux10~0_combout\);

-- Location: LCCOMB_X43_Y26_N28
\ULA|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux10~0_combout\ & ((\RDM|conteudo\(5)))) # (!\ULA|Mux10~0_combout\ & (\AC|conteudo\(4))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(4),
	datab => \RDM|conteudo\(5),
	datac => \UC|opULA[1]~1_combout\,
	datad => \ULA|Mux10~0_combout\,
	combout => \ULA|Mux10~1_combout\);

-- Location: LCCOMB_X42_Y26_N10
\ULA|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~10_combout\ = \RDM|conteudo\(5) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(5),
	datab => \UC|RopULA~2_combout\,
	datac => \UC|RopULA~3_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~10_combout\);

-- Location: LCCOMB_X42_Y26_N28
\ULA|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~28_combout\ = ((\ULA|Add0~10_combout\ $ (\AC|conteudo\(5) $ (!\ULA|Add0~27\)))) # (GND)
-- \ULA|Add0~29\ = CARRY((\ULA|Add0~10_combout\ & ((\AC|conteudo\(5)) # (!\ULA|Add0~27\))) # (!\ULA|Add0~10_combout\ & (\AC|conteudo\(5) & !\ULA|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~10_combout\,
	datab => \AC|conteudo\(5),
	datad => VCC,
	cin => \ULA|Add0~27\,
	combout => \ULA|Add0~28_combout\,
	cout => \ULA|Add0~29\);

-- Location: LCCOMB_X43_Y26_N2
\ULA|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~2_combout\ = (\ULA|Mux3~2_combout\ & ((\ULA|Mux10~1_combout\) # ((\ULA|Mux3~5_combout\)))) # (!\ULA|Mux3~2_combout\ & (((!\ULA|Mux3~5_combout\ & \ULA|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~2_combout\,
	datab => \ULA|Mux10~1_combout\,
	datac => \ULA|Mux3~5_combout\,
	datad => \ULA|Add0~28_combout\,
	combout => \ULA|Mux10~2_combout\);

-- Location: LCCOMB_X43_Y26_N10
\ULA|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~3_combout\ = (\RDM|conteudo\(5) & ((\ULA|Mux10~2_combout\) # ((\ULA|Mux3~5_combout\ & \AC|conteudo\(5))))) # (!\RDM|conteudo\(5) & (\ULA|Mux10~2_combout\ & ((\AC|conteudo\(5)) # (!\ULA|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(5),
	datab => \ULA|Mux3~5_combout\,
	datac => \AC|conteudo\(5),
	datad => \ULA|Mux10~2_combout\,
	combout => \ULA|Mux10~3_combout\);

-- Location: FF_X43_Y26_N11
\AC|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux10~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(5));

-- Location: LCCOMB_X43_Y26_N16
\ULA|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~0_combout\ = (\UC|opULA[1]~1_combout\ & (((\UC|opULA[0]~0_combout\)))) # (!\UC|opULA[1]~1_combout\ & ((\UC|opULA[0]~0_combout\ & ((\AC|conteudo\(7)))) # (!\UC|opULA[0]~0_combout\ & (!\AC|conteudo\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(6),
	datab => \AC|conteudo\(7),
	datac => \UC|opULA[1]~1_combout\,
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Mux9~0_combout\);

-- Location: LCCOMB_X43_Y26_N14
\ULA|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux9~0_combout\ & ((\RDM|conteudo\(6)))) # (!\ULA|Mux9~0_combout\ & (\AC|conteudo\(5))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(5),
	datab => \RDM|conteudo\(6),
	datac => \UC|opULA[1]~1_combout\,
	datad => \ULA|Mux9~0_combout\,
	combout => \ULA|Mux9~1_combout\);

-- Location: LCCOMB_X42_Y26_N8
\ULA|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~9_combout\ = \RDM|conteudo\(6) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(6),
	datab => \UC|RopULA~2_combout\,
	datac => \UC|RopULA~3_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~9_combout\);

-- Location: LCCOMB_X42_Y26_N30
\ULA|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~30_combout\ = (\AC|conteudo\(6) & ((\ULA|Add0~9_combout\ & (\ULA|Add0~29\ & VCC)) # (!\ULA|Add0~9_combout\ & (!\ULA|Add0~29\)))) # (!\AC|conteudo\(6) & ((\ULA|Add0~9_combout\ & (!\ULA|Add0~29\)) # (!\ULA|Add0~9_combout\ & ((\ULA|Add0~29\) # 
-- (GND)))))
-- \ULA|Add0~31\ = CARRY((\AC|conteudo\(6) & (!\ULA|Add0~9_combout\ & !\ULA|Add0~29\)) # (!\AC|conteudo\(6) & ((!\ULA|Add0~29\) # (!\ULA|Add0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(6),
	datab => \ULA|Add0~9_combout\,
	datad => VCC,
	cin => \ULA|Add0~29\,
	combout => \ULA|Add0~30_combout\,
	cout => \ULA|Add0~31\);

-- Location: LCCOMB_X43_Y26_N0
\ULA|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~2_combout\ = (\ULA|Mux3~5_combout\ & (((\ULA|Mux3~2_combout\)))) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux3~2_combout\ & (\ULA|Mux9~1_combout\)) # (!\ULA|Mux3~2_combout\ & ((\ULA|Add0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \ULA|Mux9~1_combout\,
	datac => \ULA|Mux3~2_combout\,
	datad => \ULA|Add0~30_combout\,
	combout => \ULA|Mux9~2_combout\);

-- Location: LCCOMB_X43_Y26_N8
\ULA|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~3_combout\ = (\RDM|conteudo\(6) & ((\ULA|Mux9~2_combout\) # ((\ULA|Mux3~5_combout\ & \AC|conteudo\(6))))) # (!\RDM|conteudo\(6) & (\ULA|Mux9~2_combout\ & ((\AC|conteudo\(6)) # (!\ULA|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(6),
	datab => \ULA|Mux3~5_combout\,
	datac => \AC|conteudo\(6),
	datad => \ULA|Mux9~2_combout\,
	combout => \ULA|Mux9~3_combout\);

-- Location: FF_X43_Y26_N9
\AC|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux9~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(6));

-- Location: LCCOMB_X44_Y25_N30
\ULA|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~1_combout\ = (\ULA|Mux8~0_combout\ & ((\RDM|conteudo\(7)) # ((!\UC|opULA[1]~1_combout\)))) # (!\ULA|Mux8~0_combout\ & (((\AC|conteudo\(6) & \UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datab => \ULA|Mux8~0_combout\,
	datac => \AC|conteudo\(6),
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux8~1_combout\);

-- Location: LCCOMB_X42_Y25_N18
\ULA|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~8_combout\ = \RDM|conteudo\(7) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~3_combout\,
	datab => \RDM|conteudo\(7),
	datac => \UC|RopULA~2_combout\,
	datad => \UC|RopULA~0_combout\,
	combout => \ULA|Add0~8_combout\);

-- Location: LCCOMB_X42_Y25_N0
\ULA|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~32_combout\ = ((\AC|conteudo\(7) $ (\ULA|Add0~8_combout\ $ (!\ULA|Add0~31\)))) # (GND)
-- \ULA|Add0~33\ = CARRY((\AC|conteudo\(7) & ((\ULA|Add0~8_combout\) # (!\ULA|Add0~31\))) # (!\AC|conteudo\(7) & (\ULA|Add0~8_combout\ & !\ULA|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datab => \ULA|Add0~8_combout\,
	datad => VCC,
	cin => \ULA|Add0~31\,
	combout => \ULA|Add0~32_combout\,
	cout => \ULA|Add0~33\);

-- Location: LCCOMB_X44_Y25_N16
\ULA|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~2_combout\ = (\ULA|Mux3~5_combout\ & (\ULA|Mux3~2_combout\)) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux3~2_combout\ & (\ULA|Mux8~1_combout\)) # (!\ULA|Mux3~2_combout\ & ((\ULA|Add0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \ULA|Mux3~2_combout\,
	datac => \ULA|Mux8~1_combout\,
	datad => \ULA|Add0~32_combout\,
	combout => \ULA|Mux8~2_combout\);

-- Location: LCCOMB_X44_Y25_N8
\ULA|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~3_combout\ = (\ULA|Mux3~5_combout\ & ((\RDM|conteudo\(7) & ((\AC|conteudo\(7)) # (\ULA|Mux8~2_combout\))) # (!\RDM|conteudo\(7) & (\AC|conteudo\(7) & \ULA|Mux8~2_combout\)))) # (!\ULA|Mux3~5_combout\ & (((\ULA|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \RDM|conteudo\(7),
	datac => \AC|conteudo\(7),
	datad => \ULA|Mux8~2_combout\,
	combout => \ULA|Mux8~3_combout\);

-- Location: FF_X44_Y25_N9
\AC|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux8~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(7));

-- Location: LCCOMB_X44_Y25_N18
\ULA|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~0_combout\ = (\UC|opULA[0]~0_combout\ & ((\AC|conteudo\(9)) # ((\UC|opULA[1]~1_combout\)))) # (!\UC|opULA[0]~0_combout\ & (((!\AC|conteudo\(8) & !\UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \AC|conteudo\(8),
	datac => \UC|opULA[0]~0_combout\,
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux7~0_combout\);

-- Location: LCCOMB_X44_Y25_N4
\ULA|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux7~0_combout\ & ((\RDM|conteudo\(8)))) # (!\ULA|Mux7~0_combout\ & (\AC|conteudo\(7))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(7),
	datab => \RDM|conteudo\(8),
	datac => \UC|opULA[1]~1_combout\,
	datad => \ULA|Mux7~0_combout\,
	combout => \ULA|Mux7~1_combout\);

-- Location: LCCOMB_X42_Y25_N20
\ULA|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~7_combout\ = \RDM|conteudo\(8) $ (((\UC|RopULA~3_combout\) # ((\UC|RopULA~2_combout\ & \UC|RopULA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RopULA~2_combout\,
	datab => \UC|RopULA~0_combout\,
	datac => \RDM|conteudo\(8),
	datad => \UC|RopULA~3_combout\,
	combout => \ULA|Add0~7_combout\);

-- Location: LCCOMB_X42_Y25_N2
\ULA|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~34_combout\ = (\AC|conteudo\(8) & ((\ULA|Add0~7_combout\ & (\ULA|Add0~33\ & VCC)) # (!\ULA|Add0~7_combout\ & (!\ULA|Add0~33\)))) # (!\AC|conteudo\(8) & ((\ULA|Add0~7_combout\ & (!\ULA|Add0~33\)) # (!\ULA|Add0~7_combout\ & ((\ULA|Add0~33\) # 
-- (GND)))))
-- \ULA|Add0~35\ = CARRY((\AC|conteudo\(8) & (!\ULA|Add0~7_combout\ & !\ULA|Add0~33\)) # (!\AC|conteudo\(8) & ((!\ULA|Add0~33\) # (!\ULA|Add0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(8),
	datab => \ULA|Add0~7_combout\,
	datad => VCC,
	cin => \ULA|Add0~33\,
	combout => \ULA|Add0~34_combout\,
	cout => \ULA|Add0~35\);

-- Location: LCCOMB_X44_Y25_N10
\ULA|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~2_combout\ = (\ULA|Mux3~5_combout\ & (\ULA|Mux3~2_combout\)) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux3~2_combout\ & (\ULA|Mux7~1_combout\)) # (!\ULA|Mux3~2_combout\ & ((\ULA|Add0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \ULA|Mux3~2_combout\,
	datac => \ULA|Mux7~1_combout\,
	datad => \ULA|Add0~34_combout\,
	combout => \ULA|Mux7~2_combout\);

-- Location: LCCOMB_X44_Y25_N6
\ULA|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~3_combout\ = (\ULA|Mux3~5_combout\ & ((\RDM|conteudo\(8) & ((\AC|conteudo\(8)) # (\ULA|Mux7~2_combout\))) # (!\RDM|conteudo\(8) & (\AC|conteudo\(8) & \ULA|Mux7~2_combout\)))) # (!\ULA|Mux3~5_combout\ & (((\ULA|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \RDM|conteudo\(8),
	datac => \AC|conteudo\(8),
	datad => \ULA|Mux7~2_combout\,
	combout => \ULA|Mux7~3_combout\);

-- Location: FF_X44_Y25_N7
\AC|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux7~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(8));

-- Location: LCCOMB_X43_Y25_N26
\ULA|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~0_combout\ = (\UC|opULA[0]~0_combout\ & (((\AC|conteudo\(10)) # (\UC|opULA[1]~1_combout\)))) # (!\UC|opULA[0]~0_combout\ & (!\AC|conteudo\(9) & ((!\UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(9),
	datab => \UC|opULA[0]~0_combout\,
	datac => \AC|conteudo\(10),
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux6~0_combout\);

-- Location: LCCOMB_X44_Y25_N14
\ULA|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux6~0_combout\ & ((\RDM|conteudo\(9)))) # (!\ULA|Mux6~0_combout\ & (\AC|conteudo\(8))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~1_combout\,
	datab => \AC|conteudo\(8),
	datac => \RDM|conteudo\(9),
	datad => \ULA|Mux6~0_combout\,
	combout => \ULA|Mux6~1_combout\);

-- Location: LCCOMB_X42_Y25_N4
\ULA|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~36_combout\ = ((\ULA|Add0~6_combout\ $ (\AC|conteudo\(9) $ (!\ULA|Add0~35\)))) # (GND)
-- \ULA|Add0~37\ = CARRY((\ULA|Add0~6_combout\ & ((\AC|conteudo\(9)) # (!\ULA|Add0~35\))) # (!\ULA|Add0~6_combout\ & (\AC|conteudo\(9) & !\ULA|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~6_combout\,
	datab => \AC|conteudo\(9),
	datad => VCC,
	cin => \ULA|Add0~35\,
	combout => \ULA|Add0~36_combout\,
	cout => \ULA|Add0~37\);

-- Location: LCCOMB_X44_Y25_N0
\ULA|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~2_combout\ = (\ULA|Mux3~5_combout\ & (\ULA|Mux3~2_combout\)) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux3~2_combout\ & (\ULA|Mux6~1_combout\)) # (!\ULA|Mux3~2_combout\ & ((\ULA|Add0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \ULA|Mux3~2_combout\,
	datac => \ULA|Mux6~1_combout\,
	datad => \ULA|Add0~36_combout\,
	combout => \ULA|Mux6~2_combout\);

-- Location: LCCOMB_X44_Y25_N20
\ULA|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux6~3_combout\ = (\ULA|Mux3~5_combout\ & ((\RDM|conteudo\(9) & ((\AC|conteudo\(9)) # (\ULA|Mux6~2_combout\))) # (!\RDM|conteudo\(9) & (\AC|conteudo\(9) & \ULA|Mux6~2_combout\)))) # (!\ULA|Mux3~5_combout\ & (((\ULA|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \RDM|conteudo\(9),
	datac => \AC|conteudo\(9),
	datad => \ULA|Mux6~2_combout\,
	combout => \ULA|Mux6~3_combout\);

-- Location: FF_X44_Y25_N21
\AC|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux6~3_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(9));

-- Location: LCCOMB_X42_Y25_N6
\ULA|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~38_combout\ = (\AC|conteudo\(10) & ((\ULA|Add0~5_combout\ & (\ULA|Add0~37\ & VCC)) # (!\ULA|Add0~5_combout\ & (!\ULA|Add0~37\)))) # (!\AC|conteudo\(10) & ((\ULA|Add0~5_combout\ & (!\ULA|Add0~37\)) # (!\ULA|Add0~5_combout\ & ((\ULA|Add0~37\) # 
-- (GND)))))
-- \ULA|Add0~39\ = CARRY((\AC|conteudo\(10) & (!\ULA|Add0~5_combout\ & !\ULA|Add0~37\)) # (!\AC|conteudo\(10) & ((!\ULA|Add0~37\) # (!\ULA|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \ULA|Add0~5_combout\,
	datad => VCC,
	cin => \ULA|Add0~37\,
	combout => \ULA|Add0~38_combout\,
	cout => \ULA|Add0~39\);

-- Location: LCCOMB_X43_Y25_N4
\ULA|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~0_combout\ = (\UC|opULA[1]~1_combout\ & (((\UC|opULA[0]~0_combout\)))) # (!\UC|opULA[1]~1_combout\ & ((\UC|opULA[0]~0_combout\ & (\AC|conteudo\(11))) # (!\UC|opULA[0]~0_combout\ & ((!\AC|conteudo\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(11),
	datab => \UC|opULA[1]~1_combout\,
	datac => \AC|conteudo\(10),
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Mux5~0_combout\);

-- Location: LCCOMB_X43_Y25_N18
\ULA|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~1_combout\ = (\ULA|Mux5~0_combout\ & ((\RDM|conteudo\(10)) # ((!\UC|opULA[1]~1_combout\)))) # (!\ULA|Mux5~0_combout\ & (((\AC|conteudo\(9) & \UC|opULA[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(10),
	datab => \AC|conteudo\(9),
	datac => \ULA|Mux5~0_combout\,
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux5~1_combout\);

-- Location: LCCOMB_X43_Y25_N0
\ULA|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~2_combout\ = (\ULA|Mux3~5_combout\ & (\ULA|Mux3~2_combout\)) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux3~2_combout\ & ((\ULA|Mux5~1_combout\))) # (!\ULA|Mux3~2_combout\ & (\ULA|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \ULA|Mux3~2_combout\,
	datac => \ULA|Add0~38_combout\,
	datad => \ULA|Mux5~1_combout\,
	combout => \ULA|Mux5~2_combout\);

-- Location: LCCOMB_X43_Y25_N10
\ULA|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux5~3_combout\ = (\ULA|Mux3~5_combout\ & ((\AC|conteudo\(10) & ((\RDM|conteudo\(10)) # (\ULA|Mux5~2_combout\))) # (!\AC|conteudo\(10) & (\RDM|conteudo\(10) & \ULA|Mux5~2_combout\)))) # (!\ULA|Mux3~5_combout\ & (((\ULA|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \AC|conteudo\(10),
	datac => \RDM|conteudo\(10),
	datad => \ULA|Mux5~2_combout\,
	combout => \ULA|Mux5~3_combout\);

-- Location: LCCOMB_X43_Y25_N30
\AC|conteudo[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AC|conteudo[10]~feeder_combout\ = \ULA|Mux5~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|Mux5~3_combout\,
	combout => \AC|conteudo[10]~feeder_combout\);

-- Location: FF_X43_Y25_N31
\AC|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \AC|conteudo[10]~feeder_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(10));

-- Location: LCCOMB_X42_Y25_N8
\ULA|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~40_combout\ = ((\ULA|Add0~4_combout\ $ (\AC|conteudo\(11) $ (!\ULA|Add0~39\)))) # (GND)
-- \ULA|Add0~41\ = CARRY((\ULA|Add0~4_combout\ & ((\AC|conteudo\(11)) # (!\ULA|Add0~39\))) # (!\ULA|Add0~4_combout\ & (\AC|conteudo\(11) & !\ULA|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~4_combout\,
	datab => \AC|conteudo\(11),
	datad => VCC,
	cin => \ULA|Add0~39\,
	combout => \ULA|Add0~40_combout\,
	cout => \ULA|Add0~41\);

-- Location: LCCOMB_X43_Y25_N20
\ULA|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~0_combout\ = (\UC|opULA[1]~1_combout\ & (((!\UC|opULA[0]~0_combout\)))) # (!\UC|opULA[1]~1_combout\ & ((\UC|opULA[0]~0_combout\ & ((\AC|conteudo\(12)))) # (!\UC|opULA[0]~0_combout\ & (!\AC|conteudo\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(11),
	datab => \UC|opULA[1]~1_combout\,
	datac => \AC|conteudo\(12),
	datad => \UC|opULA[0]~0_combout\,
	combout => \ULA|Mux4~0_combout\);

-- Location: LCCOMB_X43_Y25_N22
\ULA|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~1_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux4~0_combout\ & (\AC|conteudo\(10))) # (!\ULA|Mux4~0_combout\ & ((\RDM|conteudo\(11)))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(10),
	datab => \UC|opULA[1]~1_combout\,
	datac => \RDM|conteudo\(11),
	datad => \ULA|Mux4~0_combout\,
	combout => \ULA|Mux4~1_combout\);

-- Location: LCCOMB_X43_Y25_N28
\ULA|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~3_combout\ = (\ULA|Mux3~5_combout\ & (\ULA|Mux4~2_combout\)) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux4~2_combout\ & (\ULA|Add0~40_combout\)) # (!\ULA|Mux4~2_combout\ & ((\ULA|Mux4~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \ULA|Mux4~2_combout\,
	datac => \ULA|Add0~40_combout\,
	datad => \ULA|Mux4~1_combout\,
	combout => \ULA|Mux4~3_combout\);

-- Location: LCCOMB_X43_Y25_N12
\AC|conteudo[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AC|conteudo[11]~feeder_combout\ = \ULA|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|Mux4~3_combout\,
	combout => \AC|conteudo[11]~feeder_combout\);

-- Location: FF_X43_Y25_N13
\AC|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \AC|conteudo[11]~feeder_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(11));

-- Location: LCCOMB_X45_Y25_N14
\ULA|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~6_combout\ = (\ULA|Mux3~2_combout\ & (\ULA|Mux3~5_combout\ & ((\AC|conteudo\(12)) # (\RDM|conteudo\(12))))) # (!\ULA|Mux3~2_combout\ & (((\AC|conteudo\(12) & \RDM|conteudo\(12))) # (!\ULA|Mux3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(12),
	datab => \RDM|conteudo\(12),
	datac => \ULA|Mux3~2_combout\,
	datad => \ULA|Mux3~5_combout\,
	combout => \ULA|Mux3~6_combout\);

-- Location: LCCOMB_X45_Y25_N10
\ULA|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~3_combout\ = (\UC|opULA[0]~0_combout\ & (\AC|conteudo\(13) & ((!\UC|opULA[1]~1_combout\)))) # (!\UC|opULA[0]~0_combout\ & (((\UC|opULA[1]~1_combout\) # (!\AC|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(13),
	datab => \UC|opULA[0]~0_combout\,
	datac => \AC|conteudo\(12),
	datad => \UC|opULA[1]~1_combout\,
	combout => \ULA|Mux3~3_combout\);

-- Location: LCCOMB_X45_Y25_N24
\ULA|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~4_combout\ = (\UC|opULA[1]~1_combout\ & ((\ULA|Mux3~3_combout\ & ((\AC|conteudo\(11)))) # (!\ULA|Mux3~3_combout\ & (\RDM|conteudo\(12))))) # (!\UC|opULA[1]~1_combout\ & (((\ULA|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|opULA[1]~1_combout\,
	datab => \RDM|conteudo\(12),
	datac => \AC|conteudo\(11),
	datad => \ULA|Mux3~3_combout\,
	combout => \ULA|Mux3~4_combout\);

-- Location: LCCOMB_X44_Y25_N26
\ULA|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~7_combout\ = (\ULA|Mux3~5_combout\ & (((\ULA|Mux3~6_combout\)))) # (!\ULA|Mux3~5_combout\ & ((\ULA|Mux3~6_combout\ & (\ULA|Add0~42_combout\)) # (!\ULA|Mux3~6_combout\ & ((\ULA|Mux3~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux3~5_combout\,
	datab => \ULA|Add0~42_combout\,
	datac => \ULA|Mux3~6_combout\,
	datad => \ULA|Mux3~4_combout\,
	combout => \ULA|Mux3~7_combout\);

-- Location: FF_X44_Y25_N27
\AC|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ULA|Mux3~7_combout\,
	ena => \UC|writeN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AC|conteudo\(12));

-- Location: IOIBUF_X48_Y53_N22
\entrada[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(12),
	o => \entrada[12]~input_o\);

-- Location: LCCOMB_X48_Y27_N0
\muxRDM|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux3~0_combout\ = (\UC|read~1_combout\ & ((\entrada[12]~input_o\))) # (!\UC|read~1_combout\ & (\AC|conteudo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|read~1_combout\,
	datab => \AC|conteudo\(12),
	datad => \entrada[12]~input_o\,
	combout => \muxRDM|Mux3~0_combout\);

-- Location: FF_X49_Y27_N29
\RDM|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[12]~13_combout\,
	asdata => \muxRDM|Mux3~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(12));

-- Location: LCCOMB_X48_Y24_N2
\muxREM|q[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[12]~15_combout\ = (\UC|selectREM~2_combout\ & ((\PC|counter\(12)))) # (!\UC|selectREM~2_combout\ & (\RDM|conteudo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(12),
	datab => \PC|counter\(12),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[12]~15_combout\);

-- Location: FF_X48_Y24_N3
\REM|conteudo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[12]~15_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(12));

-- Location: M9K_X61_Y18_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y9_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33_combout\);

-- Location: M9K_X68_Y12_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y14_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34_combout\);

-- Location: M9K_X61_Y16_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y16_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31_combout\);

-- Location: M9K_X68_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y11_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30_combout\);

-- Location: LCCOMB_X57_Y20_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~31_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~30_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32_combout\);

-- Location: LCCOMB_X57_Y20_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~33_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~34_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~32_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35_combout\);

-- Location: LCCOMB_X57_Y20_N18
\RDM|conteudo[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[10]~11_combout\ = (\MEM|ram~29\ & (\MEM|ram_rtl_0_bypass\(53))) # (!\MEM|ram~29\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~29\,
	datab => \MEM|ram_rtl_0_bypass\(53),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~35_combout\,
	combout => \RDM|conteudo[10]~11_combout\);

-- Location: IOIBUF_X48_Y0_N15
\entrada[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(10),
	o => \entrada[10]~input_o\);

-- Location: LCCOMB_X48_Y20_N6
\muxRDM|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux5~0_combout\ = (\UC|read~1_combout\ & (\entrada[10]~input_o\)) # (!\UC|read~1_combout\ & ((\AC|conteudo\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[10]~input_o\,
	datab => \AC|conteudo\(10),
	datac => \UC|read~1_combout\,
	combout => \muxRDM|Mux5~0_combout\);

-- Location: FF_X57_Y20_N19
\RDM|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[10]~11_combout\,
	asdata => \muxRDM|Mux5~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(10));

-- Location: LCCOMB_X48_Y24_N10
\muxREM|q[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[10]~13_combout\ = (\UC|selectREM~2_combout\ & (\PC|counter\(10))) # (!\UC|selectREM~2_combout\ & ((\RDM|conteudo\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(10),
	datab => \RDM|conteudo\(10),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[10]~13_combout\);

-- Location: FF_X48_Y24_N11
\REM|conteudo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[10]~13_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(10));

-- Location: M9K_X68_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y26_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46_combout\);

-- Location: M9K_X47_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y26_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45_combout\);

-- Location: M9K_X68_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y26_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42_combout\);

-- Location: M9K_X61_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y26_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43_combout\);

-- Location: LCCOMB_X49_Y26_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~42_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~43_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44_combout\);

-- Location: LCCOMB_X49_Y26_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~46_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~45_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~44_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47_combout\);

-- Location: LCCOMB_X49_Y26_N22
\RDM|conteudo[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[8]~9_combout\ = (\MEM|ram~31\ & (\MEM|ram_rtl_0_bypass\(49))) # (!\MEM|ram~31\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~31\,
	datab => \MEM|ram_rtl_0_bypass\(49),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~47_combout\,
	combout => \RDM|conteudo[8]~9_combout\);

-- Location: IOIBUF_X77_Y25_N1
\entrada[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(8),
	o => \entrada[8]~input_o\);

-- Location: LCCOMB_X45_Y25_N22
\muxRDM|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux7~0_combout\ = (\UC|read~1_combout\ & ((\entrada[8]~input_o\))) # (!\UC|read~1_combout\ & (\AC|conteudo\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AC|conteudo\(8),
	datac => \entrada[8]~input_o\,
	datad => \UC|read~1_combout\,
	combout => \muxRDM|Mux7~0_combout\);

-- Location: FF_X49_Y26_N23
\RDM|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[8]~9_combout\,
	asdata => \muxRDM|Mux7~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(8));

-- Location: LCCOMB_X48_Y24_N18
\muxREM|q[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[8]~11_combout\ = (\UC|selectREM~2_combout\ & ((\PC|counter\(8)))) # (!\UC|selectREM~2_combout\ & (\RDM|conteudo\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(8),
	datab => \PC|counter\(8),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[8]~11_combout\);

-- Location: FF_X48_Y24_N19
\REM|conteudo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[8]~11_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(8));

-- Location: M9K_X68_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52_combout\);

-- Location: M9K_X68_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51_combout\);

-- Location: M9K_X61_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49_combout\);

-- Location: M9K_X68_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y27_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48_combout\);

-- Location: LCCOMB_X49_Y27_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~49_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~48_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50_combout\);

-- Location: LCCOMB_X49_Y27_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~52_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~51_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~50_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53_combout\);

-- Location: LCCOMB_X49_Y27_N14
\RDM|conteudo[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[7]~8_combout\ = (\MEM|ram~32\ & (\MEM|ram_rtl_0_bypass\(47))) # (!\MEM|ram~32\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~32\,
	datab => \MEM|ram_rtl_0_bypass\(47),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~53_combout\,
	combout => \RDM|conteudo[7]~8_combout\);

-- Location: IOIBUF_X77_Y31_N22
\entrada[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(7),
	o => \entrada[7]~input_o\);

-- Location: LCCOMB_X50_Y27_N30
\muxRDM|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux8~0_combout\ = (\UC|read~1_combout\ & (\entrada[7]~input_o\)) # (!\UC|read~1_combout\ & ((\AC|conteudo\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada[7]~input_o\,
	datac => \AC|conteudo\(7),
	datad => \UC|read~1_combout\,
	combout => \muxRDM|Mux8~0_combout\);

-- Location: FF_X49_Y27_N15
\RDM|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[7]~8_combout\,
	asdata => \muxRDM|Mux8~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(7));

-- Location: LCCOMB_X48_Y24_N22
\muxREM|q[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[7]~10_combout\ = (\UC|selectREM~2_combout\ & ((\PC|counter\(7)))) # (!\UC|selectREM~2_combout\ & (\RDM|conteudo\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(7),
	datab => \PC|counter\(7),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[7]~10_combout\);

-- Location: LCCOMB_X48_Y24_N24
\REM|conteudo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \REM|conteudo[7]~feeder_combout\ = \muxREM|q[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[7]~10_combout\,
	combout => \REM|conteudo[7]~feeder_combout\);

-- Location: FF_X48_Y24_N25
\REM|conteudo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \REM|conteudo[7]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(7));

-- Location: M9K_X47_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57_combout\);

-- Location: M9K_X68_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58_combout\);

-- Location: M9K_X47_Y38_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54_combout\);

-- Location: M9K_X68_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y27_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55_combout\);

-- Location: LCCOMB_X48_Y27_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~54_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~55_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56_combout\);

-- Location: LCCOMB_X48_Y27_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~57_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~58_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~56_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59_combout\);

-- Location: LCCOMB_X48_Y27_N24
\RDM|conteudo[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[6]~7_combout\ = (\MEM|ram~33\ & (\MEM|ram_rtl_0_bypass\(45))) # (!\MEM|ram~33\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~33\,
	datab => \MEM|ram_rtl_0_bypass\(45),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~59_combout\,
	combout => \RDM|conteudo[6]~7_combout\);

-- Location: IOIBUF_X77_Y31_N15
\entrada[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(6),
	o => \entrada[6]~input_o\);

-- Location: LCCOMB_X48_Y27_N4
\muxRDM|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux9~0_combout\ = (\UC|read~1_combout\ & (\entrada[6]~input_o\)) # (!\UC|read~1_combout\ & ((\AC|conteudo\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[6]~input_o\,
	datac => \UC|read~1_combout\,
	datad => \AC|conteudo\(6),
	combout => \muxRDM|Mux9~0_combout\);

-- Location: FF_X48_Y27_N25
\RDM|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[6]~7_combout\,
	asdata => \muxRDM|Mux9~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(6));

-- Location: LCCOMB_X48_Y24_N26
\muxREM|q[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[6]~9_combout\ = (\UC|selectREM~2_combout\ & (\PC|counter\(6))) # (!\UC|selectREM~2_combout\ & ((\RDM|conteudo\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(6),
	datac => \RDM|conteudo\(6),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[6]~9_combout\);

-- Location: FF_X48_Y24_N27
\REM|conteudo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[6]~9_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(6));

-- Location: M9K_X61_Y31_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y35_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y27_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76_combout\);

-- Location: M9K_X61_Y32_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y27_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75_combout\);

-- Location: M9K_X47_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y39_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y27_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72_combout\);

-- Location: M9K_X47_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y27_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73_combout\);

-- Location: LCCOMB_X50_Y27_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~72_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~73_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74_combout\);

-- Location: LCCOMB_X50_Y27_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~76_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~75_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~74_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77_combout\);

-- Location: LCCOMB_X50_Y27_N24
\RDM|conteudo[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[3]~4_combout\ = (\MEM|ram~36\ & (\MEM|ram_rtl_0_bypass\(39))) # (!\MEM|ram~36\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~36\,
	datab => \MEM|ram_rtl_0_bypass\(39),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~77_combout\,
	combout => \RDM|conteudo[3]~4_combout\);

-- Location: IOIBUF_X77_Y25_N8
\entrada[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(3),
	o => \entrada[3]~input_o\);

-- Location: LCCOMB_X50_Y27_N22
\muxRDM|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux12~0_combout\ = (\UC|read~1_combout\ & ((\entrada[3]~input_o\))) # (!\UC|read~1_combout\ & (\AC|conteudo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|read~1_combout\,
	datac => \AC|conteudo\(3),
	datad => \entrada[3]~input_o\,
	combout => \muxRDM|Mux12~0_combout\);

-- Location: FF_X50_Y27_N25
\RDM|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[3]~4_combout\,
	asdata => \muxRDM|Mux12~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(3));

-- Location: LCCOMB_X48_Y24_N28
\muxREM|q[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[3]~6_combout\ = (\UC|selectREM~2_combout\ & (\PC|counter\(3))) # (!\UC|selectREM~2_combout\ & ((\RDM|conteudo\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(3),
	datac => \RDM|conteudo\(3),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[3]~6_combout\);

-- Location: FF_X48_Y24_N29
\REM|conteudo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[3]~6_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(3));

-- Location: M9K_X61_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y26_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82_combout\);

-- Location: M9K_X61_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y34_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y26_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81_combout\);

-- Location: M9K_X61_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y26_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79_combout\);

-- Location: M9K_X61_Y39_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y40_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y26_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78_combout\);

-- Location: LCCOMB_X50_Y26_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~79_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~78_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80_combout\);

-- Location: LCCOMB_X50_Y26_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~82_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~81_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~80_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83_combout\);

-- Location: LCCOMB_X50_Y26_N20
\RDM|conteudo[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[2]~3_combout\ = (\MEM|ram~37\ & (\MEM|ram_rtl_0_bypass\(37))) # (!\MEM|ram~37\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~37\,
	datab => \MEM|ram_rtl_0_bypass\(37),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~83_combout\,
	combout => \RDM|conteudo[2]~3_combout\);

-- Location: IOIBUF_X77_Y26_N1
\entrada[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(2),
	o => \entrada[2]~input_o\);

-- Location: LCCOMB_X48_Y26_N28
\muxRDM|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux13~0_combout\ = (\UC|read~1_combout\ & ((\entrada[2]~input_o\))) # (!\UC|read~1_combout\ & (\AC|conteudo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(2),
	datac => \entrada[2]~input_o\,
	datad => \UC|read~1_combout\,
	combout => \muxRDM|Mux13~0_combout\);

-- Location: FF_X50_Y26_N21
\RDM|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[2]~3_combout\,
	asdata => \muxRDM|Mux13~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(2));

-- Location: LCCOMB_X48_Y24_N6
\muxREM|q[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[2]~5_combout\ = (\UC|selectREM~2_combout\ & (\PC|counter\(2))) # (!\UC|selectREM~2_combout\ & ((\RDM|conteudo\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(2),
	datab => \RDM|conteudo\(2),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[2]~5_combout\);

-- Location: FF_X48_Y24_N7
\REM|conteudo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[2]~5_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(2));

-- Location: M9K_X47_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N12
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87_combout\);

-- Location: M9K_X27_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y37_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88_combout\);

-- Location: M9K_X27_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84_combout\);

-- Location: M9K_X47_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y28_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85_combout\);

-- Location: LCCOMB_X48_Y25_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~84_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~85_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86_combout\);

-- Location: LCCOMB_X48_Y25_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~87_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~88_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~86_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89_combout\);

-- Location: LCCOMB_X48_Y25_N18
\RDM|conteudo[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[1]~2_combout\ = (\MEM|ram~38\ & (\MEM|ram_rtl_0_bypass\(35))) # (!\MEM|ram~38\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(35),
	datab => \MEM|ram~38\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~89_combout\,
	combout => \RDM|conteudo[1]~2_combout\);

-- Location: IOIBUF_X45_Y0_N1
\entrada[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(1),
	o => \entrada[1]~input_o\);

-- Location: LCCOMB_X45_Y25_N16
\muxRDM|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux14~0_combout\ = (\UC|read~1_combout\ & (\entrada[1]~input_o\)) # (!\UC|read~1_combout\ & ((\AC|conteudo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[1]~input_o\,
	datac => \AC|conteudo\(1),
	datad => \UC|read~1_combout\,
	combout => \muxRDM|Mux14~0_combout\);

-- Location: FF_X48_Y25_N19
\RDM|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[1]~2_combout\,
	asdata => \muxRDM|Mux14~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(1));

-- Location: LCCOMB_X48_Y24_N8
\muxREM|q[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[1]~4_combout\ = (\UC|selectREM~2_combout\ & ((\PC|counter\(1)))) # (!\UC|selectREM~2_combout\ & (\RDM|conteudo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(1),
	datac => \PC|counter\(1),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[1]~4_combout\);

-- Location: FF_X48_Y24_N9
\REM|conteudo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[1]~4_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(1));

-- Location: M9K_X27_Y13_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y10_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64_combout\);

-- Location: M9K_X68_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y15_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60_combout\);

-- Location: M9K_X27_Y17_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y7_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61_combout\);

-- Location: LCCOMB_X49_Y21_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~60_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~61_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62_combout\);

-- Location: M9K_X68_Y18_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63_combout\);

-- Location: LCCOMB_X49_Y21_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~64_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~62_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~63_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65_combout\);

-- Location: LCCOMB_X49_Y21_N14
\RDM|conteudo[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[5]~6_combout\ = (\MEM|ram~34\ & (\MEM|ram_rtl_0_bypass\(43))) # (!\MEM|ram~34\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~34\,
	datab => \MEM|ram_rtl_0_bypass\(43),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~65_combout\,
	combout => \RDM|conteudo[5]~6_combout\);

-- Location: IOIBUF_X50_Y53_N15
\entrada[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(5),
	o => \entrada[5]~input_o\);

-- Location: LCCOMB_X49_Y21_N8
\muxRDM|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux10~0_combout\ = (\UC|read~1_combout\ & ((\entrada[5]~input_o\))) # (!\UC|read~1_combout\ & (\AC|conteudo\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AC|conteudo\(5),
	datab => \entrada[5]~input_o\,
	datad => \UC|read~1_combout\,
	combout => \muxRDM|Mux10~0_combout\);

-- Location: FF_X49_Y21_N15
\RDM|conteudo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[5]~6_combout\,
	asdata => \muxRDM|Mux10~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(5));

-- Location: LCCOMB_X44_Y24_N20
\UC|RwritePC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwritePC~0_combout\ = (\UC|t5~q\ & (!\RI|conteudo\(9) & !\RI|conteudo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t5~q\,
	datac => \RI|conteudo\(9),
	datad => \RI|conteudo\(10),
	combout => \UC|RwritePC~0_combout\);

-- Location: LCCOMB_X44_Y24_N26
\UC|writePC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writePC~2_combout\ = (\UC|writePC~0_combout\ & (\UC|RwritePC~1_combout\ & ((\UC|RwriteAC~6_combout\) # (\UC|RwritePC~0_combout\)))) # (!\UC|writePC~0_combout\ & ((\UC|RwriteAC~6_combout\) # ((\UC|RwritePC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|writePC~0_combout\,
	datab => \UC|RwriteAC~6_combout\,
	datac => \UC|RwritePC~1_combout\,
	datad => \UC|RwritePC~0_combout\,
	combout => \UC|writePC~2_combout\);

-- Location: LCCOMB_X46_Y24_N8
\UC|RincrementPC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RincrementPC~0_combout\ = (\UC|t4~q\ & !\RI|conteudo\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datac => \RI|conteudo\(9),
	combout => \UC|RincrementPC~0_combout\);

-- Location: LCCOMB_X46_Y24_N12
\UC|got0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~0_combout\ = (!\RI|conteudo\(13) & (\RI|conteudo\(14) & ((!\RI|conteudo\(11)) # (!\RI|conteudo\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(14),
	combout => \UC|got0~0_combout\);

-- Location: LCCOMB_X46_Y24_N18
\UC|got0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~1_combout\ = (\RI|conteudo\(12) & (!\RI|conteudo\(11) & (!\ffZ|conteudo~q\))) # (!\RI|conteudo\(12) & (\RI|conteudo\(11) & ((!\ffN|conteudo~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \ffZ|conteudo~q\,
	datad => \ffN|conteudo~q\,
	combout => \UC|got0~1_combout\);

-- Location: LCCOMB_X46_Y24_N28
\UC|got0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|got0~2_combout\ = (\UC|t3~q\ & (!\RI|conteudo\(10) & (\DECOD|Decoder0~0_combout\ & \UC|got0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t3~q\,
	datab => \RI|conteudo\(10),
	datac => \DECOD|Decoder0~0_combout\,
	datad => \UC|got0~1_combout\,
	combout => \UC|got0~2_combout\);

-- Location: LCCOMB_X46_Y24_N10
\PC|counter[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[1]~16_combout\ = (!\UC|got0~2_combout\ & (((\RI|conteudo\(15)) # (!\UC|RwriteRDM~0_combout\)) # (!\UC|got0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|got0~0_combout\,
	datab => \RI|conteudo\(15),
	datac => \UC|RwriteRDM~0_combout\,
	datad => \UC|got0~2_combout\,
	combout => \PC|counter[1]~16_combout\);

-- Location: LCCOMB_X44_Y24_N16
\PC|counter[1]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[1]~45_combout\ = (\PC|counter[1]~16_combout\ & ((\UC|RwriteRDM~2_combout\) # ((\RI|conteudo\(10)) # (!\UC|RincrementPC~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~2_combout\,
	datab => \RI|conteudo\(10),
	datac => \UC|RincrementPC~0_combout\,
	datad => \PC|counter[1]~16_combout\,
	combout => \PC|counter[1]~45_combout\);

-- Location: LCCOMB_X44_Y24_N22
\PC|counter[1]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[1]~46_combout\ = (\UC|t1~q\) # (((\UC|writePC~2_combout\) # (\UC|RwriteRDM~4_combout\)) # (!\PC|counter[1]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t1~q\,
	datab => \PC|counter[1]~45_combout\,
	datac => \UC|writePC~2_combout\,
	datad => \UC|RwriteRDM~4_combout\,
	combout => \PC|counter[1]~46_combout\);

-- Location: FF_X49_Y24_N11
\PC|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[5]~27_combout\,
	asdata => \RDM|conteudo\(5),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(5));

-- Location: LCCOMB_X49_Y24_N12
\PC|counter[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[6]~29_combout\ = (\PC|counter\(6) & (\PC|counter[5]~28\ $ (GND))) # (!\PC|counter\(6) & (!\PC|counter[5]~28\ & VCC))
-- \PC|counter[6]~30\ = CARRY((\PC|counter\(6) & !\PC|counter[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(6),
	datad => VCC,
	cin => \PC|counter[5]~28\,
	combout => \PC|counter[6]~29_combout\,
	cout => \PC|counter[6]~30\);

-- Location: FF_X49_Y24_N13
\PC|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[6]~29_combout\,
	asdata => \RDM|conteudo\(6),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(6));

-- Location: LCCOMB_X49_Y24_N14
\PC|counter[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[7]~31_combout\ = (\PC|counter\(7) & (!\PC|counter[6]~30\)) # (!\PC|counter\(7) & ((\PC|counter[6]~30\) # (GND)))
-- \PC|counter[7]~32\ = CARRY((!\PC|counter[6]~30\) # (!\PC|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(7),
	datad => VCC,
	cin => \PC|counter[6]~30\,
	combout => \PC|counter[7]~31_combout\,
	cout => \PC|counter[7]~32\);

-- Location: FF_X49_Y24_N15
\PC|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[7]~31_combout\,
	asdata => \RDM|conteudo\(7),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(7));

-- Location: LCCOMB_X49_Y24_N16
\PC|counter[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[8]~33_combout\ = (\PC|counter\(8) & (\PC|counter[7]~32\ $ (GND))) # (!\PC|counter\(8) & (!\PC|counter[7]~32\ & VCC))
-- \PC|counter[8]~34\ = CARRY((\PC|counter\(8) & !\PC|counter[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(8),
	datad => VCC,
	cin => \PC|counter[7]~32\,
	combout => \PC|counter[8]~33_combout\,
	cout => \PC|counter[8]~34\);

-- Location: FF_X49_Y24_N17
\PC|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[8]~33_combout\,
	asdata => \RDM|conteudo\(8),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(8));

-- Location: LCCOMB_X49_Y24_N18
\PC|counter[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[9]~35_combout\ = (\PC|counter\(9) & (!\PC|counter[8]~34\)) # (!\PC|counter\(9) & ((\PC|counter[8]~34\) # (GND)))
-- \PC|counter[9]~36\ = CARRY((!\PC|counter[8]~34\) # (!\PC|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(9),
	datad => VCC,
	cin => \PC|counter[8]~34\,
	combout => \PC|counter[9]~35_combout\,
	cout => \PC|counter[9]~36\);

-- Location: FF_X49_Y24_N19
\PC|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[9]~35_combout\,
	asdata => \RDM|conteudo\(9),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(9));

-- Location: LCCOMB_X49_Y24_N20
\PC|counter[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[10]~37_combout\ = (\PC|counter\(10) & (\PC|counter[9]~36\ $ (GND))) # (!\PC|counter\(10) & (!\PC|counter[9]~36\ & VCC))
-- \PC|counter[10]~38\ = CARRY((\PC|counter\(10) & !\PC|counter[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(10),
	datad => VCC,
	cin => \PC|counter[9]~36\,
	combout => \PC|counter[10]~37_combout\,
	cout => \PC|counter[10]~38\);

-- Location: FF_X49_Y24_N21
\PC|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[10]~37_combout\,
	asdata => \RDM|conteudo\(10),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(10));

-- Location: LCCOMB_X49_Y24_N22
\PC|counter[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[11]~39_combout\ = (\PC|counter\(11) & (!\PC|counter[10]~38\)) # (!\PC|counter\(11) & ((\PC|counter[10]~38\) # (GND)))
-- \PC|counter[11]~40\ = CARRY((!\PC|counter[10]~38\) # (!\PC|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(11),
	datad => VCC,
	cin => \PC|counter[10]~38\,
	combout => \PC|counter[11]~39_combout\,
	cout => \PC|counter[11]~40\);

-- Location: FF_X49_Y24_N23
\PC|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[11]~39_combout\,
	asdata => \RDM|conteudo\(11),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(11));

-- Location: LCCOMB_X49_Y24_N24
\PC|counter[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[12]~41_combout\ = (\PC|counter\(12) & (\PC|counter[11]~40\ $ (GND))) # (!\PC|counter\(12) & (!\PC|counter[11]~40\ & VCC))
-- \PC|counter[12]~42\ = CARRY((\PC|counter\(12) & !\PC|counter[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(12),
	datad => VCC,
	cin => \PC|counter[11]~40\,
	combout => \PC|counter[12]~41_combout\,
	cout => \PC|counter[12]~42\);

-- Location: FF_X49_Y24_N25
\PC|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[12]~41_combout\,
	asdata => \RDM|conteudo\(12),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(12));

-- Location: LCCOMB_X49_Y24_N26
\PC|counter[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[13]~43_combout\ = (\PC|counter\(13) & (!\PC|counter[12]~42\)) # (!\PC|counter\(13) & ((\PC|counter[12]~42\) # (GND)))
-- \PC|counter[13]~44\ = CARRY((!\PC|counter[12]~42\) # (!\PC|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(13),
	datad => VCC,
	cin => \PC|counter[12]~42\,
	combout => \PC|counter[13]~43_combout\,
	cout => \PC|counter[13]~44\);

-- Location: FF_X49_Y24_N27
\PC|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[13]~43_combout\,
	asdata => \RDM|conteudo\(13),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(13));

-- Location: LCCOMB_X49_Y24_N28
\PC|counter[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[14]~47_combout\ = (\PC|counter\(14) & (\PC|counter[13]~44\ $ (GND))) # (!\PC|counter\(14) & (!\PC|counter[13]~44\ & VCC))
-- \PC|counter[14]~48\ = CARRY((\PC|counter\(14) & !\PC|counter[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(14),
	datad => VCC,
	cin => \PC|counter[13]~44\,
	combout => \PC|counter[14]~47_combout\,
	cout => \PC|counter[14]~48\);

-- Location: FF_X49_Y24_N29
\PC|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[14]~47_combout\,
	asdata => \RDM|conteudo\(14),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(14));

-- Location: LCCOMB_X49_Y24_N30
\PC|counter[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[15]~49_combout\ = \PC|counter\(15) $ (\PC|counter[14]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(15),
	cin => \PC|counter[14]~48\,
	combout => \PC|counter[15]~49_combout\);

-- Location: FF_X49_Y24_N31
\PC|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[15]~49_combout\,
	asdata => \RDM|conteudo\(15),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(15));

-- Location: LCCOMB_X45_Y24_N20
\muxREM|q[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[15]~1_combout\ = (\UC|selectREM~2_combout\ & ((\PC|counter\(15)))) # (!\UC|selectREM~2_combout\ & (\RDM|conteudo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(15),
	datac => \PC|counter\(15),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[15]~1_combout\);

-- Location: FF_X45_Y24_N21
\MEM|ram_rtl_0|auto_generated|addr_store_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[15]~1_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addr_store_b\(2));

-- Location: LCCOMB_X45_Y24_N2
\MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[15]~1_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addr_store_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxREM|q[15]~1_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|addr_store_b\(2),
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\);

-- Location: FF_X45_Y24_N3
\MEM|ram_rtl_0|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2));

-- Location: M9K_X27_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y14_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y20_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout\);

-- Location: M9K_X27_Y14_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y15_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y20_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout\);

-- Location: M9K_X47_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000150",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y16_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y20_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout\);

-- Location: M9K_X47_Y16_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y15_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y20_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout\);

-- Location: LCCOMB_X48_Y20_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~12_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~13_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout\);

-- Location: LCCOMB_X48_Y20_N24
\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~15_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~16_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~14_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\);

-- Location: LCCOMB_X48_Y20_N12
\RDM|conteudo[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[13]~14_combout\ = (\MEM|ram~26\ & (\MEM|ram_rtl_0_bypass\(59))) # (!\MEM|ram~26\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(59),
	datab => \MEM|ram~26\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~17_combout\,
	combout => \RDM|conteudo[13]~14_combout\);

-- Location: IOIBUF_X48_Y0_N22
\entrada[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(13),
	o => \entrada[13]~input_o\);

-- Location: LCCOMB_X48_Y20_N4
\muxRDM|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux2~0_combout\ = (\UC|read~1_combout\ & (\entrada[13]~input_o\)) # (!\UC|read~1_combout\ & ((\AC|conteudo\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|read~1_combout\,
	datac => \entrada[13]~input_o\,
	datad => \AC|conteudo\(13),
	combout => \muxRDM|Mux2~0_combout\);

-- Location: FF_X48_Y20_N13
\RDM|conteudo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[13]~14_combout\,
	asdata => \muxRDM|Mux2~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(13));

-- Location: LCCOMB_X45_Y24_N28
\muxREM|q[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[13]~0_combout\ = (\UC|selectREM~2_combout\ & ((\PC|counter\(13)))) # (!\UC|selectREM~2_combout\ & (\RDM|conteudo\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(13),
	datab => \PC|counter\(13),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[13]~0_combout\);

-- Location: FF_X45_Y24_N29
\MEM|ram_rtl_0|auto_generated|addr_store_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[13]~0_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addr_store_b\(0));

-- Location: LCCOMB_X45_Y24_N8
\MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\ = (\UC|writeREM~2_combout\ & (\muxREM|q[13]~0_combout\)) # (!\UC|writeREM~2_combout\ & ((\MEM|ram_rtl_0|auto_generated|addr_store_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|writeREM~2_combout\,
	datac => \muxREM|q[13]~0_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|addr_store_b\(0),
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\);

-- Location: FF_X45_Y24_N9
\MEM|ram_rtl_0|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0));

-- Location: M9K_X47_Y13_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y21_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39_combout\);

-- Location: M9K_X68_Y17_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y13_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40_combout\);

-- Location: M9K_X68_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y17_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y21_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37_combout\);

-- Location: M9K_X61_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y21_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y21_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36_combout\);

-- Location: LCCOMB_X49_Y21_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~37_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~36_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38_combout\);

-- Location: LCCOMB_X49_Y21_N18
\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~39_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~40_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~38_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41_combout\);

-- Location: LCCOMB_X49_Y21_N16
\RDM|conteudo[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[9]~10_combout\ = (\MEM|ram~30\ & (!\MEM|ram_rtl_0_bypass\(51))) # (!\MEM|ram~30\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(51),
	datab => \MEM|ram~30\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~41_combout\,
	combout => \RDM|conteudo[9]~10_combout\);

-- Location: IOIBUF_X45_Y53_N22
\entrada[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(9),
	o => \entrada[9]~input_o\);

-- Location: LCCOMB_X45_Y25_N4
\muxRDM|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux6~0_combout\ = (\UC|read~1_combout\ & (\entrada[9]~input_o\)) # (!\UC|read~1_combout\ & ((\AC|conteudo\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entrada[9]~input_o\,
	datab => \AC|conteudo\(9),
	datad => \UC|read~1_combout\,
	combout => \muxRDM|Mux6~0_combout\);

-- Location: FF_X49_Y21_N17
\RDM|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[9]~10_combout\,
	asdata => \muxRDM|Mux6~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(9));

-- Location: FF_X42_Y24_N7
\RI|conteudo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(9),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(9));

-- Location: LCCOMB_X42_Y24_N8
\UC|RwriteRDM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteRDM~0_combout\ = (!\RI|conteudo\(9) & (\RI|conteudo\(10) & \UC|t3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(9),
	datab => \RI|conteudo\(10),
	datad => \UC|t3~q\,
	combout => \UC|RwriteRDM~0_combout\);

-- Location: LCCOMB_X43_Y24_N6
\UC|selectREM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectREM~1_combout\ = ((\UC|RwriteRDM~0_combout\ & ((\DECOD|Decoder0~1_combout\) # (!\UC|selectRDM[1]~2_combout\)))) # (!\UC|t0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteRDM~0_combout\,
	datab => \UC|t0~q\,
	datac => \DECOD|Decoder0~1_combout\,
	datad => \UC|selectRDM[1]~2_combout\,
	combout => \UC|selectREM~1_combout\);

-- Location: LCCOMB_X44_Y24_N12
\UC|selectREM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|selectREM~2_combout\ = (\UC|selectREM~1_combout\) # ((\UC|t3~q\ & \UC|selectREM~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t3~q\,
	datac => \UC|selectREM~1_combout\,
	datad => \UC|selectREM~0_combout\,
	combout => \UC|selectREM~2_combout\);

-- Location: LCCOMB_X44_Y24_N14
\UC|writeREM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~0_combout\ = (\RI|conteudo\(9) & (\UC|selectREM~0_combout\ & ((\UC|t5~q\) # (\UC|t7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t5~q\,
	datab => \UC|t7~q\,
	datac => \RI|conteudo\(9),
	datad => \UC|selectREM~0_combout\,
	combout => \UC|writeREM~0_combout\);

-- Location: LCCOMB_X43_Y23_N2
\UC|RwriteREM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|RwriteREM~0_combout\ = (!\RI|conteudo\(15) & (\RI|conteudo\(10) & (!\RI|conteudo\(9) & \DECOD|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datab => \RI|conteudo\(10),
	datac => \RI|conteudo\(9),
	datad => \DECOD|Decoder0~2_combout\,
	combout => \UC|RwriteREM~0_combout\);

-- Location: LCCOMB_X44_Y24_N10
\UC|writeREM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~1_combout\ = (\UC|t4~q\ & ((\UC|RwriteREM~0_combout\) # ((\UC|RwritePC~0_combout\ & !\UC|RwriteRDM~2_combout\)))) # (!\UC|t4~q\ & (\UC|RwritePC~0_combout\ & ((!\UC|RwriteRDM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \UC|RwritePC~0_combout\,
	datac => \UC|RwriteREM~0_combout\,
	datad => \UC|RwriteRDM~2_combout\,
	combout => \UC|writeREM~1_combout\);

-- Location: LCCOMB_X44_Y24_N24
\UC|writeREM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeREM~2_combout\ = (\UC|selectREM~2_combout\) # ((\UC|writeREM~0_combout\) # (\UC|writeREM~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|selectREM~2_combout\,
	datac => \UC|writeREM~0_combout\,
	datad => \UC|writeREM~1_combout\,
	combout => \UC|writeREM~2_combout\);

-- Location: FF_X45_Y24_N17
\MEM|ram_rtl_0|auto_generated|addr_store_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[14]~2_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|addr_store_b\(1));

-- Location: LCCOMB_X46_Y24_N20
\MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\ = (\UC|writeREM~2_combout\ & ((\muxREM|q[14]~2_combout\))) # (!\UC|writeREM~2_combout\ & (\MEM|ram_rtl_0|auto_generated|addr_store_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|addr_store_b\(1),
	datac => \muxREM|q[14]~2_combout\,
	datad => \UC|writeREM~2_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\);

-- Location: FF_X46_Y24_N21
\MEM|ram_rtl_0|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1));

-- Location: M9K_X61_Y10_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y12_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y26_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout\);

-- Location: M9K_X47_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y26_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y26_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout\,
	datac => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout\);

-- Location: M9K_X27_Y30_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y11_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y26_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout\);

-- Location: LCCOMB_X49_Y26_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~1_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~0_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout\);

-- Location: M9K_X61_Y8_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y27_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y26_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout\);

-- Location: LCCOMB_X49_Y26_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~4_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~2_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~3_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\);

-- Location: LCCOMB_X49_Y26_N28
\RDM|conteudo[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[15]~0_combout\ = (\MEM|ram~25\ & (\MEM|ram_rtl_0_bypass\(63))) # (!\MEM|ram~25\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(63),
	datab => \MEM|ram~25\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~5_combout\,
	combout => \RDM|conteudo[15]~0_combout\);

-- Location: IOIBUF_X77_Y27_N8
\entrada[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(15),
	o => \entrada[15]~input_o\);

-- Location: LCCOMB_X48_Y26_N26
\muxRDM|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux0~0_combout\ = (\UC|read~1_combout\ & (\entrada[15]~input_o\)) # (!\UC|read~1_combout\ & ((\ffN|conteudo~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \entrada[15]~input_o\,
	datac => \ffN|conteudo~q\,
	datad => \UC|read~1_combout\,
	combout => \muxRDM|Mux0~0_combout\);

-- Location: FF_X49_Y26_N29
\RDM|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[15]~0_combout\,
	asdata => \muxRDM|Mux0~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(15));

-- Location: FF_X43_Y24_N13
\RI|conteudo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(15),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(15));

-- Location: LCCOMB_X43_Y23_N10
\UC|writeMEM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeMEM~0_combout\ = (\UC|t6~q\ & ((\DECOD|Decoder0~5_combout\) # ((\UC|t4~q\ & \DECOD|Decoder0~1_combout\)))) # (!\UC|t6~q\ & (\UC|t4~q\ & ((\DECOD|Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|t4~q\,
	datac => \DECOD|Decoder0~5_combout\,
	datad => \DECOD|Decoder0~1_combout\,
	combout => \UC|writeMEM~0_combout\);

-- Location: LCCOMB_X43_Y23_N0
\UC|writeMEM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeMEM~1_combout\ = (\DECOD|Decoder0~1_combout\ & ((\UC|t9~q\) # ((\UC|RwriteAC~7_combout\ & \UC|writeMEM~0_combout\)))) # (!\DECOD|Decoder0~1_combout\ & (\UC|RwriteAC~7_combout\ & ((\UC|writeMEM~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DECOD|Decoder0~1_combout\,
	datab => \UC|RwriteAC~7_combout\,
	datac => \UC|t9~q\,
	datad => \UC|writeMEM~0_combout\,
	combout => \UC|writeMEM~1_combout\);

-- Location: LCCOMB_X43_Y23_N24
\UC|writeMEM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeMEM~2_combout\ = (\UC|writeMEM~1_combout\) # ((!\RI|conteudo\(15) & (\UC|RwriteRDM~5_combout\ & \UC|RwriteAC~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datab => \UC|RwriteRDM~5_combout\,
	datac => \UC|RwriteAC~2_combout\,
	datad => \UC|writeMEM~1_combout\,
	combout => \UC|writeMEM~2_combout\);

-- Location: FF_X43_Y23_N25
\MEM|ram_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|writeMEM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(0));

-- Location: LCCOMB_X50_Y27_N10
\MEM|ram~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~39\ = ((\MEM|ram_rtl_0_bypass\(0) & (\MEM|ram~4_combout\ & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(34),
	datab => \MEM|ram_rtl_0_bypass\(0),
	datac => \MEM|ram~4_combout\,
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~39\);

-- Location: M9K_X47_Y10_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y23_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93_combout\);

-- Location: M9K_X47_Y24_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y23_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y23_N14
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90_combout\);

-- Location: M9K_X47_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y9_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y23_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91_combout\);

-- Location: LCCOMB_X48_Y23_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~90_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~91_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92_combout\);

-- Location: M9K_X27_Y10_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y11_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y23_N2
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94_combout\);

-- Location: LCCOMB_X48_Y23_N0
\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~93_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~92_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~94_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95_combout\);

-- Location: LCCOMB_X48_Y23_N6
\RDM|conteudo[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[0]~1_combout\ = (\MEM|ram~39\ & (\MEM|ram_rtl_0_bypass\(33))) # (!\MEM|ram~39\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(33),
	datab => \MEM|ram~39\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~95_combout\,
	combout => \RDM|conteudo[0]~1_combout\);

-- Location: IOIBUF_X77_Y26_N8
\entrada[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(0),
	o => \entrada[0]~input_o\);

-- Location: LCCOMB_X48_Y26_N14
\muxRDM|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux15~0_combout\ = (\UC|read~1_combout\ & ((\entrada[0]~input_o\))) # (!\UC|read~1_combout\ & (\AC|conteudo\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AC|conteudo\(0),
	datac => \entrada[0]~input_o\,
	datad => \UC|read~1_combout\,
	combout => \muxRDM|Mux15~0_combout\);

-- Location: FF_X48_Y23_N7
\RDM|conteudo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[0]~1_combout\,
	asdata => \muxRDM|Mux15~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(0));

-- Location: FF_X49_Y24_N1
\PC|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[0]~17_combout\,
	asdata => \RDM|conteudo\(0),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(0));

-- Location: LCCOMB_X49_Y24_N2
\PC|counter[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[1]~19_combout\ = (\PC|counter\(1) & (!\PC|counter[0]~18\)) # (!\PC|counter\(1) & ((\PC|counter[0]~18\) # (GND)))
-- \PC|counter[1]~20\ = CARRY((!\PC|counter[0]~18\) # (!\PC|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(1),
	datad => VCC,
	cin => \PC|counter[0]~18\,
	combout => \PC|counter[1]~19_combout\,
	cout => \PC|counter[1]~20\);

-- Location: FF_X49_Y24_N3
\PC|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[1]~19_combout\,
	asdata => \RDM|conteudo\(1),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(1));

-- Location: LCCOMB_X49_Y24_N4
\PC|counter[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[2]~21_combout\ = (\PC|counter\(2) & (\PC|counter[1]~20\ $ (GND))) # (!\PC|counter\(2) & (!\PC|counter[1]~20\ & VCC))
-- \PC|counter[2]~22\ = CARRY((\PC|counter\(2) & !\PC|counter[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(2),
	datad => VCC,
	cin => \PC|counter[1]~20\,
	combout => \PC|counter[2]~21_combout\,
	cout => \PC|counter[2]~22\);

-- Location: FF_X49_Y24_N5
\PC|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[2]~21_combout\,
	asdata => \RDM|conteudo\(2),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(2));

-- Location: LCCOMB_X49_Y24_N6
\PC|counter[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|counter[3]~23_combout\ = (\PC|counter\(3) & (!\PC|counter[2]~22\)) # (!\PC|counter\(3) & ((\PC|counter[2]~22\) # (GND)))
-- \PC|counter[3]~24\ = CARRY((!\PC|counter[2]~22\) # (!\PC|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|counter\(3),
	datad => VCC,
	cin => \PC|counter[2]~22\,
	combout => \PC|counter[3]~23_combout\,
	cout => \PC|counter[3]~24\);

-- Location: FF_X49_Y24_N7
\PC|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[3]~23_combout\,
	asdata => \RDM|conteudo\(3),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(3));

-- Location: FF_X49_Y24_N9
\PC|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \PC|counter[4]~25_combout\,
	asdata => \RDM|conteudo\(4),
	sload => \UC|writePC~2_combout\,
	ena => \PC|counter[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|counter\(4));

-- Location: LCCOMB_X48_Y24_N14
\muxREM|q[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[4]~7_combout\ = (\UC|selectREM~2_combout\ & (\PC|counter\(4))) # (!\UC|selectREM~2_combout\ & ((\RDM|conteudo\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|counter\(4),
	datac => \RDM|conteudo\(4),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[4]~7_combout\);

-- Location: FF_X48_Y24_N15
\REM|conteudo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \muxREM|q[4]~7_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(4));

-- Location: LCCOMB_X50_Y24_N30
\MEM|ram_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[9]~feeder_combout\ = \REM|conteudo\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(4),
	combout => \MEM|ram_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X50_Y24_N31
\MEM|ram_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(9));

-- Location: FF_X50_Y24_N1
\MEM|ram_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \REM|conteudo\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(11));

-- Location: FF_X50_Y24_N23
\MEM|ram_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[5]~8_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(12));

-- Location: LCCOMB_X50_Y24_N20
\MEM|ram_rtl_0_bypass[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[10]~feeder_combout\ = \muxREM|q[4]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[4]~7_combout\,
	combout => \MEM|ram_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X50_Y24_N21
\MEM|ram_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[10]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(10));

-- Location: LCCOMB_X50_Y24_N22
\MEM|ram~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~2_combout\ = (\MEM|ram_rtl_0_bypass\(9) & (\MEM|ram_rtl_0_bypass\(10) & (\MEM|ram_rtl_0_bypass\(11) $ (!\MEM|ram_rtl_0_bypass\(12))))) # (!\MEM|ram_rtl_0_bypass\(9) & (!\MEM|ram_rtl_0_bypass\(10) & (\MEM|ram_rtl_0_bypass\(11) $ 
-- (!\MEM|ram_rtl_0_bypass\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(9),
	datab => \MEM|ram_rtl_0_bypass\(11),
	datac => \MEM|ram_rtl_0_bypass\(12),
	datad => \MEM|ram_rtl_0_bypass\(10),
	combout => \MEM|ram~2_combout\);

-- Location: LCCOMB_X50_Y24_N12
\MEM|ram_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[6]~feeder_combout\ = \muxREM|q[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[2]~5_combout\,
	combout => \MEM|ram_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X50_Y24_N13
\MEM|ram_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[6]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(6));

-- Location: LCCOMB_X50_Y24_N24
\MEM|ram_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[7]~feeder_combout\ = \REM|conteudo\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(3),
	combout => \MEM|ram_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X50_Y24_N25
\MEM|ram_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(7));

-- Location: FF_X50_Y24_N3
\MEM|ram_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[3]~6_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(8));

-- Location: LCCOMB_X50_Y24_N18
\MEM|ram_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[5]~feeder_combout\ = \REM|conteudo\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(2),
	combout => \MEM|ram_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X50_Y24_N19
\MEM|ram_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(5));

-- Location: LCCOMB_X50_Y24_N2
\MEM|ram~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~1_combout\ = (\MEM|ram_rtl_0_bypass\(6) & (\MEM|ram_rtl_0_bypass\(5) & (\MEM|ram_rtl_0_bypass\(7) $ (!\MEM|ram_rtl_0_bypass\(8))))) # (!\MEM|ram_rtl_0_bypass\(6) & (!\MEM|ram_rtl_0_bypass\(5) & (\MEM|ram_rtl_0_bypass\(7) $ 
-- (!\MEM|ram_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(6),
	datab => \MEM|ram_rtl_0_bypass\(7),
	datac => \MEM|ram_rtl_0_bypass\(8),
	datad => \MEM|ram_rtl_0_bypass\(5),
	combout => \MEM|ram~1_combout\);

-- Location: LCCOMB_X50_Y24_N10
\MEM|ram_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[16]~feeder_combout\ = \muxREM|q[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[7]~10_combout\,
	combout => \MEM|ram_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X50_Y24_N11
\MEM|ram_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[16]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(16));

-- Location: LCCOMB_X50_Y24_N16
\MEM|ram_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[15]~feeder_combout\ = \REM|conteudo\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(7),
	combout => \MEM|ram_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X50_Y24_N17
\MEM|ram_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(15));

-- Location: FF_X50_Y24_N9
\MEM|ram_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[6]~9_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(14));

-- Location: LCCOMB_X50_Y24_N6
\MEM|ram_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[13]~feeder_combout\ = \REM|conteudo\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(6),
	combout => \MEM|ram_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X50_Y24_N7
\MEM|ram_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(13));

-- Location: LCCOMB_X50_Y24_N8
\MEM|ram~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~3_combout\ = (\MEM|ram_rtl_0_bypass\(16) & (\MEM|ram_rtl_0_bypass\(15) & (\MEM|ram_rtl_0_bypass\(14) $ (!\MEM|ram_rtl_0_bypass\(13))))) # (!\MEM|ram_rtl_0_bypass\(16) & (!\MEM|ram_rtl_0_bypass\(15) & (\MEM|ram_rtl_0_bypass\(14) $ 
-- (!\MEM|ram_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(16),
	datab => \MEM|ram_rtl_0_bypass\(15),
	datac => \MEM|ram_rtl_0_bypass\(14),
	datad => \MEM|ram_rtl_0_bypass\(13),
	combout => \MEM|ram~3_combout\);

-- Location: FF_X50_Y24_N27
\MEM|ram_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \REM|conteudo\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(3));

-- Location: FF_X50_Y24_N5
\MEM|ram_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \REM|conteudo\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(1));

-- Location: FF_X50_Y24_N29
\MEM|ram_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[1]~4_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(4));

-- Location: LCCOMB_X48_Y24_N0
\MEM|ram_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[2]~feeder_combout\ = \muxREM|q[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[0]~3_combout\,
	combout => \MEM|ram_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X48_Y24_N1
\MEM|ram_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[2]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(2));

-- Location: LCCOMB_X50_Y24_N28
\MEM|ram~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~0_combout\ = (\MEM|ram_rtl_0_bypass\(3) & (\MEM|ram_rtl_0_bypass\(4) & (\MEM|ram_rtl_0_bypass\(1) $ (!\MEM|ram_rtl_0_bypass\(2))))) # (!\MEM|ram_rtl_0_bypass\(3) & (!\MEM|ram_rtl_0_bypass\(4) & (\MEM|ram_rtl_0_bypass\(1) $ 
-- (!\MEM|ram_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(3),
	datab => \MEM|ram_rtl_0_bypass\(1),
	datac => \MEM|ram_rtl_0_bypass\(4),
	datad => \MEM|ram_rtl_0_bypass\(2),
	combout => \MEM|ram~0_combout\);

-- Location: LCCOMB_X50_Y24_N14
\MEM|ram~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~4_combout\ = (\MEM|ram~2_combout\ & (\MEM|ram~1_combout\ & (\MEM|ram~3_combout\ & \MEM|ram~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~2_combout\,
	datab => \MEM|ram~1_combout\,
	datac => \MEM|ram~3_combout\,
	datad => \MEM|ram~0_combout\,
	combout => \MEM|ram~4_combout\);

-- Location: LCCOMB_X49_Y25_N28
\MEM|ram_rtl_0_bypass[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[62]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \MEM|ram_rtl_0_bypass[62]~feeder_combout\);

-- Location: FF_X49_Y25_N29
\MEM|ram_rtl_0_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(62));

-- Location: LCCOMB_X49_Y25_N2
\MEM|ram\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~combout\ = ((\MEM|ram~4_combout\ & (\MEM|ram_rtl_0_bypass\(0) & \MEM|ram~9_combout\))) # (!\MEM|ram_rtl_0_bypass\(62))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~4_combout\,
	datab => \MEM|ram_rtl_0_bypass\(62),
	datac => \MEM|ram_rtl_0_bypass\(0),
	datad => \MEM|ram~9_combout\,
	combout => \MEM|ram~combout\);

-- Location: LCCOMB_X48_Y25_N24
\MEM|ram_rtl_0_bypass[61]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[61]~0_combout\ = !\RDM|conteudo\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RDM|conteudo\(14),
	combout => \MEM|ram_rtl_0_bypass[61]~0_combout\);

-- Location: FF_X48_Y25_N25
\MEM|ram_rtl_0_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(61));

-- Location: M9K_X68_Y9_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N4
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout\);

-- Location: M9K_X61_Y29_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y36_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout\);

-- Location: M9K_X61_Y25_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y22_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout\);

-- Location: M9K_X47_Y33_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D1",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X68_Y11_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y25_N16
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout\);

-- Location: LCCOMB_X48_Y25_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~7_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~6_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout\);

-- Location: LCCOMB_X48_Y25_N6
\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datab => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~10_combout\,
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~9_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~8_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\);

-- Location: LCCOMB_X48_Y25_N8
\RDM|conteudo[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[14]~15_combout\ = (\MEM|ram~combout\ & (!\MEM|ram_rtl_0_bypass\(61))) # (!\MEM|ram~combout\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~combout\,
	datab => \MEM|ram_rtl_0_bypass\(61),
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~11_combout\,
	combout => \RDM|conteudo[14]~15_combout\);

-- Location: IOIBUF_X77_Y27_N1
\entrada[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(14),
	o => \entrada[14]~input_o\);

-- Location: LCCOMB_X45_Y25_N6
\muxRDM|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux1~0_combout\ = (\UC|read~1_combout\ & ((\entrada[14]~input_o\))) # (!\UC|read~1_combout\ & (\AC|conteudo\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AC|conteudo\(14),
	datac => \entrada[14]~input_o\,
	datad => \UC|read~1_combout\,
	combout => \muxRDM|Mux1~0_combout\);

-- Location: FF_X48_Y25_N9
\RDM|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[14]~15_combout\,
	asdata => \muxRDM|Mux1~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(14));

-- Location: LCCOMB_X45_Y24_N16
\muxREM|q[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxREM|q[14]~2_combout\ = (\UC|selectREM~2_combout\ & ((\PC|counter\(14)))) # (!\UC|selectREM~2_combout\ & (\RDM|conteudo\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(14),
	datac => \PC|counter\(14),
	datad => \UC|selectREM~2_combout\,
	combout => \muxREM|q[14]~2_combout\);

-- Location: LCCOMB_X42_Y23_N10
\REM|conteudo[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \REM|conteudo[14]~feeder_combout\ = \muxREM|q[14]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxREM|q[14]~2_combout\,
	combout => \REM|conteudo[14]~feeder_combout\);

-- Location: FF_X42_Y23_N11
\REM|conteudo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \REM|conteudo[14]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REM|conteudo\(14));

-- Location: LCCOMB_X42_Y23_N30
\MEM|ram_rtl_0_bypass[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[29]~feeder_combout\ = \REM|conteudo\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(14),
	combout => \MEM|ram_rtl_0_bypass[29]~feeder_combout\);

-- Location: FF_X42_Y23_N31
\MEM|ram_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(29));

-- Location: LCCOMB_X42_Y23_N0
\MEM|ram_rtl_0_bypass[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[31]~feeder_combout\ = \REM|conteudo\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(15),
	combout => \MEM|ram_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X42_Y23_N1
\MEM|ram_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(31));

-- Location: FF_X42_Y23_N25
\MEM|ram_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[14]~2_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(30));

-- Location: LCCOMB_X42_Y23_N18
\MEM|ram_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[32]~feeder_combout\ = \muxREM|q[15]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[15]~1_combout\,
	combout => \MEM|ram_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X42_Y23_N19
\MEM|ram_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[32]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(32));

-- Location: LCCOMB_X42_Y23_N24
\MEM|ram~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~8_combout\ = (\MEM|ram_rtl_0_bypass\(29) & (\MEM|ram_rtl_0_bypass\(30) & (\MEM|ram_rtl_0_bypass\(31) $ (!\MEM|ram_rtl_0_bypass\(32))))) # (!\MEM|ram_rtl_0_bypass\(29) & (!\MEM|ram_rtl_0_bypass\(30) & (\MEM|ram_rtl_0_bypass\(31) $ 
-- (!\MEM|ram_rtl_0_bypass\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(29),
	datab => \MEM|ram_rtl_0_bypass\(31),
	datac => \MEM|ram_rtl_0_bypass\(30),
	datad => \MEM|ram_rtl_0_bypass\(32),
	combout => \MEM|ram~8_combout\);

-- Location: LCCOMB_X45_Y23_N30
\MEM|ram_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[22]~feeder_combout\ = \muxREM|q[10]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[10]~13_combout\,
	combout => \MEM|ram_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X45_Y23_N31
\MEM|ram_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[22]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(22));

-- Location: LCCOMB_X45_Y23_N16
\MEM|ram_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[21]~feeder_combout\ = \REM|conteudo\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(10),
	combout => \MEM|ram_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X45_Y23_N17
\MEM|ram_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(21));

-- Location: FF_X45_Y23_N21
\MEM|ram_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[11]~14_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(24));

-- Location: LCCOMB_X45_Y23_N10
\MEM|ram_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[23]~feeder_combout\ = \REM|conteudo\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(11),
	combout => \MEM|ram_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X45_Y23_N11
\MEM|ram_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(23));

-- Location: LCCOMB_X45_Y23_N20
\MEM|ram~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~6_combout\ = (\MEM|ram_rtl_0_bypass\(22) & (\MEM|ram_rtl_0_bypass\(21) & (\MEM|ram_rtl_0_bypass\(24) $ (!\MEM|ram_rtl_0_bypass\(23))))) # (!\MEM|ram_rtl_0_bypass\(22) & (!\MEM|ram_rtl_0_bypass\(21) & (\MEM|ram_rtl_0_bypass\(24) $ 
-- (!\MEM|ram_rtl_0_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(22),
	datab => \MEM|ram_rtl_0_bypass\(21),
	datac => \MEM|ram_rtl_0_bypass\(24),
	datad => \MEM|ram_rtl_0_bypass\(23),
	combout => \MEM|ram~6_combout\);

-- Location: LCCOMB_X45_Y23_N6
\MEM|ram_rtl_0_bypass[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[27]~feeder_combout\ = \REM|conteudo\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(13),
	combout => \MEM|ram_rtl_0_bypass[27]~feeder_combout\);

-- Location: FF_X45_Y23_N7
\MEM|ram_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(27));

-- Location: LCCOMB_X45_Y23_N4
\MEM|ram_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[28]~feeder_combout\ = \muxREM|q[13]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[13]~0_combout\,
	combout => \MEM|ram_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X45_Y23_N5
\MEM|ram_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[28]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(28));

-- Location: FF_X45_Y23_N27
\MEM|ram_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[12]~15_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(26));

-- Location: LCCOMB_X45_Y23_N0
\MEM|ram_rtl_0_bypass[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[25]~feeder_combout\ = \REM|conteudo\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(12),
	combout => \MEM|ram_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X45_Y23_N1
\MEM|ram_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(25));

-- Location: LCCOMB_X45_Y23_N26
\MEM|ram~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~7_combout\ = (\MEM|ram_rtl_0_bypass\(27) & (\MEM|ram_rtl_0_bypass\(28) & (\MEM|ram_rtl_0_bypass\(26) $ (!\MEM|ram_rtl_0_bypass\(25))))) # (!\MEM|ram_rtl_0_bypass\(27) & (!\MEM|ram_rtl_0_bypass\(28) & (\MEM|ram_rtl_0_bypass\(26) $ 
-- (!\MEM|ram_rtl_0_bypass\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(27),
	datab => \MEM|ram_rtl_0_bypass\(28),
	datac => \MEM|ram_rtl_0_bypass\(26),
	datad => \MEM|ram_rtl_0_bypass\(25),
	combout => \MEM|ram~7_combout\);

-- Location: LCCOMB_X45_Y23_N22
\MEM|ram_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[18]~feeder_combout\ = \muxREM|q[8]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxREM|q[8]~11_combout\,
	combout => \MEM|ram_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X45_Y23_N23
\MEM|ram_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[18]~feeder_combout\,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(18));

-- Location: LCCOMB_X45_Y23_N18
\MEM|ram_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[19]~feeder_combout\ = \REM|conteudo\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \REM|conteudo\(9),
	combout => \MEM|ram_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X45_Y23_N19
\MEM|ram_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(19));

-- Location: FF_X45_Y23_N29
\MEM|ram_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \muxREM|q[9]~12_combout\,
	sload => VCC,
	ena => \UC|writeREM~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(20));

-- Location: LCCOMB_X45_Y23_N12
\MEM|ram_rtl_0_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0_bypass[17]~feeder_combout\ = \REM|conteudo\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \REM|conteudo\(8),
	combout => \MEM|ram_rtl_0_bypass[17]~feeder_combout\);

-- Location: FF_X45_Y23_N13
\MEM|ram_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MEM|ram_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MEM|ram_rtl_0_bypass\(17));

-- Location: LCCOMB_X45_Y23_N28
\MEM|ram~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~5_combout\ = (\MEM|ram_rtl_0_bypass\(18) & (\MEM|ram_rtl_0_bypass\(17) & (\MEM|ram_rtl_0_bypass\(19) $ (!\MEM|ram_rtl_0_bypass\(20))))) # (!\MEM|ram_rtl_0_bypass\(18) & (!\MEM|ram_rtl_0_bypass\(17) & (\MEM|ram_rtl_0_bypass\(19) $ 
-- (!\MEM|ram_rtl_0_bypass\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(18),
	datab => \MEM|ram_rtl_0_bypass\(19),
	datac => \MEM|ram_rtl_0_bypass\(20),
	datad => \MEM|ram_rtl_0_bypass\(17),
	combout => \MEM|ram~5_combout\);

-- Location: LCCOMB_X45_Y23_N24
\MEM|ram~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~9_combout\ = (\MEM|ram~8_combout\ & (\MEM|ram~6_combout\ & (\MEM|ram~7_combout\ & \MEM|ram~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram~8_combout\,
	datab => \MEM|ram~6_combout\,
	datac => \MEM|ram~7_combout\,
	datad => \MEM|ram~5_combout\,
	combout => \MEM|ram~9_combout\);

-- Location: LCCOMB_X49_Y25_N26
\MEM|ram~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram~27\ = ((\MEM|ram~9_combout\ & (\MEM|ram_rtl_0_bypass\(0) & \MEM|ram~4_combout\))) # (!\MEM|ram_rtl_0_bypass\(56))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(56),
	datab => \MEM|ram~9_combout\,
	datac => \MEM|ram_rtl_0_bypass\(0),
	datad => \MEM|ram~4_combout\,
	combout => \MEM|ram~27\);

-- Location: M9K_X61_Y14_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y12_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N26
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22_combout\);

-- Location: M9K_X61_Y19_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y13_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N30
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19_combout\ = (\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19_combout\);

-- Location: M9K_X61_Y20_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w\(3),
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X61_Y17_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X57_Y20_N28
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\))) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18_combout\);

-- Location: LCCOMB_X57_Y20_N8
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19_combout\) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~19_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~18_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20_combout\);

-- Location: M9K_X47_Y18_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X47_Y12_N0
\MEM|ram_rtl_0|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Processador.ram0_Memoria_e03d9be0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	portbre => VCC,
	portbaddrstall => \UC|ALT_INV_writeREM~2_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout\,
	ena1 => \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout\,
	portadatain => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X48_Y20_N22
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21_combout\ = (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(1) & ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & (\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\)) # 
-- (!\MEM|ram_rtl_0|auto_generated|address_reg_b\(0) & ((\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|address_reg_b\(1),
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(0),
	datac => \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout\,
	datad => \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21_combout\);

-- Location: LCCOMB_X57_Y20_N20
\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23_combout\ = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20_combout\) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b\(2) & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22_combout\) # 
-- (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~22_combout\,
	datab => \MEM|ram_rtl_0|auto_generated|address_reg_b\(2),
	datac => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~20_combout\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~21_combout\,
	combout => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23_combout\);

-- Location: LCCOMB_X57_Y20_N0
\RDM|conteudo[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RDM|conteudo[11]~12_combout\ = (\MEM|ram~27\ & (!\MEM|ram_rtl_0_bypass\(55))) # (!\MEM|ram~27\ & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|ram_rtl_0_bypass\(55),
	datab => \MEM|ram~27\,
	datad => \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~23_combout\,
	combout => \RDM|conteudo[11]~12_combout\);

-- Location: IOIBUF_X50_Y0_N15
\entrada[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_entrada(11),
	o => \entrada[11]~input_o\);

-- Location: LCCOMB_X48_Y20_N0
\muxRDM|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRDM|Mux4~0_combout\ = (\UC|read~1_combout\ & (\entrada[11]~input_o\)) # (!\UC|read~1_combout\ & ((\AC|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|read~1_combout\,
	datac => \entrada[11]~input_o\,
	datad => \AC|conteudo\(11),
	combout => \muxRDM|Mux4~0_combout\);

-- Location: FF_X57_Y20_N1
\RDM|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RDM|conteudo[11]~12_combout\,
	asdata => \muxRDM|Mux4~0_combout\,
	sload => \UC|selectRDM[1]~5_combout\,
	ena => \UC|writeRDM~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RDM|conteudo\(11));

-- Location: FF_X43_Y24_N1
\RI|conteudo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RDM|conteudo\(11),
	sload => VCC,
	ena => \UC|t2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RI|conteudo\(11));

-- Location: LCCOMB_X41_Y24_N20
\UC|t1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t1~0_combout\ = (!\UC|always0~4_combout\ & (((!\DECOD|Decoder0~3_combout\) # (!\RI|conteudo\(12))) # (!\RI|conteudo\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(11),
	datab => \RI|conteudo\(12),
	datac => \DECOD|Decoder0~3_combout\,
	datad => \UC|always0~4_combout\,
	combout => \UC|t1~0_combout\);

-- Location: LCCOMB_X41_Y24_N30
\UC|t1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t1~1_combout\ = (!\UC|t0~q\ & \UC|t1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|t0~q\,
	datad => \UC|t1~0_combout\,
	combout => \UC|t1~1_combout\);

-- Location: FF_X41_Y24_N31
\UC|t1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t1~1_combout\,
	ena => \UC|t3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t1~q\);

-- Location: LCCOMB_X41_Y24_N14
\UC|t3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t3~1_combout\ = (!\UC|t1~q\ & (\UC|t0~q\ & (\UC|t2~q\ & \UC|t1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t1~q\,
	datab => \UC|t0~q\,
	datac => \UC|t2~q\,
	datad => \UC|t1~0_combout\,
	combout => \UC|t3~1_combout\);

-- Location: FF_X41_Y24_N15
\UC|t3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t3~q\);

-- Location: LCCOMB_X41_Y24_N12
\UC|t4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t4~0_combout\ = (\UC|t3~q\ & \UC|t8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UC|t3~q\,
	datad => \UC|t8~0_combout\,
	combout => \UC|t4~0_combout\);

-- Location: FF_X41_Y24_N13
\UC|t4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t4~0_combout\,
	ena => \UC|t3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t4~q\);

-- Location: LCCOMB_X41_Y24_N4
\UC|t6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t6~0_combout\ = (!\UC|t4~q\ & (\UC|t5~q\ & (!\UC|t3~q\ & \UC|t8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t4~q\,
	datab => \UC|t5~q\,
	datac => \UC|t3~q\,
	datad => \UC|t8~0_combout\,
	combout => \UC|t6~0_combout\);

-- Location: FF_X41_Y24_N5
\UC|t6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t6~q\);

-- Location: LCCOMB_X41_Y24_N26
\UC|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~0_combout\ = (\UC|t6~q\ & ((\UC|RwriteREM~0_combout\) # ((!\UC|RwriteRDM~2_combout\ & \UC|RwriteAC~2_combout\)))) # (!\UC|t6~q\ & (!\UC|RwriteRDM~2_combout\ & (\UC|RwriteAC~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|t6~q\,
	datab => \UC|RwriteRDM~2_combout\,
	datac => \UC|RwriteAC~2_combout\,
	datad => \UC|RwriteREM~0_combout\,
	combout => \UC|always0~0_combout\);

-- Location: LCCOMB_X46_Y24_N14
\UC|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~2_combout\ = (\RI|conteudo\(12) & (\RI|conteudo\(13) & (\RI|conteudo\(11) $ (\RI|conteudo\(14))))) # (!\RI|conteudo\(12) & ((\RI|conteudo\(11) & (\RI|conteudo\(13) & \RI|conteudo\(14))) # (!\RI|conteudo\(11) & (!\RI|conteudo\(13) & 
-- !\RI|conteudo\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(12),
	datab => \RI|conteudo\(11),
	datac => \RI|conteudo\(13),
	datad => \RI|conteudo\(14),
	combout => \UC|always0~2_combout\);

-- Location: LCCOMB_X42_Y24_N22
\UC|always0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~3_combout\ = (\UC|t9~q\) # ((\UC|RwriteAC~5_combout\ & ((\RI|conteudo\(15)) # (\UC|always0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RI|conteudo\(15),
	datab => \UC|RwriteAC~5_combout\,
	datac => \UC|t9~q\,
	datad => \UC|always0~2_combout\,
	combout => \UC|always0~3_combout\);

-- Location: LCCOMB_X41_Y24_N24
\UC|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~1_combout\ = (\UC|RwriteAC~3_combout\ & (((\UC|RwritePC~0_combout\ & \UC|writePC~1_combout\)) # (!\UC|selectRDM[1]~2_combout\))) # (!\UC|RwriteAC~3_combout\ & (((\UC|RwritePC~0_combout\ & \UC|writePC~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteAC~3_combout\,
	datab => \UC|selectRDM[1]~2_combout\,
	datac => \UC|RwritePC~0_combout\,
	datad => \UC|writePC~1_combout\,
	combout => \UC|always0~1_combout\);

-- Location: LCCOMB_X41_Y24_N10
\UC|always0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|always0~4_combout\ = (\UC|always0~0_combout\) # ((\UC|always0~3_combout\) # ((\UC|always0~1_combout\) # (!\PC|counter[1]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|always0~0_combout\,
	datab => \UC|always0~3_combout\,
	datac => \PC|counter[1]~16_combout\,
	datad => \UC|always0~1_combout\,
	combout => \UC|always0~4_combout\);

-- Location: LCCOMB_X41_Y24_N28
\UC|t0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|t0~0_combout\ = ((\DECOD|Decoder0~3_combout\ & (\RI|conteudo\(11) & \RI|conteudo\(12)))) # (!\UC|always0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|always0~4_combout\,
	datab => \DECOD|Decoder0~3_combout\,
	datac => \RI|conteudo\(11),
	datad => \RI|conteudo\(12),
	combout => \UC|t0~0_combout\);

-- Location: FF_X41_Y24_N29
\UC|t0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UC|t0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UC|t0~q\);

-- Location: IOIBUF_X0_Y26_N15
\clkBCD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clkBCD,
	o => \clkBCD~input_o\);

-- Location: CLKCTRL_G4
\clkBCD~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clkBCD~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clkBCD~inputclkctrl_outclk\);

-- Location: FF_X42_Y24_N13
\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	asdata => \B2BCD|estado.s_SOMA~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\);

-- Location: LCCOMB_X44_Y23_N12
\B2BCD|i[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|i[0]~2_combout\ = \B2BCD|i\(0) $ (\B2BCD|estado.s_VERIFICA_SHIFT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \B2BCD|i\(0),
	datad => \B2BCD|estado.s_VERIFICA_SHIFT~q\,
	combout => \B2BCD|i[0]~2_combout\);

-- Location: FF_X44_Y23_N13
\B2BCD|i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|i[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|i\(0));

-- Location: LCCOMB_X44_Y23_N22
\B2BCD|i[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|i[1]~3_combout\ = \B2BCD|i\(1) $ (((\B2BCD|estado.s_VERIFICA_SHIFT~q\ & \B2BCD|i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|estado.s_VERIFICA_SHIFT~q\,
	datac => \B2BCD|i\(1),
	datad => \B2BCD|i\(0),
	combout => \B2BCD|i[1]~3_combout\);

-- Location: FF_X44_Y23_N23
\B2BCD|i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|i[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|i\(1));

-- Location: LCCOMB_X44_Y23_N24
\B2BCD|i[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|i[2]~0_combout\ = \B2BCD|i\(2) $ (((\B2BCD|i\(1) & (\B2BCD|i\(0) & \B2BCD|estado.s_VERIFICA_SHIFT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|i\(1),
	datab => \B2BCD|i\(0),
	datac => \B2BCD|i\(2),
	datad => \B2BCD|estado.s_VERIFICA_SHIFT~q\,
	combout => \B2BCD|i[2]~0_combout\);

-- Location: FF_X44_Y23_N25
\B2BCD|i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|i[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|i\(2));

-- Location: LCCOMB_X44_Y23_N26
\B2BCD|estado~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|estado~11_combout\ = (\B2BCD|i\(0) & (\B2BCD|i\(1) & \B2BCD|estado.s_VERIFICA_SHIFT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|i\(0),
	datac => \B2BCD|i\(1),
	datad => \B2BCD|estado.s_VERIFICA_SHIFT~q\,
	combout => \B2BCD|estado~11_combout\);

-- Location: LCCOMB_X44_Y23_N18
\B2BCD|i[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|i[3]~1_combout\ = \B2BCD|i\(3) $ (((\B2BCD|i\(2) & \B2BCD|estado~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|i\(2),
	datac => \B2BCD|i\(3),
	datad => \B2BCD|estado~11_combout\,
	combout => \B2BCD|i[3]~1_combout\);

-- Location: FF_X44_Y23_N19
\B2BCD|i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|i[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|i\(3));

-- Location: LCCOMB_X41_Y23_N20
\B2BCD|estado~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|estado~12_combout\ = (\B2BCD|i\(3) & (\B2BCD|estado~11_combout\ & \B2BCD|i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|i\(3),
	datac => \B2BCD|estado~11_combout\,
	datad => \B2BCD|i\(2),
	combout => \B2BCD|estado~12_combout\);

-- Location: FF_X41_Y23_N21
\B2BCD|estado.s_FIM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|estado~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|estado.s_FIM~q\);

-- Location: LCCOMB_X42_Y24_N2
\B2BCD|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector35~0_combout\ = (!\B2BCD|estado.s_FIM~q\ & ((\B2BCD|estado.s_INATIVO~q\) # ((\DECOD|Decoder0~4_combout\ & \UC|writeOUT~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_INATIVO~q\,
	datab => \B2BCD|estado.s_FIM~q\,
	datac => \DECOD|Decoder0~4_combout\,
	datad => \UC|writeOUT~combout\,
	combout => \B2BCD|Selector35~0_combout\);

-- Location: FF_X42_Y24_N29
\B2BCD|estado.s_INATIVO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	asdata => \B2BCD|Selector35~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|estado.s_INATIVO~q\);

-- Location: LCCOMB_X35_Y24_N8
\B2BCD|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Add2~0_combout\ = \B2BCD|digito_decimal\(0) $ (VCC)
-- \B2BCD|Add2~1\ = CARRY(\B2BCD|digito_decimal\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|digito_decimal\(0),
	datad => VCC,
	combout => \B2BCD|Add2~0_combout\,
	cout => \B2BCD|Add2~1\);

-- Location: LCCOMB_X38_Y24_N14
\B2BCD|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Equal1~0_combout\ = (\B2BCD|digito_decimal\(2) & (!\B2BCD|digito_decimal\(0) & !\B2BCD|digito_decimal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|digito_decimal\(2),
	datac => \B2BCD|digito_decimal\(0),
	datad => \B2BCD|digito_decimal\(1),
	combout => \B2BCD|Equal1~0_combout\);

-- Location: LCCOMB_X38_Y24_N20
\B2BCD|digito_decimal~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|digito_decimal~1_combout\ = (\B2BCD|Add2~0_combout\ & ((\B2BCD|digito_decimal\(4)) # ((\B2BCD|digito_decimal\(3)) # (!\B2BCD|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|digito_decimal\(4),
	datab => \B2BCD|Add2~0_combout\,
	datac => \B2BCD|Equal1~0_combout\,
	datad => \B2BCD|digito_decimal\(3),
	combout => \B2BCD|digito_decimal~1_combout\);

-- Location: FF_X38_Y24_N21
\B2BCD|digito_decimal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|digito_decimal~1_combout\,
	ena => \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|digito_decimal\(0));

-- Location: LCCOMB_X35_Y24_N10
\B2BCD|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Add2~2_combout\ = (\B2BCD|digito_decimal\(1) & (!\B2BCD|Add2~1\)) # (!\B2BCD|digito_decimal\(1) & ((\B2BCD|Add2~1\) # (GND)))
-- \B2BCD|Add2~3\ = CARRY((!\B2BCD|Add2~1\) # (!\B2BCD|digito_decimal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|digito_decimal\(1),
	datad => VCC,
	cin => \B2BCD|Add2~1\,
	combout => \B2BCD|Add2~2_combout\,
	cout => \B2BCD|Add2~3\);

-- Location: FF_X35_Y24_N11
\B2BCD|digito_decimal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Add2~2_combout\,
	ena => \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|digito_decimal\(1));

-- Location: LCCOMB_X35_Y24_N12
\B2BCD|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Add2~4_combout\ = (\B2BCD|digito_decimal\(2) & (\B2BCD|Add2~3\ $ (GND))) # (!\B2BCD|digito_decimal\(2) & (!\B2BCD|Add2~3\ & VCC))
-- \B2BCD|Add2~5\ = CARRY((\B2BCD|digito_decimal\(2) & !\B2BCD|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|digito_decimal\(2),
	datad => VCC,
	cin => \B2BCD|Add2~3\,
	combout => \B2BCD|Add2~4_combout\,
	cout => \B2BCD|Add2~5\);

-- Location: LCCOMB_X35_Y24_N24
\B2BCD|digito_decimal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|digito_decimal~0_combout\ = (\B2BCD|Add2~4_combout\ & ((\B2BCD|digito_decimal\(4)) # ((\B2BCD|digito_decimal\(3)) # (!\B2BCD|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Add2~4_combout\,
	datab => \B2BCD|digito_decimal\(4),
	datac => \B2BCD|digito_decimal\(3),
	datad => \B2BCD|Equal1~0_combout\,
	combout => \B2BCD|digito_decimal~0_combout\);

-- Location: FF_X35_Y24_N25
\B2BCD|digito_decimal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|digito_decimal~0_combout\,
	ena => \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|digito_decimal\(2));

-- Location: LCCOMB_X35_Y24_N14
\B2BCD|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Add2~6_combout\ = (\B2BCD|digito_decimal\(3) & (!\B2BCD|Add2~5\)) # (!\B2BCD|digito_decimal\(3) & ((\B2BCD|Add2~5\) # (GND)))
-- \B2BCD|Add2~7\ = CARRY((!\B2BCD|Add2~5\) # (!\B2BCD|digito_decimal\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|digito_decimal\(3),
	datad => VCC,
	cin => \B2BCD|Add2~5\,
	combout => \B2BCD|Add2~6_combout\,
	cout => \B2BCD|Add2~7\);

-- Location: FF_X35_Y24_N15
\B2BCD|digito_decimal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Add2~6_combout\,
	ena => \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|digito_decimal\(3));

-- Location: LCCOMB_X35_Y24_N16
\B2BCD|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Add2~8_combout\ = \B2BCD|Add2~7\ $ (!\B2BCD|digito_decimal\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \B2BCD|digito_decimal\(4),
	cin => \B2BCD|Add2~7\,
	combout => \B2BCD|Add2~8_combout\);

-- Location: FF_X35_Y24_N17
\B2BCD|digito_decimal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Add2~8_combout\,
	ena => \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|digito_decimal\(4));

-- Location: LCCOMB_X35_Y24_N26
\B2BCD|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Equal1~1_combout\ = (!\B2BCD|digito_decimal\(4) & (!\B2BCD|digito_decimal\(3) & \B2BCD|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|digito_decimal\(4),
	datac => \B2BCD|digito_decimal\(3),
	datad => \B2BCD|Equal1~0_combout\,
	combout => \B2BCD|Equal1~1_combout\);

-- Location: LCCOMB_X42_Y24_N14
\UC|writeOUT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|writeOUT~0_combout\ = (\DECOD|Decoder0~4_combout\ & ((\UC|RwriteAC~6_combout\) # ((\UC|RwriteAC~3_combout\) # (\UC|RwriteAC~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|RwriteAC~6_combout\,
	datab => \UC|RwriteAC~3_combout\,
	datac => \DECOD|Decoder0~4_combout\,
	datad => \UC|RwriteAC~2_combout\,
	combout => \UC|writeOUT~0_combout\);

-- Location: LCCOMB_X35_Y24_N30
\B2BCD|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector36~0_combout\ = (\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\ & ((\B2BCD|Equal1~1_combout\) # ((!\B2BCD|estado.s_INATIVO~q\ & \UC|writeOUT~0_combout\)))) # (!\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\ & (!\B2BCD|estado.s_INATIVO~q\ & 
-- ((\UC|writeOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\,
	datab => \B2BCD|estado.s_INATIVO~q\,
	datac => \B2BCD|Equal1~1_combout\,
	datad => \UC|writeOUT~0_combout\,
	combout => \B2BCD|Selector36~0_combout\);

-- Location: FF_X35_Y24_N31
\B2BCD|estado.s_SHIFT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|estado.s_SHIFT~q\);

-- Location: FF_X42_Y24_N25
\B2BCD|estado.s_VERIFICA_SHIFT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	asdata => \B2BCD|estado.s_SHIFT~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|estado.s_VERIFICA_SHIFT~q\);

-- Location: LCCOMB_X44_Y23_N8
\B2BCD|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector37~0_combout\ = (((!\B2BCD|i\(2)) # (!\B2BCD|i\(1))) # (!\B2BCD|i\(3))) # (!\B2BCD|i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|i\(0),
	datab => \B2BCD|i\(3),
	datac => \B2BCD|i\(1),
	datad => \B2BCD|i\(2),
	combout => \B2BCD|Selector37~0_combout\);

-- Location: LCCOMB_X36_Y24_N30
\B2BCD|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector37~1_combout\ = (\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\ & (((\B2BCD|estado.s_VERIFICA_SHIFT~q\ & \B2BCD|Selector37~0_combout\)) # (!\B2BCD|Equal1~1_combout\))) # (!\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\ & 
-- (\B2BCD|estado.s_VERIFICA_SHIFT~q\ & ((\B2BCD|Selector37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\,
	datab => \B2BCD|estado.s_VERIFICA_SHIFT~q\,
	datac => \B2BCD|Equal1~1_combout\,
	datad => \B2BCD|Selector37~0_combout\,
	combout => \B2BCD|Selector37~1_combout\);

-- Location: FF_X36_Y24_N31
\B2BCD|estado.s_SOMA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector37~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|estado.s_SOMA~q\);

-- Location: LCCOMB_X35_Y24_N20
\B2BCD|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Decoder0~2_combout\ = (!\B2BCD|digito_decimal\(2) & (\B2BCD|digito_decimal\(1) & \B2BCD|digito_decimal\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|digito_decimal\(2),
	datac => \B2BCD|digito_decimal\(1),
	datad => \B2BCD|digito_decimal\(0),
	combout => \B2BCD|Decoder0~2_combout\);

-- Location: LCCOMB_X42_Y24_N12
\B2BCD|r_bcd[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|r_bcd[1]~2_combout\ = (!\B2BCD|estado.s_VERIFICA_SHIFT~q\ & (!\B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\ & \B2BCD|Selector35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_VERIFICA_SHIFT~q\,
	datac => \B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL~q\,
	datad => \B2BCD|Selector35~0_combout\,
	combout => \B2BCD|r_bcd[1]~2_combout\);

-- Location: LCCOMB_X40_Y24_N14
\B2BCD|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector38~1_combout\ = (\B2BCD|estado.s_SOMA~q\ & ((\B2BCD|digito_decimal\(3)) # ((\B2BCD|digito_decimal\(4)) # (!\B2BCD|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|digito_decimal\(3),
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|digito_decimal\(4),
	datad => \B2BCD|Equal1~0_combout\,
	combout => \B2BCD|Selector38~1_combout\);

-- Location: LCCOMB_X35_Y24_N6
\B2BCD|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Decoder0~1_combout\ = (!\B2BCD|digito_decimal\(2) & (\B2BCD|digito_decimal\(1) & !\B2BCD|digito_decimal\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|digito_decimal\(2),
	datac => \B2BCD|digito_decimal\(1),
	datad => \B2BCD|digito_decimal\(0),
	combout => \B2BCD|Decoder0~1_combout\);

-- Location: LCCOMB_X37_Y24_N22
\B2BCD|Selector50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector50~1_combout\ = (!\B2BCD|digito_decimal\(3) & \B2BCD|estado.s_SOMA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \B2BCD|digito_decimal\(3),
	datad => \B2BCD|estado.s_SOMA~q\,
	combout => \B2BCD|Selector50~1_combout\);

-- Location: LCCOMB_X37_Y24_N8
\B2BCD|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector55~0_combout\ = (\B2BCD|estado.s_SOMA~q\ & (\B2BCD|Mux2~2_combout\ $ (((\B2BCD|Mux1~2_combout\) # (\B2BCD|Mux0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Mux2~2_combout\,
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|Mux1~2_combout\,
	datad => \B2BCD|Mux0~2_combout\,
	combout => \B2BCD|Selector55~0_combout\);

-- Location: LCCOMB_X40_Y24_N4
\B2BCD|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector43~0_combout\ = (\B2BCD|Selector55~0_combout\) # ((\B2BCD|estado.s_SHIFT~q\ & (\B2BCD|r_bcd\(13) & !\B2BCD|estado.s_SOMA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SHIFT~q\,
	datab => \B2BCD|r_bcd\(13),
	datac => \B2BCD|Selector55~0_combout\,
	datad => \B2BCD|estado.s_SOMA~q\,
	combout => \B2BCD|Selector43~0_combout\);

-- Location: FF_X40_Y24_N5
\B2BCD|r_bcd[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector43~0_combout\,
	ena => \B2BCD|Selector42~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(14));

-- Location: LCCOMB_X37_Y24_N30
\B2BCD|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Decoder0~0_combout\ = (\B2BCD|digito_decimal\(0) & (!\B2BCD|digito_decimal\(2) & !\B2BCD|digito_decimal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|digito_decimal\(0),
	datac => \B2BCD|digito_decimal\(2),
	datad => \B2BCD|digito_decimal\(1),
	combout => \B2BCD|Decoder0~0_combout\);

-- Location: LCCOMB_X37_Y24_N28
\B2BCD|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector50~0_combout\ = (\B2BCD|r_bcd[1]~2_combout\ & (((\B2BCD|Decoder0~0_combout\ & \B2BCD|r_bcd[1]~0_combout\)) # (!\B2BCD|estado.s_SOMA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Decoder0~0_combout\,
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|r_bcd[1]~0_combout\,
	datad => \B2BCD|r_bcd[1]~2_combout\,
	combout => \B2BCD|Selector50~0_combout\);

-- Location: LCCOMB_X39_Y24_N10
\B2BCD|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector55~1_combout\ = (\B2BCD|Selector55~0_combout\) # ((\B2BCD|r_bcd\(1) & (!\B2BCD|estado.s_SOMA~q\ & \B2BCD|estado.s_SHIFT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(1),
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|Selector55~0_combout\,
	datad => \B2BCD|estado.s_SHIFT~q\,
	combout => \B2BCD|Selector55~1_combout\);

-- Location: LCCOMB_X35_Y24_N2
\B2BCD|r_bcd[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|r_bcd[1]~1_combout\ = (\B2BCD|digito_decimal\(2)) # ((\B2BCD|digito_decimal\(1)) # (\B2BCD|digito_decimal\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|digito_decimal\(2),
	datac => \B2BCD|digito_decimal\(1),
	datad => \B2BCD|digito_decimal\(0),
	combout => \B2BCD|r_bcd[1]~1_combout\);

-- Location: LCCOMB_X39_Y24_N14
\B2BCD|Selector57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector57~2_combout\ = (\B2BCD|r_bcd[1]~2_combout\ & (((!\B2BCD|r_bcd[1]~1_combout\ & \B2BCD|r_bcd[1]~0_combout\)) # (!\B2BCD|estado.s_SOMA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd[1]~1_combout\,
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|r_bcd[1]~2_combout\,
	datad => \B2BCD|r_bcd[1]~0_combout\,
	combout => \B2BCD|Selector57~2_combout\);

-- Location: FF_X39_Y24_N11
\B2BCD|r_bcd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector55~1_combout\,
	ena => \B2BCD|Selector57~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(2));

-- Location: LCCOMB_X39_Y24_N28
\B2BCD|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector54~0_combout\ = (\B2BCD|r_bcd\(2) & (\B2BCD|estado.s_SHIFT~q\ & !\B2BCD|estado.s_SOMA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(2),
	datab => \B2BCD|estado.s_SHIFT~q\,
	datad => \B2BCD|estado.s_SOMA~q\,
	combout => \B2BCD|Selector54~0_combout\);

-- Location: LCCOMB_X39_Y24_N4
\B2BCD|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector54~1_combout\ = (\B2BCD|Selector54~0_combout\) # ((\B2BCD|estado.s_SOMA~q\ & (\B2BCD|Mux3~2_combout\ $ (\B2BCD|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Mux3~2_combout\,
	datab => \B2BCD|Selector54~0_combout\,
	datac => \B2BCD|LessThan0~0_combout\,
	datad => \B2BCD|estado.s_SOMA~q\,
	combout => \B2BCD|Selector54~1_combout\);

-- Location: FF_X39_Y24_N5
\B2BCD|r_bcd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector54~1_combout\,
	ena => \B2BCD|Selector57~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(3));

-- Location: LCCOMB_X37_Y24_N14
\B2BCD|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector53~0_combout\ = (\B2BCD|estado.s_SOMA~q\ & (((!\B2BCD|Mux0~2_combout\)))) # (!\B2BCD|estado.s_SOMA~q\ & (\B2BCD|estado.s_SHIFT~q\ & (\B2BCD|r_bcd\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SHIFT~q\,
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|r_bcd\(3),
	datad => \B2BCD|Mux0~2_combout\,
	combout => \B2BCD|Selector53~0_combout\);

-- Location: FF_X37_Y24_N15
\B2BCD|r_bcd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector53~0_combout\,
	ena => \B2BCD|Selector50~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(4));

-- Location: LCCOMB_X37_Y24_N4
\B2BCD|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector52~0_combout\ = (\B2BCD|Selector56~0_combout\) # ((\B2BCD|estado.s_SHIFT~q\ & (!\B2BCD|estado.s_SOMA~q\ & \B2BCD|r_bcd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SHIFT~q\,
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|r_bcd\(4),
	datad => \B2BCD|Selector56~0_combout\,
	combout => \B2BCD|Selector52~0_combout\);

-- Location: FF_X37_Y24_N5
\B2BCD|r_bcd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector52~0_combout\,
	ena => \B2BCD|Selector50~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(5));

-- Location: LCCOMB_X37_Y24_N26
\B2BCD|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector51~0_combout\ = (\B2BCD|Selector55~0_combout\) # ((\B2BCD|estado.s_SHIFT~q\ & (\B2BCD|r_bcd\(5) & !\B2BCD|estado.s_SOMA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SHIFT~q\,
	datab => \B2BCD|r_bcd\(5),
	datac => \B2BCD|Selector55~0_combout\,
	datad => \B2BCD|estado.s_SOMA~q\,
	combout => \B2BCD|Selector51~0_combout\);

-- Location: FF_X37_Y24_N27
\B2BCD|r_bcd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector51~0_combout\,
	ena => \B2BCD|Selector50~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(6));

-- Location: LCCOMB_X37_Y24_N10
\B2BCD|Selector50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector50~3_combout\ = (\B2BCD|r_bcd\(6) & ((\B2BCD|estado.s_SHIFT~q\) # ((\B2BCD|Decoder0~0_combout\ & \B2BCD|Selector50~2_combout\)))) # (!\B2BCD|r_bcd\(6) & (((\B2BCD|Decoder0~0_combout\ & \B2BCD|Selector50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(6),
	datab => \B2BCD|estado.s_SHIFT~q\,
	datac => \B2BCD|Decoder0~0_combout\,
	datad => \B2BCD|Selector50~2_combout\,
	combout => \B2BCD|Selector50~3_combout\);

-- Location: LCCOMB_X37_Y24_N0
\B2BCD|Selector50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector50~4_combout\ = (\B2BCD|Selector50~3_combout\) # ((!\B2BCD|Selector50~0_combout\ & \B2BCD|r_bcd\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|Selector50~0_combout\,
	datac => \B2BCD|r_bcd\(7),
	datad => \B2BCD|Selector50~3_combout\,
	combout => \B2BCD|Selector50~4_combout\);

-- Location: FF_X37_Y24_N1
\B2BCD|r_bcd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector50~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(7));

-- Location: LCCOMB_X36_Y24_N4
\B2BCD|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector49~0_combout\ = (\B2BCD|estado.s_SOMA~q\ & (((!\B2BCD|Mux0~2_combout\)))) # (!\B2BCD|estado.s_SOMA~q\ & (\B2BCD|estado.s_SHIFT~q\ & (\B2BCD|r_bcd\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SOMA~q\,
	datab => \B2BCD|estado.s_SHIFT~q\,
	datac => \B2BCD|r_bcd\(7),
	datad => \B2BCD|Mux0~2_combout\,
	combout => \B2BCD|Selector49~0_combout\);

-- Location: LCCOMB_X36_Y24_N0
\B2BCD|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector46~0_combout\ = (\B2BCD|r_bcd[1]~2_combout\ & (((\B2BCD|Decoder0~1_combout\ & \B2BCD|r_bcd[1]~0_combout\)) # (!\B2BCD|estado.s_SOMA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SOMA~q\,
	datab => \B2BCD|Decoder0~1_combout\,
	datac => \B2BCD|r_bcd[1]~2_combout\,
	datad => \B2BCD|r_bcd[1]~0_combout\,
	combout => \B2BCD|Selector46~0_combout\);

-- Location: FF_X36_Y24_N5
\B2BCD|r_bcd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector49~0_combout\,
	ena => \B2BCD|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(8));

-- Location: LCCOMB_X36_Y24_N10
\B2BCD|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector48~0_combout\ = (\B2BCD|Selector56~0_combout\) # ((!\B2BCD|estado.s_SOMA~q\ & (\B2BCD|r_bcd\(8) & \B2BCD|estado.s_SHIFT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SOMA~q\,
	datab => \B2BCD|r_bcd\(8),
	datac => \B2BCD|estado.s_SHIFT~q\,
	datad => \B2BCD|Selector56~0_combout\,
	combout => \B2BCD|Selector48~0_combout\);

-- Location: FF_X36_Y24_N11
\B2BCD|r_bcd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector48~0_combout\,
	ena => \B2BCD|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(9));

-- Location: LCCOMB_X36_Y24_N8
\B2BCD|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector47~0_combout\ = (\B2BCD|Selector55~0_combout\) # ((!\B2BCD|estado.s_SOMA~q\ & (\B2BCD|r_bcd\(9) & \B2BCD|estado.s_SHIFT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SOMA~q\,
	datab => \B2BCD|r_bcd\(9),
	datac => \B2BCD|Selector55~0_combout\,
	datad => \B2BCD|estado.s_SHIFT~q\,
	combout => \B2BCD|Selector47~0_combout\);

-- Location: FF_X36_Y24_N9
\B2BCD|r_bcd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector47~0_combout\,
	ena => \B2BCD|Selector46~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(10));

-- Location: LCCOMB_X38_Y24_N0
\B2BCD|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux2~0_combout\ = (\B2BCD|digito_decimal\(0) & ((\B2BCD|r_bcd\(6)) # ((\B2BCD|digito_decimal\(1))))) # (!\B2BCD|digito_decimal\(0) & (((\B2BCD|r_bcd\(2) & !\B2BCD|digito_decimal\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(6),
	datab => \B2BCD|digito_decimal\(0),
	datac => \B2BCD|r_bcd\(2),
	datad => \B2BCD|digito_decimal\(1),
	combout => \B2BCD|Mux2~0_combout\);

-- Location: LCCOMB_X38_Y24_N2
\B2BCD|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux2~1_combout\ = (\B2BCD|digito_decimal\(1) & ((\B2BCD|Mux2~0_combout\ & (\B2BCD|r_bcd\(14))) # (!\B2BCD|Mux2~0_combout\ & ((\B2BCD|r_bcd\(10)))))) # (!\B2BCD|digito_decimal\(1) & (((\B2BCD|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|digito_decimal\(1),
	datab => \B2BCD|r_bcd\(14),
	datac => \B2BCD|r_bcd\(10),
	datad => \B2BCD|Mux2~0_combout\,
	combout => \B2BCD|Mux2~1_combout\);

-- Location: LCCOMB_X38_Y24_N4
\B2BCD|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux2~2_combout\ = (\B2BCD|r_bcd\(18) & ((\B2BCD|Equal1~0_combout\) # ((!\B2BCD|digito_decimal\(2) & \B2BCD|Mux2~1_combout\)))) # (!\B2BCD|r_bcd\(18) & (!\B2BCD|digito_decimal\(2) & ((\B2BCD|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(18),
	datab => \B2BCD|digito_decimal\(2),
	datac => \B2BCD|Equal1~0_combout\,
	datad => \B2BCD|Mux2~1_combout\,
	combout => \B2BCD|Mux2~2_combout\);

-- Location: LCCOMB_X38_Y24_N6
\B2BCD|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|LessThan0~0_combout\ = (\B2BCD|Mux2~2_combout\ & ((\B2BCD|Mux0~2_combout\) # (\B2BCD|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Mux0~2_combout\,
	datac => \B2BCD|Mux2~2_combout\,
	datad => \B2BCD|Mux1~2_combout\,
	combout => \B2BCD|LessThan0~0_combout\);

-- Location: LCCOMB_X37_Y24_N20
\B2BCD|Selector50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector50~2_combout\ = (\B2BCD|Selector50~1_combout\ & (!\B2BCD|digito_decimal\(4) & (\B2BCD|Mux3~2_combout\ $ (\B2BCD|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Selector50~1_combout\,
	datab => \B2BCD|digito_decimal\(4),
	datac => \B2BCD|Mux3~2_combout\,
	datad => \B2BCD|LessThan0~0_combout\,
	combout => \B2BCD|Selector50~2_combout\);

-- Location: LCCOMB_X36_Y24_N2
\B2BCD|Selector46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector46~1_combout\ = (\B2BCD|estado.s_SHIFT~q\ & ((\B2BCD|r_bcd\(10)) # ((\B2BCD|Decoder0~1_combout\ & \B2BCD|Selector50~2_combout\)))) # (!\B2BCD|estado.s_SHIFT~q\ & (\B2BCD|Decoder0~1_combout\ & (\B2BCD|Selector50~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SHIFT~q\,
	datab => \B2BCD|Decoder0~1_combout\,
	datac => \B2BCD|Selector50~2_combout\,
	datad => \B2BCD|r_bcd\(10),
	combout => \B2BCD|Selector46~1_combout\);

-- Location: LCCOMB_X36_Y24_N18
\B2BCD|Selector46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector46~2_combout\ = (\B2BCD|Selector46~1_combout\) # ((\B2BCD|r_bcd\(11) & !\B2BCD|Selector46~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|Selector46~1_combout\,
	datac => \B2BCD|r_bcd\(11),
	datad => \B2BCD|Selector46~0_combout\,
	combout => \B2BCD|Selector46~2_combout\);

-- Location: FF_X36_Y24_N19
\B2BCD|r_bcd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector46~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(11));

-- Location: LCCOMB_X40_Y24_N12
\B2BCD|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector45~0_combout\ = (\B2BCD|estado.s_SOMA~q\ & (((!\B2BCD|Mux0~2_combout\)))) # (!\B2BCD|estado.s_SOMA~q\ & (\B2BCD|estado.s_SHIFT~q\ & (\B2BCD|r_bcd\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SHIFT~q\,
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|r_bcd\(11),
	datad => \B2BCD|Mux0~2_combout\,
	combout => \B2BCD|Selector45~0_combout\);

-- Location: FF_X40_Y24_N13
\B2BCD|r_bcd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector45~0_combout\,
	ena => \B2BCD|Selector42~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(12));

-- Location: LCCOMB_X40_Y24_N18
\B2BCD|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector44~0_combout\ = (\B2BCD|Selector56~0_combout\) # ((\B2BCD|estado.s_SHIFT~q\ & (!\B2BCD|estado.s_SOMA~q\ & \B2BCD|r_bcd\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SHIFT~q\,
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|r_bcd\(12),
	datad => \B2BCD|Selector56~0_combout\,
	combout => \B2BCD|Selector44~0_combout\);

-- Location: FF_X40_Y24_N19
\B2BCD|r_bcd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector44~0_combout\,
	ena => \B2BCD|Selector42~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(13));

-- Location: LCCOMB_X38_Y24_N16
\B2BCD|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux1~0_combout\ = (\B2BCD|digito_decimal\(0) & (((\B2BCD|digito_decimal\(1))))) # (!\B2BCD|digito_decimal\(0) & ((\B2BCD|digito_decimal\(1) & ((\B2BCD|r_bcd\(9)))) # (!\B2BCD|digito_decimal\(1) & (\B2BCD|r_bcd\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|digito_decimal\(0),
	datab => \B2BCD|r_bcd\(1),
	datac => \B2BCD|r_bcd\(9),
	datad => \B2BCD|digito_decimal\(1),
	combout => \B2BCD|Mux1~0_combout\);

-- Location: LCCOMB_X38_Y24_N18
\B2BCD|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux1~1_combout\ = (\B2BCD|digito_decimal\(0) & ((\B2BCD|Mux1~0_combout\ & (\B2BCD|r_bcd\(13))) # (!\B2BCD|Mux1~0_combout\ & ((\B2BCD|r_bcd\(5)))))) # (!\B2BCD|digito_decimal\(0) & (((\B2BCD|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(13),
	datab => \B2BCD|digito_decimal\(0),
	datac => \B2BCD|r_bcd\(5),
	datad => \B2BCD|Mux1~0_combout\,
	combout => \B2BCD|Mux1~1_combout\);

-- Location: LCCOMB_X38_Y24_N12
\B2BCD|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux1~2_combout\ = (\B2BCD|r_bcd\(17) & ((\B2BCD|Equal1~0_combout\) # ((!\B2BCD|digito_decimal\(2) & \B2BCD|Mux1~1_combout\)))) # (!\B2BCD|r_bcd\(17) & (!\B2BCD|digito_decimal\(2) & ((\B2BCD|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(17),
	datab => \B2BCD|digito_decimal\(2),
	datac => \B2BCD|Equal1~0_combout\,
	datad => \B2BCD|Mux1~1_combout\,
	combout => \B2BCD|Mux1~2_combout\);

-- Location: LCCOMB_X37_Y24_N6
\B2BCD|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector56~0_combout\ = (\B2BCD|estado.s_SOMA~q\ & (\B2BCD|Mux1~2_combout\ $ (!\B2BCD|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|Mux1~2_combout\,
	datad => \B2BCD|Mux0~2_combout\,
	combout => \B2BCD|Selector56~0_combout\);

-- Location: LCCOMB_X39_Y24_N2
\B2BCD|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector40~0_combout\ = (\B2BCD|Selector56~0_combout\) # ((\B2BCD|estado.s_SHIFT~q\ & (\B2BCD|r_bcd\(16) & !\B2BCD|estado.s_SOMA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SHIFT~q\,
	datab => \B2BCD|r_bcd\(16),
	datac => \B2BCD|Selector56~0_combout\,
	datad => \B2BCD|estado.s_SOMA~q\,
	combout => \B2BCD|Selector40~0_combout\);

-- Location: LCCOMB_X39_Y24_N18
\B2BCD|r_bcd[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|r_bcd[16]~3_combout\ = (\B2BCD|r_bcd[1]~2_combout\ & (((\B2BCD|Equal1~0_combout\ & \B2BCD|r_bcd[1]~0_combout\)) # (!\B2BCD|estado.s_SOMA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Equal1~0_combout\,
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|r_bcd[1]~2_combout\,
	datad => \B2BCD|r_bcd[1]~0_combout\,
	combout => \B2BCD|r_bcd[16]~3_combout\);

-- Location: FF_X39_Y24_N3
\B2BCD|r_bcd[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector40~0_combout\,
	ena => \B2BCD|r_bcd[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(17));

-- Location: LCCOMB_X39_Y24_N8
\B2BCD|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector39~0_combout\ = (\B2BCD|Selector55~0_combout\) # ((\B2BCD|r_bcd\(17) & (!\B2BCD|estado.s_SOMA~q\ & \B2BCD|estado.s_SHIFT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(17),
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|Selector55~0_combout\,
	datad => \B2BCD|estado.s_SHIFT~q\,
	combout => \B2BCD|Selector39~0_combout\);

-- Location: FF_X39_Y24_N9
\B2BCD|r_bcd[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector39~0_combout\,
	ena => \B2BCD|r_bcd[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(18));

-- Location: LCCOMB_X40_Y24_N24
\B2BCD|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector38~0_combout\ = (\B2BCD|Equal1~0_combout\ & ((\B2BCD|Selector50~2_combout\) # ((\B2BCD|estado.s_SHIFT~q\ & \B2BCD|r_bcd\(18))))) # (!\B2BCD|Equal1~0_combout\ & (\B2BCD|estado.s_SHIFT~q\ & (\B2BCD|r_bcd\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Equal1~0_combout\,
	datab => \B2BCD|estado.s_SHIFT~q\,
	datac => \B2BCD|r_bcd\(18),
	datad => \B2BCD|Selector50~2_combout\,
	combout => \B2BCD|Selector38~0_combout\);

-- Location: LCCOMB_X40_Y24_N22
\B2BCD|Selector38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector38~2_combout\ = (\B2BCD|Selector38~0_combout\) # ((\B2BCD|r_bcd\(19) & ((\B2BCD|Selector38~1_combout\) # (!\B2BCD|r_bcd[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd[1]~2_combout\,
	datab => \B2BCD|Selector38~1_combout\,
	datac => \B2BCD|r_bcd\(19),
	datad => \B2BCD|Selector38~0_combout\,
	combout => \B2BCD|Selector38~2_combout\);

-- Location: FF_X40_Y24_N23
\B2BCD|r_bcd[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector38~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(19));

-- Location: LCCOMB_X38_Y24_N28
\B2BCD|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux3~0_combout\ = (\B2BCD|digito_decimal\(0) & (((\B2BCD|digito_decimal\(1))))) # (!\B2BCD|digito_decimal\(0) & ((\B2BCD|digito_decimal\(1) & ((\B2BCD|r_bcd\(11)))) # (!\B2BCD|digito_decimal\(1) & (\B2BCD|r_bcd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(3),
	datab => \B2BCD|digito_decimal\(0),
	datac => \B2BCD|r_bcd\(11),
	datad => \B2BCD|digito_decimal\(1),
	combout => \B2BCD|Mux3~0_combout\);

-- Location: LCCOMB_X38_Y24_N26
\B2BCD|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux3~1_combout\ = (\B2BCD|digito_decimal\(0) & ((\B2BCD|Mux3~0_combout\ & ((\B2BCD|r_bcd\(15)))) # (!\B2BCD|Mux3~0_combout\ & (\B2BCD|r_bcd\(7))))) # (!\B2BCD|digito_decimal\(0) & (((\B2BCD|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(7),
	datab => \B2BCD|digito_decimal\(0),
	datac => \B2BCD|r_bcd\(15),
	datad => \B2BCD|Mux3~0_combout\,
	combout => \B2BCD|Mux3~1_combout\);

-- Location: LCCOMB_X38_Y24_N8
\B2BCD|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux3~2_combout\ = (\B2BCD|r_bcd\(19) & ((\B2BCD|Equal1~0_combout\) # ((\B2BCD|Mux3~1_combout\ & !\B2BCD|digito_decimal\(2))))) # (!\B2BCD|r_bcd\(19) & (((\B2BCD|Mux3~1_combout\ & !\B2BCD|digito_decimal\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(19),
	datab => \B2BCD|Equal1~0_combout\,
	datac => \B2BCD|Mux3~1_combout\,
	datad => \B2BCD|digito_decimal\(2),
	combout => \B2BCD|Mux3~2_combout\);

-- Location: LCCOMB_X38_Y24_N30
\B2BCD|r_bcd[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|r_bcd[1]~0_combout\ = (!\B2BCD|digito_decimal\(3) & (!\B2BCD|digito_decimal\(4) & ((\B2BCD|Mux3~2_combout\) # (\B2BCD|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|digito_decimal\(3),
	datab => \B2BCD|digito_decimal\(4),
	datac => \B2BCD|Mux3~2_combout\,
	datad => \B2BCD|LessThan0~0_combout\,
	combout => \B2BCD|r_bcd[1]~0_combout\);

-- Location: LCCOMB_X40_Y24_N8
\B2BCD|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector42~0_combout\ = (\B2BCD|r_bcd[1]~2_combout\ & (((\B2BCD|Decoder0~2_combout\ & \B2BCD|r_bcd[1]~0_combout\)) # (!\B2BCD|estado.s_SOMA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Decoder0~2_combout\,
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|r_bcd[1]~2_combout\,
	datad => \B2BCD|r_bcd[1]~0_combout\,
	combout => \B2BCD|Selector42~0_combout\);

-- Location: LCCOMB_X40_Y24_N10
\B2BCD|Selector42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector42~1_combout\ = (\B2BCD|Decoder0~2_combout\ & ((\B2BCD|Selector50~2_combout\) # ((\B2BCD|estado.s_SHIFT~q\ & \B2BCD|r_bcd\(14))))) # (!\B2BCD|Decoder0~2_combout\ & (\B2BCD|estado.s_SHIFT~q\ & (\B2BCD|r_bcd\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Decoder0~2_combout\,
	datab => \B2BCD|estado.s_SHIFT~q\,
	datac => \B2BCD|r_bcd\(14),
	datad => \B2BCD|Selector50~2_combout\,
	combout => \B2BCD|Selector42~1_combout\);

-- Location: LCCOMB_X40_Y24_N26
\B2BCD|Selector42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector42~2_combout\ = (\B2BCD|Selector42~1_combout\) # ((!\B2BCD|Selector42~0_combout\ & \B2BCD|r_bcd\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B2BCD|Selector42~0_combout\,
	datac => \B2BCD|r_bcd\(15),
	datad => \B2BCD|Selector42~1_combout\,
	combout => \B2BCD|Selector42~2_combout\);

-- Location: FF_X40_Y24_N27
\B2BCD|r_bcd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector42~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(15));

-- Location: LCCOMB_X39_Y24_N12
\B2BCD|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector41~0_combout\ = (\B2BCD|estado.s_SOMA~q\ & (!\B2BCD|Mux0~2_combout\)) # (!\B2BCD|estado.s_SOMA~q\ & (((\B2BCD|r_bcd\(15) & \B2BCD|estado.s_SHIFT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Mux0~2_combout\,
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|r_bcd\(15),
	datad => \B2BCD|estado.s_SHIFT~q\,
	combout => \B2BCD|Selector41~0_combout\);

-- Location: FF_X39_Y24_N13
\B2BCD|r_bcd[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector41~0_combout\,
	ena => \B2BCD|r_bcd[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(16));

-- Location: LCCOMB_X38_Y24_N10
\B2BCD|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux0~0_combout\ = (\B2BCD|digito_decimal\(0) & ((\B2BCD|r_bcd\(4)) # ((\B2BCD|digito_decimal\(1))))) # (!\B2BCD|digito_decimal\(0) & (((\B2BCD|r_bcd\(0) & !\B2BCD|digito_decimal\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(4),
	datab => \B2BCD|digito_decimal\(0),
	datac => \B2BCD|r_bcd\(0),
	datad => \B2BCD|digito_decimal\(1),
	combout => \B2BCD|Mux0~0_combout\);

-- Location: LCCOMB_X38_Y24_N24
\B2BCD|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux0~1_combout\ = (\B2BCD|digito_decimal\(1) & ((\B2BCD|Mux0~0_combout\ & ((\B2BCD|r_bcd\(12)))) # (!\B2BCD|Mux0~0_combout\ & (\B2BCD|r_bcd\(8))))) # (!\B2BCD|digito_decimal\(1) & (((\B2BCD|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|digito_decimal\(1),
	datab => \B2BCD|r_bcd\(8),
	datac => \B2BCD|r_bcd\(12),
	datad => \B2BCD|Mux0~0_combout\,
	combout => \B2BCD|Mux0~1_combout\);

-- Location: LCCOMB_X38_Y24_N22
\B2BCD|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Mux0~2_combout\ = (\B2BCD|r_bcd\(16) & ((\B2BCD|Equal1~0_combout\) # ((!\B2BCD|digito_decimal\(2) & \B2BCD|Mux0~1_combout\)))) # (!\B2BCD|r_bcd\(16) & (!\B2BCD|digito_decimal\(2) & ((\B2BCD|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(16),
	datab => \B2BCD|digito_decimal\(2),
	datac => \B2BCD|Equal1~0_combout\,
	datad => \B2BCD|Mux0~1_combout\,
	combout => \B2BCD|Mux0~2_combout\);

-- Location: LCCOMB_X37_Y24_N12
\B2BCD|Selector57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector57~1_combout\ = (\B2BCD|estado.s_SOMA~q\ & (!\B2BCD|Mux0~2_combout\ & (\B2BCD|r_bcd[1]~0_combout\ & !\B2BCD|r_bcd[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SOMA~q\,
	datab => \B2BCD|Mux0~2_combout\,
	datac => \B2BCD|r_bcd[1]~0_combout\,
	datad => \B2BCD|r_bcd[1]~1_combout\,
	combout => \B2BCD|Selector57~1_combout\);

-- Location: LCCOMB_X42_Y24_N28
\B2BCD|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector19~0_combout\ = (\B2BCD|estado.s_INATIVO~q\ & (\B2BCD|estado.s_SHIFT~q\)) # (!\B2BCD|estado.s_INATIVO~q\ & (((\DECOD|Decoder0~4_combout\ & \UC|writeOUT~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|estado.s_SHIFT~q\,
	datab => \DECOD|Decoder0~4_combout\,
	datac => \B2BCD|estado.s_INATIVO~q\,
	datad => \UC|writeOUT~combout\,
	combout => \B2BCD|Selector19~0_combout\);

-- Location: LCCOMB_X49_Y23_N0
\CompSinMag|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~1_cout\ = CARRY(!\RDM|conteudo\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(0),
	datad => VCC,
	cout => \CompSinMag|Add0~1_cout\);

-- Location: LCCOMB_X49_Y23_N2
\CompSinMag|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~2_combout\ = (\RDM|conteudo\(1) & ((\CompSinMag|Add0~1_cout\) # (GND))) # (!\RDM|conteudo\(1) & (!\CompSinMag|Add0~1_cout\))
-- \CompSinMag|Add0~3\ = CARRY((\RDM|conteudo\(1)) # (!\CompSinMag|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(1),
	datad => VCC,
	cin => \CompSinMag|Add0~1_cout\,
	combout => \CompSinMag|Add0~2_combout\,
	cout => \CompSinMag|Add0~3\);

-- Location: LCCOMB_X49_Y23_N4
\CompSinMag|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~4_combout\ = (\RDM|conteudo\(2) & (!\CompSinMag|Add0~3\ & VCC)) # (!\RDM|conteudo\(2) & (\CompSinMag|Add0~3\ $ (GND)))
-- \CompSinMag|Add0~5\ = CARRY((!\RDM|conteudo\(2) & !\CompSinMag|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datad => VCC,
	cin => \CompSinMag|Add0~3\,
	combout => \CompSinMag|Add0~4_combout\,
	cout => \CompSinMag|Add0~5\);

-- Location: LCCOMB_X49_Y23_N6
\CompSinMag|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~6_combout\ = (\RDM|conteudo\(3) & ((\CompSinMag|Add0~5\) # (GND))) # (!\RDM|conteudo\(3) & (!\CompSinMag|Add0~5\))
-- \CompSinMag|Add0~7\ = CARRY((\RDM|conteudo\(3)) # (!\CompSinMag|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(3),
	datad => VCC,
	cin => \CompSinMag|Add0~5\,
	combout => \CompSinMag|Add0~6_combout\,
	cout => \CompSinMag|Add0~7\);

-- Location: LCCOMB_X49_Y23_N8
\CompSinMag|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~8_combout\ = (\RDM|conteudo\(4) & (!\CompSinMag|Add0~7\ & VCC)) # (!\RDM|conteudo\(4) & (\CompSinMag|Add0~7\ $ (GND)))
-- \CompSinMag|Add0~9\ = CARRY((!\RDM|conteudo\(4) & !\CompSinMag|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(4),
	datad => VCC,
	cin => \CompSinMag|Add0~7\,
	combout => \CompSinMag|Add0~8_combout\,
	cout => \CompSinMag|Add0~9\);

-- Location: LCCOMB_X49_Y23_N10
\CompSinMag|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~10_combout\ = (\RDM|conteudo\(5) & ((\CompSinMag|Add0~9\) # (GND))) # (!\RDM|conteudo\(5) & (!\CompSinMag|Add0~9\))
-- \CompSinMag|Add0~11\ = CARRY((\RDM|conteudo\(5)) # (!\CompSinMag|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(5),
	datad => VCC,
	cin => \CompSinMag|Add0~9\,
	combout => \CompSinMag|Add0~10_combout\,
	cout => \CompSinMag|Add0~11\);

-- Location: LCCOMB_X49_Y23_N12
\CompSinMag|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~12_combout\ = (\RDM|conteudo\(6) & (!\CompSinMag|Add0~11\ & VCC)) # (!\RDM|conteudo\(6) & (\CompSinMag|Add0~11\ $ (GND)))
-- \CompSinMag|Add0~13\ = CARRY((!\RDM|conteudo\(6) & !\CompSinMag|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(6),
	datad => VCC,
	cin => \CompSinMag|Add0~11\,
	combout => \CompSinMag|Add0~12_combout\,
	cout => \CompSinMag|Add0~13\);

-- Location: LCCOMB_X49_Y23_N14
\CompSinMag|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~14_combout\ = (\RDM|conteudo\(7) & ((\CompSinMag|Add0~13\) # (GND))) # (!\RDM|conteudo\(7) & (!\CompSinMag|Add0~13\))
-- \CompSinMag|Add0~15\ = CARRY((\RDM|conteudo\(7)) # (!\CompSinMag|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(7),
	datad => VCC,
	cin => \CompSinMag|Add0~13\,
	combout => \CompSinMag|Add0~14_combout\,
	cout => \CompSinMag|Add0~15\);

-- Location: LCCOMB_X49_Y23_N16
\CompSinMag|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~16_combout\ = (\RDM|conteudo\(8) & (!\CompSinMag|Add0~15\ & VCC)) # (!\RDM|conteudo\(8) & (\CompSinMag|Add0~15\ $ (GND)))
-- \CompSinMag|Add0~17\ = CARRY((!\RDM|conteudo\(8) & !\CompSinMag|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(8),
	datad => VCC,
	cin => \CompSinMag|Add0~15\,
	combout => \CompSinMag|Add0~16_combout\,
	cout => \CompSinMag|Add0~17\);

-- Location: LCCOMB_X49_Y23_N18
\CompSinMag|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~18_combout\ = (\RDM|conteudo\(9) & ((\CompSinMag|Add0~17\) # (GND))) # (!\RDM|conteudo\(9) & (!\CompSinMag|Add0~17\))
-- \CompSinMag|Add0~19\ = CARRY((\RDM|conteudo\(9)) # (!\CompSinMag|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(9),
	datad => VCC,
	cin => \CompSinMag|Add0~17\,
	combout => \CompSinMag|Add0~18_combout\,
	cout => \CompSinMag|Add0~19\);

-- Location: LCCOMB_X49_Y23_N20
\CompSinMag|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~20_combout\ = (\RDM|conteudo\(10) & (!\CompSinMag|Add0~19\ & VCC)) # (!\RDM|conteudo\(10) & (\CompSinMag|Add0~19\ $ (GND)))
-- \CompSinMag|Add0~21\ = CARRY((!\RDM|conteudo\(10) & !\CompSinMag|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RDM|conteudo\(10),
	datad => VCC,
	cin => \CompSinMag|Add0~19\,
	combout => \CompSinMag|Add0~20_combout\,
	cout => \CompSinMag|Add0~21\);

-- Location: LCCOMB_X49_Y23_N22
\CompSinMag|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~22_combout\ = (\RDM|conteudo\(11) & ((\CompSinMag|Add0~21\) # (GND))) # (!\RDM|conteudo\(11) & (!\CompSinMag|Add0~21\))
-- \CompSinMag|Add0~23\ = CARRY((\RDM|conteudo\(11)) # (!\CompSinMag|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(11),
	datad => VCC,
	cin => \CompSinMag|Add0~21\,
	combout => \CompSinMag|Add0~22_combout\,
	cout => \CompSinMag|Add0~23\);

-- Location: LCCOMB_X49_Y23_N24
\CompSinMag|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~24_combout\ = (\RDM|conteudo\(12) & (!\CompSinMag|Add0~23\ & VCC)) # (!\RDM|conteudo\(12) & (\CompSinMag|Add0~23\ $ (GND)))
-- \CompSinMag|Add0~25\ = CARRY((!\RDM|conteudo\(12) & !\CompSinMag|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(12),
	datad => VCC,
	cin => \CompSinMag|Add0~23\,
	combout => \CompSinMag|Add0~24_combout\,
	cout => \CompSinMag|Add0~25\);

-- Location: LCCOMB_X49_Y23_N26
\CompSinMag|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~26_combout\ = (\RDM|conteudo\(13) & ((\CompSinMag|Add0~25\) # (GND))) # (!\RDM|conteudo\(13) & (!\CompSinMag|Add0~25\))
-- \CompSinMag|Add0~27\ = CARRY((\RDM|conteudo\(13)) # (!\CompSinMag|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(13),
	datad => VCC,
	cin => \CompSinMag|Add0~25\,
	combout => \CompSinMag|Add0~26_combout\,
	cout => \CompSinMag|Add0~27\);

-- Location: LCCOMB_X49_Y23_N28
\CompSinMag|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~28_combout\ = (\RDM|conteudo\(14) & (!\CompSinMag|Add0~27\ & VCC)) # (!\RDM|conteudo\(14) & (\CompSinMag|Add0~27\ $ (GND)))
-- \CompSinMag|Add0~29\ = CARRY((!\RDM|conteudo\(14) & !\CompSinMag|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(14),
	datad => VCC,
	cin => \CompSinMag|Add0~27\,
	combout => \CompSinMag|Add0~28_combout\,
	cout => \CompSinMag|Add0~29\);

-- Location: LCCOMB_X50_Y23_N16
\CompSinMag|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~32_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~28_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(14),
	datab => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~28_combout\,
	combout => \CompSinMag|Add0~32_combout\);

-- Location: LCCOMB_X50_Y23_N22
\CompSinMag|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~33_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~26_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(13),
	datab => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~26_combout\,
	combout => \CompSinMag|Add0~33_combout\);

-- Location: LCCOMB_X50_Y23_N8
\CompSinMag|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~34_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~24_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(12),
	datab => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~24_combout\,
	combout => \CompSinMag|Add0~34_combout\);

-- Location: LCCOMB_X50_Y23_N26
\CompSinMag|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~35_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~22_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(11),
	datab => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~22_combout\,
	combout => \CompSinMag|Add0~35_combout\);

-- Location: LCCOMB_X50_Y23_N12
\CompSinMag|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~36_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~20_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(10),
	datab => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~20_combout\,
	combout => \CompSinMag|Add0~36_combout\);

-- Location: LCCOMB_X50_Y23_N30
\CompSinMag|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~37_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~18_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(9),
	datab => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~18_combout\,
	combout => \CompSinMag|Add0~37_combout\);

-- Location: LCCOMB_X50_Y23_N28
\CompSinMag|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~38_combout\ = (\RDM|conteudo\(15) & (\CompSinMag|Add0~16_combout\)) # (!\RDM|conteudo\(15) & ((\RDM|conteudo\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CompSinMag|Add0~16_combout\,
	datab => \RDM|conteudo\(8),
	datad => \RDM|conteudo\(15),
	combout => \CompSinMag|Add0~38_combout\);

-- Location: LCCOMB_X50_Y23_N14
\CompSinMag|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~39_combout\ = (\RDM|conteudo\(15) & (\CompSinMag|Add0~14_combout\)) # (!\RDM|conteudo\(15) & ((\RDM|conteudo\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CompSinMag|Add0~14_combout\,
	datab => \RDM|conteudo\(7),
	datad => \RDM|conteudo\(15),
	combout => \CompSinMag|Add0~39_combout\);

-- Location: LCCOMB_X50_Y23_N4
\CompSinMag|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~40_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~12_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(6),
	datab => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~12_combout\,
	combout => \CompSinMag|Add0~40_combout\);

-- Location: LCCOMB_X50_Y23_N6
\CompSinMag|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~41_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~10_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(5),
	datab => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~10_combout\,
	combout => \CompSinMag|Add0~41_combout\);

-- Location: LCCOMB_X50_Y23_N20
\CompSinMag|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~42_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~8_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(4),
	datab => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~8_combout\,
	combout => \CompSinMag|Add0~42_combout\);

-- Location: LCCOMB_X46_Y23_N4
\CompSinMag|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~43_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~6_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(3),
	datab => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~6_combout\,
	combout => \CompSinMag|Add0~43_combout\);

-- Location: LCCOMB_X46_Y23_N22
\CompSinMag|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~44_combout\ = (\RDM|conteudo\(15) & ((\CompSinMag|Add0~4_combout\))) # (!\RDM|conteudo\(15) & (\RDM|conteudo\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(2),
	datab => \CompSinMag|Add0~4_combout\,
	datad => \RDM|conteudo\(15),
	combout => \CompSinMag|Add0~44_combout\);

-- Location: LCCOMB_X46_Y23_N8
\CompSinMag|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~45_combout\ = (\RDM|conteudo\(15) & (\CompSinMag|Add0~2_combout\)) # (!\RDM|conteudo\(15) & ((\RDM|conteudo\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CompSinMag|Add0~2_combout\,
	datab => \RDM|conteudo\(1),
	datad => \RDM|conteudo\(15),
	combout => \CompSinMag|Add0~45_combout\);

-- Location: LCCOMB_X35_Y24_N28
\B2BCD|r_bin[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|r_bin[0]~0_combout\ = (\UC|writeOUT~0_combout\ & (\RDM|conteudo\(0))) # (!\UC|writeOUT~0_combout\ & ((\B2BCD|r_bin\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RDM|conteudo\(0),
	datac => \B2BCD|r_bin\(0),
	datad => \UC|writeOUT~0_combout\,
	combout => \B2BCD|r_bin[0]~0_combout\);

-- Location: LCCOMB_X35_Y24_N4
\B2BCD|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector34~0_combout\ = (!\B2BCD|estado.s_SHIFT~q\ & \B2BCD|r_bin\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \B2BCD|estado.s_SHIFT~q\,
	datad => \B2BCD|r_bin\(0),
	combout => \B2BCD|Selector34~0_combout\);

-- Location: FF_X35_Y24_N29
\B2BCD|r_bin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|r_bin[0]~0_combout\,
	asdata => \B2BCD|Selector34~0_combout\,
	sload => \B2BCD|estado.s_INATIVO~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(0));

-- Location: FF_X46_Y23_N9
\B2BCD|r_bin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~45_combout\,
	asdata => \B2BCD|r_bin\(0),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(1));

-- Location: FF_X46_Y23_N23
\B2BCD|r_bin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~44_combout\,
	asdata => \B2BCD|r_bin\(1),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(2));

-- Location: FF_X46_Y23_N5
\B2BCD|r_bin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~43_combout\,
	asdata => \B2BCD|r_bin\(2),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(3));

-- Location: FF_X50_Y23_N21
\B2BCD|r_bin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~42_combout\,
	asdata => \B2BCD|r_bin\(3),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(4));

-- Location: FF_X50_Y23_N7
\B2BCD|r_bin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~41_combout\,
	asdata => \B2BCD|r_bin\(4),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(5));

-- Location: FF_X50_Y23_N5
\B2BCD|r_bin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~40_combout\,
	asdata => \B2BCD|r_bin\(5),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(6));

-- Location: FF_X50_Y23_N15
\B2BCD|r_bin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~39_combout\,
	asdata => \B2BCD|r_bin\(6),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(7));

-- Location: FF_X50_Y23_N29
\B2BCD|r_bin[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~38_combout\,
	asdata => \B2BCD|r_bin\(7),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(8));

-- Location: FF_X50_Y23_N31
\B2BCD|r_bin[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~37_combout\,
	asdata => \B2BCD|r_bin\(8),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(9));

-- Location: FF_X50_Y23_N13
\B2BCD|r_bin[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~36_combout\,
	asdata => \B2BCD|r_bin\(9),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(10));

-- Location: FF_X50_Y23_N27
\B2BCD|r_bin[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~35_combout\,
	asdata => \B2BCD|r_bin\(10),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(11));

-- Location: FF_X50_Y23_N9
\B2BCD|r_bin[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~34_combout\,
	asdata => \B2BCD|r_bin\(11),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(12));

-- Location: FF_X50_Y23_N23
\B2BCD|r_bin[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~33_combout\,
	asdata => \B2BCD|r_bin\(12),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(13));

-- Location: FF_X50_Y23_N17
\B2BCD|r_bin[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \CompSinMag|Add0~32_combout\,
	asdata => \B2BCD|r_bin\(13),
	sload => \B2BCD|estado.s_SHIFT~q\,
	ena => \B2BCD|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(14));

-- Location: LCCOMB_X49_Y23_N30
\CompSinMag|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CompSinMag|Add0~30_combout\ = \CompSinMag|Add0~29\ $ (!\RDM|conteudo\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RDM|conteudo\(15),
	cin => \CompSinMag|Add0~29\,
	combout => \CompSinMag|Add0~30_combout\);

-- Location: LCCOMB_X44_Y23_N6
\B2BCD|r_bin[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|r_bin[15]~1_combout\ = (\B2BCD|estado.s_INATIVO~q\ & (\B2BCD|r_bin\(14))) # (!\B2BCD|estado.s_INATIVO~q\ & (((\RDM|conteudo\(15) & \CompSinMag|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bin\(14),
	datab => \B2BCD|estado.s_INATIVO~q\,
	datac => \RDM|conteudo\(15),
	datad => \CompSinMag|Add0~30_combout\,
	combout => \B2BCD|r_bin[15]~1_combout\);

-- Location: LCCOMB_X44_Y23_N20
\B2BCD|r_bin[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|r_bin[15]~2_combout\ = (\B2BCD|Selector19~0_combout\ & ((\B2BCD|r_bin[15]~1_combout\))) # (!\B2BCD|Selector19~0_combout\ & (\B2BCD|r_bin\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Selector19~0_combout\,
	datac => \B2BCD|r_bin\(15),
	datad => \B2BCD|r_bin[15]~1_combout\,
	combout => \B2BCD|r_bin[15]~2_combout\);

-- Location: FF_X44_Y23_N21
\B2BCD|r_bin[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|r_bin[15]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bin\(15));

-- Location: LCCOMB_X37_Y23_N22
\B2BCD|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector57~0_combout\ = (\B2BCD|estado.s_SHIFT~q\ & \B2BCD|r_bin\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \B2BCD|estado.s_SHIFT~q\,
	datad => \B2BCD|r_bin\(15),
	combout => \B2BCD|Selector57~0_combout\);

-- Location: LCCOMB_X37_Y24_N16
\B2BCD|Selector57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector57~3_combout\ = (\B2BCD|Selector57~1_combout\) # ((\B2BCD|Selector57~0_combout\) # ((\B2BCD|r_bcd\(0) & !\B2BCD|Selector57~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|Selector57~1_combout\,
	datab => \B2BCD|Selector57~0_combout\,
	datac => \B2BCD|r_bcd\(0),
	datad => \B2BCD|Selector57~2_combout\,
	combout => \B2BCD|Selector57~3_combout\);

-- Location: FF_X37_Y24_N17
\B2BCD|r_bcd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector57~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(0));

-- Location: LCCOMB_X39_Y24_N0
\B2BCD|Selector56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \B2BCD|Selector56~1_combout\ = (\B2BCD|Selector56~0_combout\) # ((\B2BCD|r_bcd\(0) & (!\B2BCD|estado.s_SOMA~q\ & \B2BCD|estado.s_SHIFT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(0),
	datab => \B2BCD|estado.s_SOMA~q\,
	datac => \B2BCD|Selector56~0_combout\,
	datad => \B2BCD|estado.s_SHIFT~q\,
	combout => \B2BCD|Selector56~1_combout\);

-- Location: FF_X39_Y24_N1
\B2BCD|r_bcd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkBCD~inputclkctrl_outclk\,
	d => \B2BCD|Selector56~1_combout\,
	ena => \B2BCD|Selector57~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \B2BCD|r_bcd\(1));

-- Location: LCCOMB_X39_Y24_N26
\SEG0|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG0|WideOr0~0_combout\ = (\B2BCD|r_bcd\(1) & (((\B2BCD|r_bcd\(3))))) # (!\B2BCD|r_bcd\(1) & (\B2BCD|r_bcd\(2) $ (((!\B2BCD|r_bcd\(3) & \B2BCD|r_bcd\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(1),
	datab => \B2BCD|r_bcd\(2),
	datac => \B2BCD|r_bcd\(3),
	datad => \B2BCD|r_bcd\(0),
	combout => \SEG0|WideOr0~0_combout\);

-- Location: LCCOMB_X39_Y24_N24
\SEG0|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG0|WideOr1~0_combout\ = (\B2BCD|r_bcd\(2) & ((\B2BCD|r_bcd\(3)) # (\B2BCD|r_bcd\(1) $ (\B2BCD|r_bcd\(0))))) # (!\B2BCD|r_bcd\(2) & (\B2BCD|r_bcd\(1) & (\B2BCD|r_bcd\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(1),
	datab => \B2BCD|r_bcd\(2),
	datac => \B2BCD|r_bcd\(3),
	datad => \B2BCD|r_bcd\(0),
	combout => \SEG0|WideOr1~0_combout\);

-- Location: LCCOMB_X39_Y24_N6
\SEG0|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG0|WideOr2~0_combout\ = (\B2BCD|r_bcd\(2) & (((\B2BCD|r_bcd\(3))))) # (!\B2BCD|r_bcd\(2) & (\B2BCD|r_bcd\(1) & ((\B2BCD|r_bcd\(3)) # (!\B2BCD|r_bcd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(1),
	datab => \B2BCD|r_bcd\(2),
	datac => \B2BCD|r_bcd\(3),
	datad => \B2BCD|r_bcd\(0),
	combout => \SEG0|WideOr2~0_combout\);

-- Location: LCCOMB_X39_Y24_N20
\SEG0|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG0|WideOr3~0_combout\ = (\B2BCD|r_bcd\(1) & ((\B2BCD|r_bcd\(3)) # ((\B2BCD|r_bcd\(2) & \B2BCD|r_bcd\(0))))) # (!\B2BCD|r_bcd\(1) & (\B2BCD|r_bcd\(2) $ (((!\B2BCD|r_bcd\(3) & \B2BCD|r_bcd\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(1),
	datab => \B2BCD|r_bcd\(2),
	datac => \B2BCD|r_bcd\(3),
	datad => \B2BCD|r_bcd\(0),
	combout => \SEG0|WideOr3~0_combout\);

-- Location: LCCOMB_X39_Y24_N30
\SEG0|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG0|WideOr4~0_combout\ = (\B2BCD|r_bcd\(0)) # ((\B2BCD|r_bcd\(1) & ((\B2BCD|r_bcd\(3)))) # (!\B2BCD|r_bcd\(1) & (\B2BCD|r_bcd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(1),
	datab => \B2BCD|r_bcd\(2),
	datac => \B2BCD|r_bcd\(3),
	datad => \B2BCD|r_bcd\(0),
	combout => \SEG0|WideOr4~0_combout\);

-- Location: LCCOMB_X39_Y24_N16
\SEG0|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG0|WideOr5~0_combout\ = (\B2BCD|r_bcd\(2) & ((\B2BCD|r_bcd\(3)) # ((\B2BCD|r_bcd\(1) & \B2BCD|r_bcd\(0))))) # (!\B2BCD|r_bcd\(2) & ((\B2BCD|r_bcd\(1)) # ((!\B2BCD|r_bcd\(3) & \B2BCD|r_bcd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(1),
	datab => \B2BCD|r_bcd\(2),
	datac => \B2BCD|r_bcd\(3),
	datad => \B2BCD|r_bcd\(0),
	combout => \SEG0|WideOr5~0_combout\);

-- Location: LCCOMB_X39_Y24_N22
\SEG0|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG0|WideOr6~0_combout\ = (\B2BCD|r_bcd\(1) & (!\B2BCD|r_bcd\(3) & ((!\B2BCD|r_bcd\(0)) # (!\B2BCD|r_bcd\(2))))) # (!\B2BCD|r_bcd\(1) & (\B2BCD|r_bcd\(2) $ ((\B2BCD|r_bcd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(1),
	datab => \B2BCD|r_bcd\(2),
	datac => \B2BCD|r_bcd\(3),
	datad => \B2BCD|r_bcd\(0),
	combout => \SEG0|WideOr6~0_combout\);

-- Location: LCCOMB_X36_Y24_N16
\SEG1|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG1|WideOr0~0_combout\ = (\B2BCD|r_bcd\(5) & (((\B2BCD|r_bcd\(7))))) # (!\B2BCD|r_bcd\(5) & (\B2BCD|r_bcd\(6) $ (((\B2BCD|r_bcd\(4) & !\B2BCD|r_bcd\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(6),
	datab => \B2BCD|r_bcd\(4),
	datac => \B2BCD|r_bcd\(7),
	datad => \B2BCD|r_bcd\(5),
	combout => \SEG1|WideOr0~0_combout\);

-- Location: LCCOMB_X36_Y23_N12
\SEG1|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG1|WideOr1~0_combout\ = (\B2BCD|r_bcd\(6) & ((\B2BCD|r_bcd\(7)) # (\B2BCD|r_bcd\(5) $ (\B2BCD|r_bcd\(4))))) # (!\B2BCD|r_bcd\(6) & (\B2BCD|r_bcd\(5) & ((\B2BCD|r_bcd\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(5),
	datab => \B2BCD|r_bcd\(6),
	datac => \B2BCD|r_bcd\(4),
	datad => \B2BCD|r_bcd\(7),
	combout => \SEG1|WideOr1~0_combout\);

-- Location: LCCOMB_X36_Y24_N22
\SEG1|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG1|WideOr2~0_combout\ = (\B2BCD|r_bcd\(6) & (((\B2BCD|r_bcd\(7))))) # (!\B2BCD|r_bcd\(6) & (\B2BCD|r_bcd\(5) & ((\B2BCD|r_bcd\(7)) # (!\B2BCD|r_bcd\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(6),
	datab => \B2BCD|r_bcd\(4),
	datac => \B2BCD|r_bcd\(7),
	datad => \B2BCD|r_bcd\(5),
	combout => \SEG1|WideOr2~0_combout\);

-- Location: LCCOMB_X37_Y24_N2
\SEG1|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG1|WideOr3~0_combout\ = (\B2BCD|r_bcd\(5) & ((\B2BCD|r_bcd\(7)) # ((\B2BCD|r_bcd\(6) & \B2BCD|r_bcd\(4))))) # (!\B2BCD|r_bcd\(5) & (\B2BCD|r_bcd\(6) $ (((\B2BCD|r_bcd\(4) & !\B2BCD|r_bcd\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(6),
	datab => \B2BCD|r_bcd\(5),
	datac => \B2BCD|r_bcd\(4),
	datad => \B2BCD|r_bcd\(7),
	combout => \SEG1|WideOr3~0_combout\);

-- Location: LCCOMB_X37_Y24_N24
\SEG1|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG1|WideOr4~0_combout\ = (\B2BCD|r_bcd\(4)) # ((\B2BCD|r_bcd\(5) & ((\B2BCD|r_bcd\(7)))) # (!\B2BCD|r_bcd\(5) & (\B2BCD|r_bcd\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(6),
	datab => \B2BCD|r_bcd\(5),
	datac => \B2BCD|r_bcd\(4),
	datad => \B2BCD|r_bcd\(7),
	combout => \SEG1|WideOr4~0_combout\);

-- Location: LCCOMB_X37_Y23_N28
\SEG1|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG1|WideOr5~0_combout\ = (\B2BCD|r_bcd\(4) & ((\B2BCD|r_bcd\(5)) # (\B2BCD|r_bcd\(7) $ (!\B2BCD|r_bcd\(6))))) # (!\B2BCD|r_bcd\(4) & ((\B2BCD|r_bcd\(6) & ((\B2BCD|r_bcd\(7)))) # (!\B2BCD|r_bcd\(6) & (\B2BCD|r_bcd\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(4),
	datab => \B2BCD|r_bcd\(5),
	datac => \B2BCD|r_bcd\(7),
	datad => \B2BCD|r_bcd\(6),
	combout => \SEG1|WideOr5~0_combout\);

-- Location: LCCOMB_X37_Y24_N18
\SEG1|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG1|WideOr6~0_combout\ = (\B2BCD|r_bcd\(6) & (!\B2BCD|r_bcd\(7) & ((!\B2BCD|r_bcd\(4)) # (!\B2BCD|r_bcd\(5))))) # (!\B2BCD|r_bcd\(6) & (\B2BCD|r_bcd\(5) $ (((\B2BCD|r_bcd\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(6),
	datab => \B2BCD|r_bcd\(5),
	datac => \B2BCD|r_bcd\(4),
	datad => \B2BCD|r_bcd\(7),
	combout => \SEG1|WideOr6~0_combout\);

-- Location: LCCOMB_X36_Y24_N12
\SEG2|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG2|WideOr0~0_combout\ = (\B2BCD|r_bcd\(9) & (\B2BCD|r_bcd\(11))) # (!\B2BCD|r_bcd\(9) & (\B2BCD|r_bcd\(10) $ (((!\B2BCD|r_bcd\(11) & \B2BCD|r_bcd\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(11),
	datab => \B2BCD|r_bcd\(9),
	datac => \B2BCD|r_bcd\(8),
	datad => \B2BCD|r_bcd\(10),
	combout => \SEG2|WideOr0~0_combout\);

-- Location: LCCOMB_X36_Y24_N14
\SEG2|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG2|WideOr1~0_combout\ = (\B2BCD|r_bcd\(11) & ((\B2BCD|r_bcd\(9)) # ((\B2BCD|r_bcd\(10))))) # (!\B2BCD|r_bcd\(11) & (\B2BCD|r_bcd\(10) & (\B2BCD|r_bcd\(9) $ (\B2BCD|r_bcd\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(11),
	datab => \B2BCD|r_bcd\(9),
	datac => \B2BCD|r_bcd\(8),
	datad => \B2BCD|r_bcd\(10),
	combout => \SEG2|WideOr1~0_combout\);

-- Location: LCCOMB_X36_Y24_N28
\SEG2|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG2|WideOr2~0_combout\ = (\B2BCD|r_bcd\(10) & (\B2BCD|r_bcd\(11))) # (!\B2BCD|r_bcd\(10) & (\B2BCD|r_bcd\(9) & ((\B2BCD|r_bcd\(11)) # (!\B2BCD|r_bcd\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(11),
	datab => \B2BCD|r_bcd\(9),
	datac => \B2BCD|r_bcd\(8),
	datad => \B2BCD|r_bcd\(10),
	combout => \SEG2|WideOr2~0_combout\);

-- Location: LCCOMB_X36_Y24_N6
\SEG2|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG2|WideOr3~0_combout\ = (\B2BCD|r_bcd\(9) & ((\B2BCD|r_bcd\(11)) # ((\B2BCD|r_bcd\(8) & \B2BCD|r_bcd\(10))))) # (!\B2BCD|r_bcd\(9) & (\B2BCD|r_bcd\(10) $ (((!\B2BCD|r_bcd\(11) & \B2BCD|r_bcd\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(11),
	datab => \B2BCD|r_bcd\(9),
	datac => \B2BCD|r_bcd\(8),
	datad => \B2BCD|r_bcd\(10),
	combout => \SEG2|WideOr3~0_combout\);

-- Location: LCCOMB_X36_Y24_N24
\SEG2|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG2|WideOr4~0_combout\ = (\B2BCD|r_bcd\(8)) # ((\B2BCD|r_bcd\(9) & (\B2BCD|r_bcd\(11))) # (!\B2BCD|r_bcd\(9) & ((\B2BCD|r_bcd\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(11),
	datab => \B2BCD|r_bcd\(9),
	datac => \B2BCD|r_bcd\(8),
	datad => \B2BCD|r_bcd\(10),
	combout => \SEG2|WideOr4~0_combout\);

-- Location: LCCOMB_X36_Y24_N26
\SEG2|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG2|WideOr5~0_combout\ = (\B2BCD|r_bcd\(8) & ((\B2BCD|r_bcd\(9)) # (\B2BCD|r_bcd\(11) $ (!\B2BCD|r_bcd\(10))))) # (!\B2BCD|r_bcd\(8) & ((\B2BCD|r_bcd\(10) & (\B2BCD|r_bcd\(11))) # (!\B2BCD|r_bcd\(10) & ((\B2BCD|r_bcd\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(11),
	datab => \B2BCD|r_bcd\(9),
	datac => \B2BCD|r_bcd\(8),
	datad => \B2BCD|r_bcd\(10),
	combout => \SEG2|WideOr5~0_combout\);

-- Location: LCCOMB_X36_Y24_N20
\SEG2|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG2|WideOr6~0_combout\ = (\B2BCD|r_bcd\(9) & (!\B2BCD|r_bcd\(11) & ((!\B2BCD|r_bcd\(10)) # (!\B2BCD|r_bcd\(8))))) # (!\B2BCD|r_bcd\(9) & (\B2BCD|r_bcd\(11) $ (((\B2BCD|r_bcd\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(11),
	datab => \B2BCD|r_bcd\(9),
	datac => \B2BCD|r_bcd\(8),
	datad => \B2BCD|r_bcd\(10),
	combout => \SEG2|WideOr6~0_combout\);

-- Location: LCCOMB_X40_Y24_N20
\SEG3|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG3|WideOr0~0_combout\ = (\B2BCD|r_bcd\(13) & (\B2BCD|r_bcd\(15))) # (!\B2BCD|r_bcd\(13) & (\B2BCD|r_bcd\(14) $ (((!\B2BCD|r_bcd\(15) & \B2BCD|r_bcd\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(15),
	datab => \B2BCD|r_bcd\(14),
	datac => \B2BCD|r_bcd\(12),
	datad => \B2BCD|r_bcd\(13),
	combout => \SEG3|WideOr0~0_combout\);

-- Location: LCCOMB_X40_Y24_N6
\SEG3|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG3|WideOr1~0_combout\ = (\B2BCD|r_bcd\(15) & ((\B2BCD|r_bcd\(14)) # ((\B2BCD|r_bcd\(13))))) # (!\B2BCD|r_bcd\(15) & (\B2BCD|r_bcd\(14) & (\B2BCD|r_bcd\(12) $ (\B2BCD|r_bcd\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(15),
	datab => \B2BCD|r_bcd\(14),
	datac => \B2BCD|r_bcd\(12),
	datad => \B2BCD|r_bcd\(13),
	combout => \SEG3|WideOr1~0_combout\);

-- Location: LCCOMB_X40_Y24_N28
\SEG3|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG3|WideOr2~0_combout\ = (\B2BCD|r_bcd\(14) & (\B2BCD|r_bcd\(15))) # (!\B2BCD|r_bcd\(14) & (\B2BCD|r_bcd\(13) & ((\B2BCD|r_bcd\(15)) # (!\B2BCD|r_bcd\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(15),
	datab => \B2BCD|r_bcd\(14),
	datac => \B2BCD|r_bcd\(12),
	datad => \B2BCD|r_bcd\(13),
	combout => \SEG3|WideOr2~0_combout\);

-- Location: LCCOMB_X40_Y24_N30
\SEG3|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG3|WideOr3~0_combout\ = (\B2BCD|r_bcd\(13) & ((\B2BCD|r_bcd\(15)) # ((\B2BCD|r_bcd\(14) & \B2BCD|r_bcd\(12))))) # (!\B2BCD|r_bcd\(13) & (\B2BCD|r_bcd\(14) $ (((!\B2BCD|r_bcd\(15) & \B2BCD|r_bcd\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(15),
	datab => \B2BCD|r_bcd\(14),
	datac => \B2BCD|r_bcd\(12),
	datad => \B2BCD|r_bcd\(13),
	combout => \SEG3|WideOr3~0_combout\);

-- Location: LCCOMB_X40_Y24_N16
\SEG3|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG3|WideOr4~0_combout\ = (\B2BCD|r_bcd\(12)) # ((\B2BCD|r_bcd\(13) & (\B2BCD|r_bcd\(15))) # (!\B2BCD|r_bcd\(13) & ((\B2BCD|r_bcd\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(15),
	datab => \B2BCD|r_bcd\(14),
	datac => \B2BCD|r_bcd\(12),
	datad => \B2BCD|r_bcd\(13),
	combout => \SEG3|WideOr4~0_combout\);

-- Location: LCCOMB_X40_Y24_N2
\SEG3|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG3|WideOr5~0_combout\ = (\B2BCD|r_bcd\(14) & ((\B2BCD|r_bcd\(15)) # ((\B2BCD|r_bcd\(12) & \B2BCD|r_bcd\(13))))) # (!\B2BCD|r_bcd\(14) & ((\B2BCD|r_bcd\(13)) # ((!\B2BCD|r_bcd\(15) & \B2BCD|r_bcd\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(15),
	datab => \B2BCD|r_bcd\(14),
	datac => \B2BCD|r_bcd\(12),
	datad => \B2BCD|r_bcd\(13),
	combout => \SEG3|WideOr5~0_combout\);

-- Location: LCCOMB_X40_Y24_N0
\SEG3|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG3|WideOr6~0_combout\ = (\B2BCD|r_bcd\(14) & (!\B2BCD|r_bcd\(15) & ((!\B2BCD|r_bcd\(13)) # (!\B2BCD|r_bcd\(12))))) # (!\B2BCD|r_bcd\(14) & (\B2BCD|r_bcd\(15) $ (((\B2BCD|r_bcd\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(15),
	datab => \B2BCD|r_bcd\(14),
	datac => \B2BCD|r_bcd\(12),
	datad => \B2BCD|r_bcd\(13),
	combout => \SEG3|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y24_N24
\SEG4|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG4|WideOr0~0_combout\ = (\B2BCD|r_bcd\(17) & (\B2BCD|r_bcd\(19))) # (!\B2BCD|r_bcd\(17) & (\B2BCD|r_bcd\(18) $ (((!\B2BCD|r_bcd\(19) & \B2BCD|r_bcd\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(19),
	datab => \B2BCD|r_bcd\(16),
	datac => \B2BCD|r_bcd\(17),
	datad => \B2BCD|r_bcd\(18),
	combout => \SEG4|WideOr0~0_combout\);

-- Location: LCCOMB_X1_Y24_N6
\SEG4|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG4|WideOr1~0_combout\ = (\B2BCD|r_bcd\(19) & (((\B2BCD|r_bcd\(17)) # (\B2BCD|r_bcd\(18))))) # (!\B2BCD|r_bcd\(19) & (\B2BCD|r_bcd\(18) & (\B2BCD|r_bcd\(16) $ (\B2BCD|r_bcd\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(19),
	datab => \B2BCD|r_bcd\(16),
	datac => \B2BCD|r_bcd\(17),
	datad => \B2BCD|r_bcd\(18),
	combout => \SEG4|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y24_N12
\SEG4|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG4|WideOr2~0_combout\ = (\B2BCD|r_bcd\(18) & (\B2BCD|r_bcd\(19))) # (!\B2BCD|r_bcd\(18) & (\B2BCD|r_bcd\(17) & ((\B2BCD|r_bcd\(19)) # (!\B2BCD|r_bcd\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(19),
	datab => \B2BCD|r_bcd\(16),
	datac => \B2BCD|r_bcd\(17),
	datad => \B2BCD|r_bcd\(18),
	combout => \SEG4|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y24_N30
\SEG4|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG4|WideOr3~0_combout\ = (\B2BCD|r_bcd\(17) & ((\B2BCD|r_bcd\(19)) # ((\B2BCD|r_bcd\(16) & \B2BCD|r_bcd\(18))))) # (!\B2BCD|r_bcd\(17) & (\B2BCD|r_bcd\(18) $ (((!\B2BCD|r_bcd\(19) & \B2BCD|r_bcd\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(19),
	datab => \B2BCD|r_bcd\(16),
	datac => \B2BCD|r_bcd\(17),
	datad => \B2BCD|r_bcd\(18),
	combout => \SEG4|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y24_N28
\SEG4|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG4|WideOr4~0_combout\ = (\B2BCD|r_bcd\(16)) # ((\B2BCD|r_bcd\(17) & (\B2BCD|r_bcd\(19))) # (!\B2BCD|r_bcd\(17) & ((\B2BCD|r_bcd\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(19),
	datab => \B2BCD|r_bcd\(16),
	datac => \B2BCD|r_bcd\(17),
	datad => \B2BCD|r_bcd\(18),
	combout => \SEG4|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y24_N10
\SEG4|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG4|WideOr5~0_combout\ = (\B2BCD|r_bcd\(16) & ((\B2BCD|r_bcd\(17)) # (\B2BCD|r_bcd\(19) $ (!\B2BCD|r_bcd\(18))))) # (!\B2BCD|r_bcd\(16) & ((\B2BCD|r_bcd\(18) & (\B2BCD|r_bcd\(19))) # (!\B2BCD|r_bcd\(18) & ((\B2BCD|r_bcd\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(19),
	datab => \B2BCD|r_bcd\(16),
	datac => \B2BCD|r_bcd\(17),
	datad => \B2BCD|r_bcd\(18),
	combout => \SEG4|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y24_N4
\SEG4|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SEG4|WideOr6~0_combout\ = (\B2BCD|r_bcd\(17) & (!\B2BCD|r_bcd\(19) & ((!\B2BCD|r_bcd\(18)) # (!\B2BCD|r_bcd\(16))))) # (!\B2BCD|r_bcd\(17) & (\B2BCD|r_bcd\(19) $ (((\B2BCD|r_bcd\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B2BCD|r_bcd\(19),
	datab => \B2BCD|r_bcd\(16),
	datac => \B2BCD|r_bcd\(17),
	datad => \B2BCD|r_bcd\(18),
	combout => \SEG4|WideOr6~0_combout\);

ww_T0 <= \T0~output_o\;

ww_T1 <= \T1~output_o\;

ww_T2 <= \T2~output_o\;

ww_T3 <= \T3~output_o\;

ww_T4 <= \T4~output_o\;

ww_T5 <= \T5~output_o\;

ww_T6 <= \T6~output_o\;

ww_T7 <= \T7~output_o\;

ww_T8 <= \T8~output_o\;

ww_T9 <= \T9~output_o\;

ww_read <= \read~output_o\;

ww_a0 <= \a0~output_o\;

ww_b0 <= \b0~output_o\;

ww_c0 <= \c0~output_o\;

ww_d0 <= \d0~output_o\;

ww_e0 <= \e0~output_o\;

ww_f0 <= \f0~output_o\;

ww_g0 <= \g0~output_o\;

ww_a1 <= \a1~output_o\;

ww_b1 <= \b1~output_o\;

ww_c1 <= \c1~output_o\;

ww_d1 <= \d1~output_o\;

ww_e1 <= \e1~output_o\;

ww_f1 <= \f1~output_o\;

ww_g1 <= \g1~output_o\;

ww_a2 <= \a2~output_o\;

ww_b2 <= \b2~output_o\;

ww_c2 <= \c2~output_o\;

ww_d2 <= \d2~output_o\;

ww_e2 <= \e2~output_o\;

ww_f2 <= \f2~output_o\;

ww_g2 <= \g2~output_o\;

ww_a3 <= \a3~output_o\;

ww_b3 <= \b3~output_o\;

ww_c3 <= \c3~output_o\;

ww_d3 <= \d3~output_o\;

ww_e3 <= \e3~output_o\;

ww_f3 <= \f3~output_o\;

ww_g3 <= \g3~output_o\;

ww_a4 <= \a4~output_o\;

ww_b4 <= \b4~output_o\;

ww_c4 <= \c4~output_o\;

ww_d4 <= \d4~output_o\;

ww_e4 <= \e4~output_o\;

ww_f4 <= \f4~output_o\;

ww_g4 <= \g4~output_o\;

ww_a5 <= \a5~output_o\;

ww_b5 <= \b5~output_o\;

ww_c5 <= \c5~output_o\;

ww_d5 <= \d5~output_o\;

ww_e5 <= \e5~output_o\;

ww_f5 <= \f5~output_o\;

ww_g5 <= \g5~output_o\;
END structure;


