var designData = { "DesignInfo" : [
{ "Id" : "0" , "Name":"Register Bits", "Data": ["33"] },
{ "Id" : "1" , "Name":"Latch Bits", "Data": ["0"] },
{ "Id" : "2" , "Name":"User-specified Blackboxes", "Data": [] },
{ "Id" : "3" , "Name":"Inferred Blackboxes", "Data": [] },
{ "Id" : "4" , "Name":"Empty Modules", "Data": [] },
{ "Id" : "5" , "Name":"Unresolved Modules", "Data": [] },
{ "Id" : "6" , "Name":"Hierarchical IPs", "Data": [] }]};

var qlcDesignName ="single_port_async_ram";
var qlcVersion ="Version 2021.1 4558100 win64 28-Jan-2021";
var qlcDesignQuality ="100.000000";
