

================================================================
== Vivado HLS Report for 'xfOtsuKernel'
================================================================
* Date:           Wed Mar 18 11:33:56 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 37.203 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1034|     1034| 51.700 us | 51.700 us |  1034|  1034|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HISTOGRAM_NORM_LOOP  |      256|      256|         2|          1|          1|   256|    yes   |
        |- SUM_LOOP             |      256|      256|         2|          1|          1|   256|    yes   |
        |- THRESHOLD_LOOP       |      515|      515|         5|          2|          1|   256|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 2, D = 5, States = { 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 14 13 
13 --> 9 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 18.4>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%HistArray_V = alloca [256 x i33], align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44]   --->   Operation 15 'alloca' 'HistArray_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_1 : Operation 16 [2/2] (18.4ns)   --->   "%call_ret4 = call fastcc { i32, i8 } @Inverse(i16 320, i6 16, i8 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:62]   --->   Operation 16 'call' 'call_ret4' <Predicate = true> <Delay = 18.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [2/2] (18.4ns)   --->   "%call_ret6 = call fastcc { i32, i8 } @Inverse(i16 180, i6 16, i8 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:63]   --->   Operation 17 'call' 'call_ret6' <Predicate = true> <Delay = 18.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 31.6>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %p_hist, [8 x i8]* @p_str153, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%HistArray_V_addr = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44]   --->   Operation 19 'getelementptr' 'HistArray_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.25ns)   --->   "store i33 0, i33* %HistArray_V_addr, align 16" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44]   --->   Operation 20 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_2 : Operation 21 [1/2] (5.02ns)   --->   "%call_ret4 = call fastcc { i32, i8 } @Inverse(i16 320, i6 16, i8 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:62]   --->   Operation 21 'call' 'call_ret4' <Predicate = true> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%wdt = extractvalue { i32, i8 } %call_ret4, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:62]   --->   Operation 22 'extractvalue' 'wdt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shift1 = extractvalue { i32, i8 } %call_ret4, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:62]   --->   Operation 23 'extractvalue' 'shift1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (5.02ns)   --->   "%call_ret6 = call fastcc { i32, i8 } @Inverse(i16 180, i6 16, i8 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:63]   --->   Operation 24 'call' 'call_ret6' <Predicate = true> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%hgt = extractvalue { i32, i8 } %call_ret6, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:63]   --->   Operation 25 'extractvalue' 'hgt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shift2 = extractvalue { i32, i8 } %call_ret6, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:63]   --->   Operation 26 'extractvalue' 'shift2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.55ns)   --->   "%icmp_ln65 = icmp sgt i8 %shift1, 24" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:65]   --->   Operation 27 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i8 %shift1 to i7" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:67]   --->   Operation 28 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln67 = add i7 -24, %trunc_ln67" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:67]   --->   Operation 29 'add' 'add_ln67' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node wdt_3)   --->   "%zext_ln67 = zext i7 %add_ln67 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:67]   --->   Operation 30 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node wdt_3)   --->   "%wdt_1 = lshr i32 %wdt, %zext_ln67" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:67]   --->   Operation 31 'lshr' 'wdt_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %shift1, i32 1, i32 7)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 32 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_1, i1 false)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 33 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.55ns)   --->   "%icmp_ln70 = icmp eq i8 %and_ln, %shift1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 34 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%sub_ln72 = sub i8 24, %shift1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:72]   --->   Operation 35 'sub' 'sub_ln72' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node wdt_3)   --->   "%zext_ln72 = zext i8 %sub_ln72 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:72]   --->   Operation 36 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node wdt_3)   --->   "%wdt_2 = shl i32 %wdt, %zext_ln72" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:72]   --->   Operation 37 'shl' 'wdt_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln70)   --->   "%xor_ln65 = xor i1 %icmp_ln65, true" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:65]   --->   Operation 38 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln70 = and i1 %icmp_ln70, %xor_ln65" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 39 'and' 'and_ln70' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (4.42ns) (out node of the LUT)   --->   "%wdt_3 = select i1 %icmp_ln65, i32 %wdt_1, i32 %wdt_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:65]   --->   Operation 40 'select' 'wdt_3' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.69ns) (out node of the LUT)   --->   "%wdt_4 = select i1 %and_ln70, i32 %wdt, i32 %wdt_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 41 'select' 'wdt_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln75 = icmp sgt i8 %shift2, 24" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:75]   --->   Operation 42 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i8 %shift2 to i7" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:77]   --->   Operation 43 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.87ns)   --->   "%add_ln77 = add i7 -24, %trunc_ln77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:77]   --->   Operation 44 'add' 'add_ln77' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node hgt_3)   --->   "%zext_ln77 = zext i7 %add_ln77 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:77]   --->   Operation 45 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node hgt_3)   --->   "%hgt_1 = lshr i32 %hgt, %zext_ln77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:77]   --->   Operation 46 'lshr' 'hgt_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %shift2, i32 1, i32 7)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 47 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%and_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_2, i1 false)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 48 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.55ns)   --->   "%icmp_ln80 = icmp eq i8 %and_ln1, %shift2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 49 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.91ns)   --->   "%sub_ln82 = sub i8 24, %shift2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:82]   --->   Operation 50 'sub' 'sub_ln82' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node hgt_3)   --->   "%zext_ln82 = zext i8 %sub_ln82 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:82]   --->   Operation 51 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node hgt_3)   --->   "%hgt_2 = shl i32 %hgt, %zext_ln82" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:82]   --->   Operation 52 'shl' 'hgt_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%xor_ln75 = xor i1 %icmp_ln75, true" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:75]   --->   Operation 53 'xor' 'xor_ln75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %icmp_ln80, %xor_ln75" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 54 'and' 'and_ln80' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (4.42ns) (out node of the LUT)   --->   "%hgt_3 = select i1 %icmp_ln75, i32 %hgt_1, i32 %hgt_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:75]   --->   Operation 55 'select' 'hgt_3' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.69ns) (out node of the LUT)   --->   "%hgt_4 = select i1 %and_ln80, i32 %hgt, i32 %hgt_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 56 'select' 'hgt_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.99ns)   --->   "%select_ln70 = select i1 %and_ln70, i7 %tmp_1, i7 12" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:70]   --->   Operation 57 'select' 'select_ln70' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.99ns)   --->   "%select_ln80 = select i1 %and_ln80, i7 %tmp_2, i7 12" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80]   --->   Operation 58 'select' 'select_ln80' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln88)   --->   "%shl_ln88 = shl i32 %wdt_4, 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 59 'shl' 'shl_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln88)   --->   "%shl_ln88_1 = shl i32 %wdt_4, 6" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 60 'shl' 'shl_ln88_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln88 = add i32 %shl_ln88, %shl_ln88_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 61 'add' 'add_ln88' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i7 %select_ln70 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 62 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln88_1 = sext i7 %select_ln70 to i8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 63 'sext' 'sext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (4.42ns)   --->   "%lshr_ln88 = lshr i32 %add_ln88, %sext_ln88" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:88]   --->   Operation 64 'lshr' 'lshr_ln88' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (8.51ns)   --->   "%mul_ln89 = mul i32 180, %hgt_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89]   --->   Operation 65 'mul' 'mul_ln89' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i7 %select_ln80 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89]   --->   Operation 66 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i7 %select_ln80 to i9" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89]   --->   Operation 67 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln89_2 = sext i7 %select_ln80 to i8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89]   --->   Operation 68 'sext' 'sext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (4.42ns)   --->   "%lshr_ln89 = lshr i32 %mul_ln89, %sext_ln89" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89]   --->   Operation 69 'lshr' 'lshr_ln89' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %lshr_ln88 to i25" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:90]   --->   Operation 70 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = trunc i32 %lshr_ln89 to i25" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:90]   --->   Operation 71 'trunc' 'trunc_ln209_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (6.65ns)   --->   "%total_V = mul i25 %trunc_ln209_1, %trunc_ln209" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:90]   --->   Operation 72 'mul' 'total_V' <Predicate = true> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1500 = zext i32 %wdt_4 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 73 'zext' 'zext_ln1500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %select_ln70, i32 6)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 74 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i32 %sext_ln88 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 75 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%rhs_V = zext i32 %hgt_4 to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 76 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %select_ln80, i32 6)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 77 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1500_1 = zext i32 %sext_ln89 to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 78 'zext' 'zext_ln1500_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.87ns)   --->   "%sub_ln1500 = sub i8 0, %sext_ln89_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 79 'sub' 'sub_ln1500' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1500 = sext i8 %sub_ln1500 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 80 'sext' 'sext_ln1500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1500_2 = zext i32 %sext_ln1500 to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 81 'zext' 'zext_ln1500_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.87ns)   --->   "%sub_ln1500_1 = sub i8 0, %sext_ln88_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 82 'sub' 'sub_ln1500_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1500_1 = sext i8 %sub_ln1500_1 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 83 'sext' 'sext_ln1500_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1500_3 = zext i32 %sext_ln1500_1 to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 84 'zext' 'zext_ln1500_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %_ifconv ], [ %i, %HISTOGRAM_NORM_LOOP ]"   --->   Operation 86 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.66ns)   --->   "%icmp_ln93 = icmp eq i9 %i_0, -256" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93]   --->   Operation 87 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 88 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93]   --->   Operation 89 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %.preheader508.preheader, label %HISTOGRAM_NORM_LOOP" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %i_0 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96]   --->   Operation 91 'zext' 'zext_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_hist_addr = getelementptr [256 x i32]* %p_hist, i64 0, i64 %zext_ln96" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96]   --->   Operation 92 'getelementptr' 'p_hist_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%p_hist_load = load volatile i32* %p_hist_addr, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96]   --->   Operation 93 'load' 'p_hist_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 34.5>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str154) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:94]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str154)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:94]   --->   Operation 95 'specregionbegin' 'tmp' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:95]   --->   Operation 96 'specpipeline' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%p_hist_load = load volatile i32* %p_hist_addr, align 4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96]   --->   Operation 97 'load' 'p_hist_load' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i32 %p_hist_load to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 98 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (8.51ns)   --->   "%ret_V = mul i64 %zext_ln1500, %zext_ln215_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 99 'mul' 'ret_V' <Predicate = (!icmp_ln93)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V)   --->   "%zext_ln1352 = zext i64 %ret_V to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 100 'zext' 'zext_ln1352' <Predicate = (!icmp_ln93 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V)   --->   "%lshr_ln1500 = lshr i64 %ret_V, %zext_ln215" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 101 'lshr' 'lshr_ln1500' <Predicate = (!icmp_ln93 & !tmp_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V)   --->   "%shl_ln1500 = shl i77 %zext_ln1352, %zext_ln1500_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 102 'shl' 'shl_ln1500' <Predicate = (!icmp_ln93 & tmp_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V)   --->   "%trunc_ln1500 = trunc i64 %lshr_ln1500 to i45" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 103 'trunc' 'trunc_ln1500' <Predicate = (!icmp_ln93 & !tmp_3)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp2_V)   --->   "%trunc_ln1500_1 = trunc i77 %shl_ln1500 to i45" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 104 'trunc' 'trunc_ln1500_1' <Predicate = (!icmp_ln93 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (4.59ns) (out node of the LUT)   --->   "%tmp2_V = select i1 %tmp_3, i45 %trunc_ln1500_1, i45 %trunc_ln1500" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97]   --->   Operation 105 'select' 'tmp2_V' <Predicate = (!icmp_ln93)> <Delay = 4.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%lhs_V = zext i45 %tmp2_V to i77" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 106 'zext' 'lhs_V' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (10.2ns)   --->   "%ret_V_1 = mul i77 %rhs_V, %lhs_V" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 107 'mul' 'ret_V_1' <Predicate = (!icmp_ln93)> <Delay = 10.2> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln1500)   --->   "%lshr_ln1500_1 = lshr i77 %ret_V_1, %zext_ln1500_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 108 'lshr' 'lshr_ln1500_1' <Predicate = (!icmp_ln93 & !tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln1500)   --->   "%shl_ln1500_1 = shl i77 %ret_V_1, %zext_ln1500_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 109 'shl' 'shl_ln1500_1' <Predicate = (!icmp_ln93 & tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln1500)   --->   "%trunc_ln1500_2 = trunc i77 %shl_ln1500_1 to i33" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 110 'trunc' 'trunc_ln1500_2' <Predicate = (!icmp_ln93 & tmp_4)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln1500)   --->   "%trunc_ln1500_3 = trunc i77 %lshr_ln1500_1 to i33" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 111 'trunc' 'trunc_ln1500_3' <Predicate = (!icmp_ln93 & !tmp_4)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (4.64ns) (out node of the LUT)   --->   "%select_ln1500 = select i1 %tmp_4, i33 %trunc_ln1500_2, i33 %trunc_ln1500_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 112 'select' 'select_ln1500' <Predicate = (!icmp_ln93)> <Delay = 4.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%HistArray_V_addr_1 = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 %zext_ln96" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 113 'getelementptr' 'HistArray_V_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (3.25ns)   --->   "store i33 %select_ln1500, i33* %HistArray_V_addr_1, align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98]   --->   Operation 114 'store' <Predicate = (!icmp_ln93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str154, i32 %tmp)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:99]   --->   Operation 115 'specregionend' 'empty' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93]   --->   Operation 116 'br' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 117 [1/1] (1.76ns)   --->   "br label %.preheader508" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101]   --->   Operation 117 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i32 [ %sum, %SUM_LOOP ], [ 0, %.preheader508.preheader ]"   --->   Operation 118 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%i_op_assign = phi i9 [ %i_1, %SUM_LOOP ], [ 0, %.preheader508.preheader ]"   --->   Operation 119 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.66ns)   --->   "%icmp_ln101 = icmp eq i9 %i_op_assign, -256" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101]   --->   Operation 120 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 121 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.82ns)   --->   "%i_1 = add i9 %i_op_assign, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101]   --->   Operation 122 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %.preheader, label %SUM_LOOP" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i9 %i_op_assign to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 124 'zext' 'zext_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%HistArray_V_addr_2 = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 %zext_ln104" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 125 'getelementptr' 'HistArray_V_addr_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%HistArray_V_load = load i33* %HistArray_V_addr_2, align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 126 'load' 'HistArray_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>

State 7 <SV = 5> <Delay = 14.3>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str155) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:102]   --->   Operation 127 'specloopname' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str155)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:102]   --->   Operation 128 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:103]   --->   Operation 129 'specpipeline' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i9 %i_op_assign to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 130 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 131 [1/2] (3.25ns)   --->   "%HistArray_V_load = load i33* %HistArray_V_addr_2, align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 131 'load' 'HistArray_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i33 %HistArray_V_load to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 132 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (8.51ns)   --->   "%mul_ln104 = mul i32 %trunc_ln104, %zext_ln104_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 133 'mul' 'mul_ln104' <Predicate = (!icmp_ln101)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (2.55ns)   --->   "%sum = add i32 %mul_ln104, %i_op_assign_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104]   --->   Operation 134 'add' 'sum' <Predicate = (!icmp_ln101)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str155, i32 %tmp_8)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:105]   --->   Operation 135 'specregionend' 'empty_84' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader508" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101]   --->   Operation 136 'br' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.78>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%varMax_0 = alloca i64"   --->   Operation 137 'alloca' 'varMax_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%i_op_assign_4 = alloca i64"   --->   Operation 138 'alloca' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%thresh_write_assign = alloca i8"   --->   Operation 139 'alloca' 'thresh_write_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%n2_1 = alloca i8"   --->   Operation 140 'alloca' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%n1_1 = alloca i8"   --->   Operation 141 'alloca' 'n1_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (1.87ns)   --->   "%add_ln115 = add i8 %sext_ln89_2, %sext_ln88_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:115]   --->   Operation 142 'add' 'add_ln115' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i8 %add_ln115 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:115]   --->   Operation 143 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i25 %total_V to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:121]   --->   Operation 144 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i32 %sext_ln115 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:121]   --->   Operation 145 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %i_op_assign_1 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:123]   --->   Operation 146 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (1.87ns)   --->   "%add_ln127 = add i8 %sext_ln88_1, 10" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 147 'add' 'add_ln127' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i8 %add_ln127 to i9" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 148 'sext' 'sext_ln127' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.91ns)   --->   "%add_ln127_1 = add i9 %sext_ln127, %sext_ln89_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 149 'add' 'add_ln127_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i9 %add_ln127_1 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 150 'sext' 'sext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i32 %sext_ln127_1 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 151 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (1.76ns)   --->   "store i8 0, i8* %thresh_write_assign" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 152 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 153 [1/1] (1.76ns)   --->   "store i64 0, i64* %i_op_assign_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 153 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 154 [1/1] (1.76ns)   --->   "store i64 0, i64* %varMax_0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 154 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 155 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 155 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i32 [ 0, %.preheader ], [ %wB, %THRESHOLD_LOOP_end ]"   --->   Operation 156 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i9 [ 0, %.preheader ], [ %i_2, %THRESHOLD_LOOP_end ]"   --->   Operation 157 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (1.66ns)   --->   "%icmp_ln108 = icmp eq i9 %i_op_assign_3, -256" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 158 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (1.82ns)   --->   "%i_2 = add i9 %i_op_assign_3, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 159 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %.loopexit, label %THRESHOLD_LOOP_begin" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i9 %i_op_assign_3 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 161 'zext' 'zext_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%HistArray_V_addr_3 = getelementptr [256 x i33]* %HistArray_V, i64 0, i64 %zext_ln112" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 162 'getelementptr' 'HistArray_V_addr_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_9 : Operation 163 [2/2] (3.25ns)   --->   "%HistArray_V_load_1 = load i33* %HistArray_V_addr_3, align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 163 'load' 'HistArray_V_load_1' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>

State 10 <SV = 7> <Delay = 37.2>
ST_10 : Operation 164 [1/2] (3.25ns)   --->   "%HistArray_V_load_1 = load i33* %HistArray_V_addr_3, align 8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 164 'load' 'HistArray_V_load_1' <Predicate = (!icmp_ln108)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 256> <RAM>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i33 %HistArray_V_load_1 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 165 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = trunc i33 %HistArray_V_load_1 to i25" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 166 'trunc' 'trunc_ln112_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln112_2 = trunc i32 %i_op_assign_2 to i25" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 167 'trunc' 'trunc_ln112_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (2.55ns)   --->   "%wB = add i32 %trunc_ln112, %i_op_assign_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 168 'add' 'wB' <Predicate = (!icmp_ln108)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (2.34ns)   --->   "%add_ln112_1 = add i25 %trunc_ln112_2, %trunc_ln112_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112]   --->   Operation 169 'add' 'add_ln112_1' <Predicate = (!icmp_ln108)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (2.47ns)   --->   "%icmp_ln113 = icmp eq i32 %wB, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:113]   --->   Operation 170 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln108)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln115)   --->   "%lshr_ln115 = lshr i32 %wB, %sext_ln115" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:115]   --->   Operation 171 'lshr' 'lshr_ln115' <Predicate = (!icmp_ln108 & !icmp_ln113)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln115 = icmp eq i32 %lshr_ln115, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:115]   --->   Operation 172 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln108 & !icmp_ln113)> <Delay = 4.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %.loopexit, label %3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:115]   --->   Operation 173 'br' <Predicate = (!icmp_ln108 & !icmp_ln113)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%i_op_assign_4_load = load i64* %i_op_assign_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 174 'load' 'i_op_assign_4_load' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i33 %HistArray_V_load_1 to i42" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 175 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i9 %i_op_assign_3 to i42" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 176 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (8.50ns)   --->   "%ret_V_2 = mul i42 %zext_ln215_5, %zext_ln215_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 177 'mul' 'ret_V_2' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i42 %ret_V_2 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 178 'zext' 'zext_ln544' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (3.52ns)   --->   "%sumB = add i64 %zext_ln544, %i_op_assign_4_load" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118]   --->   Operation 179 'add' 'sumB' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (12.3ns)   --->   "%mul_ln121 = mul i64 %zext_ln121, %sumB" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:121]   --->   Operation 180 'mul' 'mul_ln121' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node d)   --->   "%a1 = lshr i64 %mul_ln121, %zext_ln121_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:121]   --->   Operation 181 'lshr' 'a1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i32 %wB to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:123]   --->   Operation 182 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (8.51ns)   --->   "%mul_ln123 = mul nsw i64 %zext_ln123, %zext_ln123_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:123]   --->   Operation 183 'mul' 'mul_ln123' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node d)   --->   "%c1 = lshr i64 %mul_ln123, %zext_ln121_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:123]   --->   Operation 184 'lshr' 'c1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (4.59ns) (out node of the LUT)   --->   "%d = sub nsw i64 %a1, %c1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:124]   --->   Operation 185 'sub' 'd' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 4.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %d, i32 63)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:125]   --->   Operation 186 'bitselect' 'tmp_5' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (3.52ns)   --->   "%sub_ln125 = sub nsw i64 0, %d" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:125]   --->   Operation 187 'sub' 'sub_ln125' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (1.48ns)   --->   "%d_1 = select i1 %tmp_5, i64 %sub_ln125, i64 %d" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:125]   --->   Operation 188 'select' 'd_1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%max_val = trunc i9 %i_op_assign_3 to i8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:141]   --->   Operation 189 'trunc' 'max_val' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.76ns)   --->   "store i64 %sumB, i64* %i_op_assign_4" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 190 'store' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 1.76>

State 11 <SV = 8> <Delay = 18.4>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%n1_1_load = load i8* %n1_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132]   --->   Operation 191 'load' 'n1_1_load' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (2.34ns)   --->   "%wF = sub i25 %total_V, %add_ln112_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:117]   --->   Operation 192 'sub' 'wF' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (12.3ns)   --->   "%mul_ln127 = mul nsw i64 %d_1, %d_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 193 'mul' 'mul_ln127' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (4.59ns)   --->   "%ashr_ln127 = ashr i64 %mul_ln127, %zext_ln127" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 194 'ashr' 'ashr_ln127' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%res = trunc i64 %ashr_ln127 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127]   --->   Operation 195 'trunc' 'res' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%x_inv1 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln112_1, i32 9, i32 24)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:129]   --->   Operation 196 'partselect' 'x_inv1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%x_inv2 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %wF, i32 9, i32 24)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:130]   --->   Operation 197 'partselect' 'x_inv2' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 198 [2/2] (18.4ns)   --->   "%call_ret8 = call fastcc { i32, i8 } @Inverse(i16 %x_inv1, i6 0, i8 %n1_1_load)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132]   --->   Operation 198 'call' 'call_ret8' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 18.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 18.4>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str156) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:109]   --->   Operation 199 'specloopname' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str156)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:109]   --->   Operation 200 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 256, i32 256, i32 256, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:110]   --->   Operation 201 'speclooptripcount' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:111]   --->   Operation 202 'specpipeline' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %THRESHOLD_LOOP_end, label %2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:113]   --->   Operation 203 'br' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%n2_1_load = load i8* %n2_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133]   --->   Operation 204 'load' 'n2_1_load' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_12 : Operation 205 [1/2] (5.02ns)   --->   "%call_ret8 = call fastcc { i32, i8 } @Inverse(i16 %x_inv1, i6 0, i8 %n1_1_load)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132]   --->   Operation 205 'call' 'call_ret8' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%val1 = extractvalue { i32, i8 } %call_ret8, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132]   --->   Operation 206 'extractvalue' 'val1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%n1 = extractvalue { i32, i8 } %call_ret8, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132]   --->   Operation 207 'extractvalue' 'n1' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_12 : Operation 208 [2/2] (18.4ns)   --->   "%call_ret = call fastcc { i32, i8 } @Inverse(i16 %x_inv2, i6 0, i8 %n2_1_load)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133]   --->   Operation 208 'call' 'call_ret' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 18.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "store i8 %n1, i8* %n1_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 209 'store' <Predicate = (!icmp_ln108 & !icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str156, i32 %tmp_9)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:145]   --->   Operation 210 'specregionend' 'empty_85' <Predicate = (!icmp_ln108 & !icmp_ln115) | (!icmp_ln108 & icmp_ln113)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108]   --->   Operation 211 'br' <Predicate = (!icmp_ln108 & !icmp_ln115) | (!icmp_ln108 & icmp_ln113)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 36.0>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%varMax_0_load = load i64* %varMax_0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138]   --->   Operation 212 'load' 'varMax_0_load' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%thresh_write_assign_s = load i8* %thresh_write_assign" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138]   --->   Operation 213 'load' 'thresh_write_assign_s' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 214 [1/2] (5.02ns)   --->   "%call_ret = call fastcc { i32, i8 } @Inverse(i16 %x_inv2, i6 0, i8 %n2_1_load)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133]   --->   Operation 214 'call' 'call_ret' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%val2 = extractvalue { i32, i8 } %call_ret, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133]   --->   Operation 215 'extractvalue' 'val2' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%n2 = extractvalue { i32, i8 } %call_ret, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133]   --->   Operation 216 'extractvalue' 'n2' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i32 %res to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 217 'zext' 'zext_ln135' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i32 %val1 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 218 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (8.51ns)   --->   "%mul_ln135 = mul i64 %zext_ln135, %zext_ln135_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 219 'mul' 'mul_ln135' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i8 %n1 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 220 'sext' 'sext_ln135' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i32 %sext_ln135 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 221 'zext' 'zext_ln135_2' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (4.59ns)   --->   "%maxtmp = lshr i64 %mul_ln135, %zext_ln135_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135]   --->   Operation 222 'lshr' 'maxtmp' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i32 %val2 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136]   --->   Operation 223 'zext' 'zext_ln136' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (12.3ns)   --->   "%mul_ln136 = mul i64 %zext_ln136, %maxtmp" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136]   --->   Operation 224 'mul' 'mul_ln136' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i8 %n2 to i32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136]   --->   Operation 225 'sext' 'sext_ln136' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i32 %sext_ln136 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136]   --->   Operation 226 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (4.59ns)   --->   "%varMax = lshr i64 %mul_ln136, %zext_ln136_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136]   --->   Operation 227 'lshr' 'varMax' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (2.77ns)   --->   "%icmp_ln138 = icmp ugt i64 %varMax, %varMax_0_load" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138]   --->   Operation 228 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [1/1] (1.24ns)   --->   "%select_ln138 = select i1 %icmp_ln138, i8 %max_val, i8 %thresh_write_assign_s" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138]   --->   Operation 229 'select' 'select_ln138' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (1.48ns)   --->   "%select_ln138_1 = select i1 %icmp_ln138, i64 %varMax, i64 %varMax_0_load" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138]   --->   Operation 230 'select' 'select_ln138_1' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "store i8 %n2, i8* %n2_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 231 'store' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (1.76ns)   --->   "store i8 %select_ln138, i8* %thresh_write_assign" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 232 'store' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 1.76>
ST_13 : Operation 233 [1/1] (1.76ns)   --->   "store i64 %select_ln138_1, i64* %varMax_0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 233 'store' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 1.76>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "br label %THRESHOLD_LOOP_end" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144]   --->   Operation 234 'br' <Predicate = (!icmp_ln113 & !icmp_ln115)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%thresh_write_assign_1 = load i8* %thresh_write_assign" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:148]   --->   Operation 235 'load' 'thresh_write_assign_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "ret i8 %thresh_write_assign_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:148]   --->   Operation 236 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 18.5ns
The critical path consists of the following:
	'call' operation ('call_ret4', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:62) to 'Inverse' [8]  (18.5 ns)

 <State 2>: 31.6ns
The critical path consists of the following:
	'call' operation ('call_ret6', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:63) to 'Inverse' [11]  (5.02 ns)
	'sub' operation ('sub_ln82', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:82) [37]  (1.92 ns)
	'shl' operation ('hgt', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:82) [39]  (0 ns)
	'select' operation ('hgt', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:75) [42]  (4.42 ns)
	'select' operation ('hgt', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:80) [43]  (0.698 ns)
	'mul' operation ('mul_ln89', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89) [52]  (8.51 ns)
	'lshr' operation ('val', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:89) [56]  (4.42 ns)
	'mul' operation ('total.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:90) [59]  (6.65 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:93) [74]  (0 ns)
	'getelementptr' operation ('p_hist_addr', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96) [84]  (0 ns)
	'load' operation ('val', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96) on array 'p_hist' [85]  (3.25 ns)

 <State 4>: 34.5ns
The critical path consists of the following:
	'load' operation ('val', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:96) on array 'p_hist' [85]  (3.25 ns)
	'mul' operation ('ret.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97) [87]  (8.51 ns)
	'shl' operation ('shl_ln1500', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97) [90]  (0 ns)
	'select' operation ('tmp2.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:97) [93]  (4.59 ns)
	'mul' operation ('ret.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98) [95]  (10.3 ns)
	'shl' operation ('shl_ln1500_1', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98) [97]  (0 ns)
	'select' operation ('select_ln1500', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98) [100]  (4.64 ns)
	'store' operation ('store_ln98', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98) of variable 'select_ln1500', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:98 on array 'HistArray.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44 [102]  (3.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('sum', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104) [108]  (1.77 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:101) [109]  (0 ns)
	'getelementptr' operation ('HistArray_V_addr_2', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104) [120]  (0 ns)
	'load' operation ('HistArray_V_load', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104) on array 'HistArray.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44 [121]  (3.25 ns)

 <State 7>: 14.3ns
The critical path consists of the following:
	'load' operation ('HistArray_V_load', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104) on array 'HistArray.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44 [121]  (3.25 ns)
	'mul' operation ('mul_ln104', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104) [123]  (8.51 ns)
	'add' operation ('sum', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:104) [124]  (2.55 ns)

 <State 8>: 3.79ns
The critical path consists of the following:
	'add' operation ('add_ln127', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127) [138]  (1.87 ns)
	'add' operation ('add_ln127_1', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:127) [140]  (1.92 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:108) [149]  (0 ns)
	'getelementptr' operation ('HistArray_V_addr_3', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112) [159]  (0 ns)
	'load' operation ('HistArray_V_load_1', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112) on array 'HistArray.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44 [160]  (3.25 ns)

 <State 10>: 37.2ns
The critical path consists of the following:
	'load' operation ('HistArray_V_load_1', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:112) on array 'HistArray.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:44 [160]  (3.25 ns)
	'mul' operation ('ret.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118) [181]  (8.5 ns)
	'add' operation ('sumB', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:118) [183]  (3.52 ns)
	'mul' operation ('mul_ln121', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:121) [184]  (12.3 ns)
	'lshr' operation ('a1', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:121) [185]  (0 ns)
	'sub' operation ('d', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:124) [189]  (4.59 ns)
	'sub' operation ('sub_ln125', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:125) [191]  (3.52 ns)
	'select' operation ('d', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:125) [192]  (1.48 ns)

 <State 11>: 18.5ns
The critical path consists of the following:
	'load' operation ('n1_1_load', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132) on local variable 'n1' [177]  (0 ns)
	'call' operation ('call_ret8', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:132) to 'Inverse' [198]  (18.5 ns)

 <State 12>: 18.5ns
The critical path consists of the following:
	'load' operation ('n2_1_load', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133) on local variable 'n2' [176]  (0 ns)
	'call' operation ('call_ret', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:133) to 'Inverse' [201]  (18.5 ns)

 <State 13>: 36.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln135', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135) [206]  (8.51 ns)
	'lshr' operation ('maxtmp', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:135) [209]  (4.59 ns)
	'mul' operation ('mul_ln136', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136) [211]  (12.3 ns)
	'lshr' operation ('varMax', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:136) [214]  (4.59 ns)
	'icmp' operation ('icmp_ln138', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138) [215]  (2.78 ns)
	'select' operation ('select_ln138_1', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138) [218]  (1.48 ns)
	'store' operation ('store_ln144', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:144) of variable 'select_ln138_1', D:/Xilinx/xfopencv-master/include\imgproc/xf_otsuthreshold.hpp:138 on local variable 'varMax_0' [223]  (1.77 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
