module top_module (
    input clk,
    input a,
    output [3:0] q );
    always @(posedge clk) begin
        if(a)
            q<=4'd4;
        else if (q>4'd5)
            q<=0;
        else
            q<=q+1;
    end
endmodule
