                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:lda     |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    8:lda     |   4:lda     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:   12:bsr     |   8:lda     |   4:lda     |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
    3:   16:lda     |  12:bsr     |   8:lda     |   4:lda     |   0:-       BUS_LOAD  MEM[8] accepted 1
    4:   20:stq     |  16:lda     |  12:bsr     |   8:lda     |   4:lda     r30=4096  BUS_LOAD  MEM[16] accepted 1
    5:   24:halt    |  20:stq     |  16:lda     |  12:bsr     |   8:lda     r16=14  BUS_LOAD  MEM[16] accepted 1
    6:   28:beq     |   0:-       |   0:-       |   0:-       |  12:bsr     r26=12  BUS_LOAD  MEM[24] accepted 1
    7:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
    8:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
    9:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
   10:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
   11:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
   12:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
   13:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=4064  BUS_STORE MEM[4088] = 12 accepted 1
   14:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[4064] = 14 accepted 1
   15:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
   16:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=13  BUS_LOAD  MEM[56] accepted 1
   17:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
   18:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
   19:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
   20:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
   21:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   22:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
   23:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
   24:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
   25:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
   26:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=4032  BUS_STORE MEM[4056] = 56 accepted 1
   27:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[4032] = 13 accepted 1
   28:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
   29:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=12  BUS_LOAD  MEM[56] accepted 1
   30:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
   31:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
   32:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
   33:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
   34:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   35:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
   36:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
   37:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
   38:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
   39:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=4000  BUS_STORE MEM[4024] = 56 accepted 1
   40:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[4000] = 12 accepted 1
   41:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
   42:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=11  BUS_LOAD  MEM[56] accepted 1
   43:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
   44:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
   45:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
   46:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
   47:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   48:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
   49:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
   50:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
   51:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
   52:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3968  BUS_STORE MEM[3992] = 56 accepted 1
   53:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3968] = 11 accepted 1
   54:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
   55:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=10  BUS_LOAD  MEM[56] accepted 1
   56:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
   57:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
   58:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
   59:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
   60:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   61:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
   62:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
   63:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
   64:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
   65:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 56 accepted 1
   66:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 10 accepted 1
   67:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
   68:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=9  BUS_LOAD  MEM[56] accepted 1
   69:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
   70:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
   71:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
   72:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
   73:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   74:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
   75:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
   76:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
   77:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
   78:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
   79:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 9 accepted 1
   80:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
   81:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=8  BUS_LOAD  MEM[56] accepted 1
   82:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
   83:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
   84:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
   85:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
   86:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   87:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
   88:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
   89:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
   90:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
   91:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
   92:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 8 accepted 1
   93:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
   94:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
   95:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
   96:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
   97:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
   98:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
   99:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  100:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  101:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  102:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  103:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  104:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
  105:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 7 accepted 1
  106:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  107:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
  108:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  109:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  110:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  111:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  112:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  113:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  114:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  115:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  116:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  117:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
  118:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 6 accepted 1
  119:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  120:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
  121:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  122:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  123:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  124:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  125:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  126:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  127:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  128:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  129:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  130:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
  131:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 5 accepted 1
  132:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  133:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
  134:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  135:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  136:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  137:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  138:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  139:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  140:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  141:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  142:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  143:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
  144:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 4 accepted 1
  145:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  146:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
  147:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  148:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  149:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  150:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  151:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  152:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  153:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  154:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  155:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  156:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
  157:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 3 accepted 1
  158:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  159:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
  160:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  161:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  162:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  163:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  164:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  165:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  166:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  167:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  168:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  169:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3680  BUS_STORE MEM[3704] = 56 accepted 1
  170:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3680] = 2 accepted 1
  171:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  172:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
  173:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  174:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  175:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  176:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  177:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  178:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  179:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  180:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  181:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  182:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  183:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  184:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  185:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  186:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
  187:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  188:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  189:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3688] = 1 accepted 1
  190:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3680] accepted 1
  191:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
  192:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  193:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
  194:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  195:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  196:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  197:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  198:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  199:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
  200:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  201:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  202:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  203:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  204:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  205:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  206:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  207:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3688] accepted 1
  208:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
  209:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  210:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
  211:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3704] accepted 1
  212:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  213:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3712  BUS_LOAD  MEM[96] accepted 1
  214:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  215:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  216:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  217:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 2 accepted 1
  218:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
  219:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
  220:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  221:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
  222:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  223:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  224:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  225:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  226:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  227:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  228:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  229:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  230:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  231:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  232:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  233:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  234:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  235:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  236:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  237:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
  238:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
  239:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  240:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
  241:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
  242:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  243:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
  244:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  245:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  246:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  247:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 3 accepted 1
  248:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
  249:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
  250:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  251:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
  252:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  253:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  254:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  255:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  256:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  257:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  258:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  259:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  260:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 72 accepted 1
  261:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
  262:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  263:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
  264:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  265:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  266:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  267:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  268:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  269:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  270:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  271:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  272:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  273:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  274:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  275:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  276:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  277:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
  278:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  279:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  280:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
  281:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
  282:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
  283:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  284:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
  285:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  286:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  287:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  288:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  289:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  290:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
  291:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  292:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  293:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  294:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  295:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  296:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  297:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  298:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
  299:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
  300:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  301:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
  302:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
  303:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
  304:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
  305:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
  306:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  307:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  308:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
  309:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
  310:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  311:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
  312:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
  313:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  314:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
  315:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  316:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  317:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  318:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 5 accepted 1
  319:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
  320:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
  321:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  322:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
  323:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  324:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  325:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  326:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  327:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  328:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  329:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  330:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  331:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 72 accepted 1
  332:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 3 accepted 1
  333:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  334:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
  335:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  336:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  337:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  338:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  339:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  340:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  341:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  342:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  343:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  344:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
  345:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
  346:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  347:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
  348:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  349:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  350:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  351:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  352:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  353:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  354:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  355:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  356:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  357:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  358:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  359:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  360:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  361:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
  362:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  363:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  364:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
  365:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
  366:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
  367:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  368:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
  369:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  370:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  371:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  372:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  373:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  374:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
  375:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  376:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  377:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  378:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  379:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  380:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  381:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  382:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
  383:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
  384:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  385:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
  386:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
  387:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  388:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
  389:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  390:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  391:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  392:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
  393:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
  394:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
  395:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  396:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
  397:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  398:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  399:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  400:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  401:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  402:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  403:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  404:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  405:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  406:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  407:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  408:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  409:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  410:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  411:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  412:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
  413:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
  414:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  415:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
  416:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
  417:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
  418:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
  419:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
  420:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  421:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  422:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
  423:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
  424:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  425:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
  426:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
  427:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  428:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
  429:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  430:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  431:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  432:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 8 accepted 1
  433:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
  434:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
  435:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  436:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
  437:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  438:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  439:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  440:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  441:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  442:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  443:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  444:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  445:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
  446:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 4 accepted 1
  447:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  448:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
  449:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  450:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  451:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  452:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  453:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  454:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  455:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  456:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  457:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  458:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
  459:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 3 accepted 1
  460:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  461:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
  462:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  463:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  464:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  465:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  466:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  467:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  468:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  469:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  470:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  471:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
  472:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
  473:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  474:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
  475:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  476:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  477:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  478:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  479:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  480:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  481:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  482:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  483:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  484:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  485:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  486:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  487:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  488:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
  489:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  490:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  491:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
  492:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
  493:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
  494:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  495:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
  496:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  497:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  498:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  499:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  500:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  501:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
  502:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  503:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  504:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  505:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  506:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  507:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  508:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  509:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
  510:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
  511:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  512:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
  513:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
  514:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  515:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
  516:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  517:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  518:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  519:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
  520:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
  521:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
  522:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  523:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
  524:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  525:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  526:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  527:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  528:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  529:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  530:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  531:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  532:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  533:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  534:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  535:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  536:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  537:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  538:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  539:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
  540:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
  541:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  542:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
  543:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
  544:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  545:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
  546:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  547:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  548:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  549:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
  550:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
  551:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
  552:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  553:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
  554:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  555:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  556:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  557:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  558:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  559:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  560:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  561:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  562:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 72 accepted 1
  563:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
  564:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  565:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
  566:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  567:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  568:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  569:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  570:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  571:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  572:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  573:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  574:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  575:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  576:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  577:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  578:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  579:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
  580:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  581:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  582:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
  583:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
  584:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
  585:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  586:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
  587:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  588:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  589:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  590:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  591:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  592:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
  593:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  594:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  595:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  596:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  597:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  598:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  599:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  600:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
  601:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
  602:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  603:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
  604:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
  605:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
  606:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
  607:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
  608:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  609:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  610:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
  611:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
  612:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  613:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
  614:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
  615:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
  616:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
  617:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
  618:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  619:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  620:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
  621:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
  622:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  623:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
  624:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
  625:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  626:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
  627:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  628:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  629:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  630:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 13 accepted 1
  631:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
  632:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
  633:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  634:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
  635:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  636:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  637:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  638:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  639:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  640:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  641:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  642:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  643:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
  644:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 5 accepted 1
  645:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  646:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
  647:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  648:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  649:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  650:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  651:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  652:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  653:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  654:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  655:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  656:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
  657:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 4 accepted 1
  658:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  659:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
  660:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  661:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  662:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  663:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  664:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  665:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  666:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  667:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  668:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  669:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
  670:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 3 accepted 1
  671:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  672:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
  673:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  674:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  675:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  676:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  677:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  678:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  679:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  680:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  681:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  682:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
  683:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
  684:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  685:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
  686:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  687:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  688:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  689:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  690:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  691:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  692:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  693:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  694:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  695:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  696:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  697:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  698:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  699:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
  700:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  701:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  702:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
  703:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
  704:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
  705:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  706:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
  707:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  708:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  709:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  710:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  711:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  712:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
  713:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  714:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  715:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  716:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  717:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  718:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  719:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  720:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
  721:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
  722:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  723:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
  724:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
  725:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  726:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
  727:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  728:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  729:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  730:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
  731:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
  732:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
  733:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  734:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
  735:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  736:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  737:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  738:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  739:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  740:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  741:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  742:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  743:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  744:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  745:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  746:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  747:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  748:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  749:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  750:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
  751:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
  752:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  753:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
  754:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
  755:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  756:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
  757:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  758:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  759:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  760:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
  761:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
  762:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
  763:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  764:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
  765:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  766:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  767:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  768:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  769:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  770:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  771:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  772:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  773:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 72 accepted 1
  774:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
  775:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  776:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
  777:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  778:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  779:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  780:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  781:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  782:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  783:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  784:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  785:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  786:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  787:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  788:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  789:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  790:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
  791:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  792:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  793:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
  794:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
  795:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
  796:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  797:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
  798:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  799:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  800:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  801:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  802:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  803:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
  804:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  805:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  806:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  807:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  808:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  809:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  810:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  811:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
  812:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
  813:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  814:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
  815:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
  816:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
  817:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
  818:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
  819:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  820:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  821:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
  822:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
  823:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  824:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
  825:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
  826:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  827:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
  828:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  829:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  830:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  831:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
  832:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
  833:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
  834:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  835:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
  836:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  837:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  838:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  839:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  840:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  841:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  842:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  843:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  844:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
  845:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
  846:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  847:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
  848:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  849:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  850:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  851:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  852:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  853:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  854:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  855:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  856:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  857:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
  858:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
  859:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  860:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
  861:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  862:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  863:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  864:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  865:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  866:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  867:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  868:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  869:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  870:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  871:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  872:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  873:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  874:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
  875:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  876:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  877:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
  878:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
  879:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
  880:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  881:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
  882:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  883:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  884:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  885:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  886:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  887:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
  888:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  889:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  890:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  891:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  892:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  893:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  894:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  895:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
  896:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
  897:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  898:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
  899:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
  900:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  901:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
  902:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  903:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  904:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  905:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
  906:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
  907:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
  908:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  909:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
  910:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  911:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  912:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  913:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  914:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  915:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  916:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
  917:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
  918:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  919:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
  920:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
  921:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
  922:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
  923:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  924:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  925:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
  926:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
  927:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  928:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
  929:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
  930:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
  931:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
  932:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
  933:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  934:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  935:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
  936:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
  937:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  938:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
  939:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
  940:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
  941:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
  942:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
  943:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
  944:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
  945:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
  946:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
  947:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
  948:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
  949:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
  950:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
  951:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
  952:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
  953:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  954:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
  955:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 21 accepted 1
  956:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
  957:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
  958:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
  959:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
  960:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
  961:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
  962:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  963:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  964:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  965:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  966:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  967:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  968:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
  969:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 6 accepted 1
  970:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  971:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
  972:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  973:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  974:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  975:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  976:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  977:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  978:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  979:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  980:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  981:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
  982:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 5 accepted 1
  983:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  984:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
  985:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  986:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
  987:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
  988:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
  989:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
  990:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
  991:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
  992:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
  993:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
  994:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
  995:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 4 accepted 1
  996:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
  997:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
  998:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
  999:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1000:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1001:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1002:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1003:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1004:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1005:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1006:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1007:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1008:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 3 accepted 1
 1009:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1010:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 1011:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1012:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1013:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1014:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1015:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1016:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1017:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1018:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1019:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1020:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
 1021:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
 1022:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1023:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 1024:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1025:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1026:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1027:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1028:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1029:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1030:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1031:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1032:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1033:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1034:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1035:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1036:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1037:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 1038:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1039:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1040:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 1041:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
 1042:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 1043:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1044:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 1045:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1046:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1047:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1048:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1049:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1050:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 1051:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1052:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1053:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1054:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1055:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1056:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1057:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1058:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
 1059:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 1060:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1061:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 1062:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
 1063:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1064:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
 1065:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1066:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1067:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1068:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 1069:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 1070:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 1071:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1072:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 1073:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1074:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1075:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1076:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1077:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1078:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1079:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1080:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1081:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1082:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1083:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1084:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1085:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1086:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1087:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1088:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1089:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 1090:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1091:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 1092:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 1093:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1094:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 1095:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1096:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1097:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1098:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 1099:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 1100:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 1101:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1102:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 1103:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1104:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1105:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1106:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1107:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1108:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1109:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1110:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1111:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 72 accepted 1
 1112:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 1113:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1114:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 1115:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1116:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1117:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1118:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1119:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1120:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1121:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1122:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1123:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1124:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1125:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1126:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1127:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1128:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 1129:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1130:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1131:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1132:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 1133:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 1134:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1135:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 1136:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1137:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1138:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1139:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1140:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1141:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 1142:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1143:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1144:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1145:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1146:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1147:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1148:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1149:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1150:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 1151:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1152:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 1153:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 1154:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 1155:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 1156:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 1157:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1158:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1159:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1160:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 1161:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1162:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 1163:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 1164:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1165:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 1166:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1167:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1168:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1169:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 1170:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 1171:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 1172:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1173:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 1174:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1175:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1176:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1177:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1178:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1179:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1180:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1181:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1182:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 1183:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 1184:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1185:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 1186:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1187:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1188:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1189:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1190:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1191:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1192:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1193:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1194:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1195:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1196:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 1197:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1198:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 1199:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1200:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1201:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1202:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1203:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1204:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1205:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1206:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1207:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1208:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1209:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1210:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1211:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1212:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 1213:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1214:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1215:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1216:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 1217:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 1218:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1219:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 1220:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1221:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1222:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1223:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1224:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1225:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 1226:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1227:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1228:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1229:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1230:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1231:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1232:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1233:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1234:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 1235:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1236:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 1237:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 1238:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1239:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 1240:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1241:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1242:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1243:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 1244:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 1245:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 1246:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1247:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 1248:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1249:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1250:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1251:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1252:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1253:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1254:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1255:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1256:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1257:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1258:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1259:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1260:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1261:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1262:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1263:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1264:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 1265:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1266:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 1267:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 1268:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 1269:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 1270:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 1271:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1272:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1273:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 1274:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 1275:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1276:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 1277:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 1278:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1279:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 1280:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1281:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1282:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1283:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 1284:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 1285:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 1286:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1287:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 1288:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1289:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1290:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1291:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1292:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1293:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1294:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1295:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1296:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 1297:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 1298:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1299:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 1300:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1301:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1302:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1303:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1304:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1305:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1306:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1307:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1308:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1309:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 1310:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 1311:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1312:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 1313:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1314:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1315:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1316:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1317:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1318:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1319:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1320:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1321:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1322:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1323:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 1324:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1325:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 1326:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1327:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1328:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1329:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1330:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1331:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1332:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1333:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1334:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1335:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1336:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1337:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1338:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1339:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 1340:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1341:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1342:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1343:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 1344:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 1345:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1346:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 1347:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1348:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1349:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1350:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1351:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1352:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 1353:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1354:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1355:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1356:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1357:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1358:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1359:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1360:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1361:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 1362:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1363:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 1364:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 1365:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1366:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 1367:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1368:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1369:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1370:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 1371:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 1372:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 1373:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1374:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 1375:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1376:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1377:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1378:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1379:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1380:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1381:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1382:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1383:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1384:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1385:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1386:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1387:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1388:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1389:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1390:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1391:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 1392:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1393:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 1394:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 1395:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1396:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 1397:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1398:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1399:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1400:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 1401:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 1402:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 1403:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1404:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 1405:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1406:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1407:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1408:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1409:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1410:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1411:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1412:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1413:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 1414:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 1415:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1416:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 1417:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1418:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1419:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1420:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1421:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1422:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1423:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1424:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1425:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1426:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1427:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1428:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1429:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1430:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 1431:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1432:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1433:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 1434:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 1435:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 1436:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1437:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 1438:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1439:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1440:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1441:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1442:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1443:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 1444:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1445:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1446:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1447:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1448:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1449:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1450:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1451:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1452:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 1453:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1454:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 1455:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 1456:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 1457:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 1458:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 1459:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1460:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1461:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 1462:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 1463:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1464:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 1465:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 1466:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 1467:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 1468:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 1469:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1470:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1471:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 1472:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 1473:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1474:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 1475:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 1476:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 1477:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 1478:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 1479:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1480:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1481:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 1482:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
 1483:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1484:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
 1485:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 1486:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1487:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 1488:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1489:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1490:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1491:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 34 accepted 1
 1492:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
 1493:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=9  BUS_LOAD  MEM[64] accepted 1
 1494:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1495:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=7  BUS_LOAD  MEM[72] accepted 1
 1496:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1497:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1498:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1499:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1500:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1501:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1502:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1503:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1504:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
 1505:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 7 accepted 1
 1506:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1507:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
 1508:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1509:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1510:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1511:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1512:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1513:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1514:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1515:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1516:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1517:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 1518:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 6 accepted 1
 1519:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1520:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 1521:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1522:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1523:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1524:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1525:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1526:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1527:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1528:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1529:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1530:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 1531:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 5 accepted 1
 1532:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1533:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 1534:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1535:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1536:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1537:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1538:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1539:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1540:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1541:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1542:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1543:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 1544:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 4 accepted 1
 1545:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1546:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 1547:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1548:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1549:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1550:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1551:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1552:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1553:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1554:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1555:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1556:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1557:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 3 accepted 1
 1558:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1559:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 1560:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1561:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1562:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1563:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1564:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1565:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1566:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1567:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1568:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1569:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
 1570:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
 1571:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1572:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 1573:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1574:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1575:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1576:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1577:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1578:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1579:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1580:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1581:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1582:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1583:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1584:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1585:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1586:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 1587:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1588:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1589:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 1590:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
 1591:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 1592:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1593:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 1594:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1595:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1596:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1597:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1598:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1599:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 1600:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1601:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1602:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1603:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1604:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1605:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1606:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1607:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
 1608:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 1609:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1610:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 1611:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
 1612:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1613:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
 1614:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1615:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1616:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1617:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 1618:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 1619:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 1620:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1621:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 1622:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1623:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1624:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1625:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1626:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1627:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1628:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1629:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1630:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1631:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1632:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1633:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1634:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1635:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1636:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1637:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1638:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 1639:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1640:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 1641:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 1642:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1643:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 1644:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1645:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1646:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1647:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 1648:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 1649:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 1650:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1651:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 1652:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1653:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1654:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1655:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1656:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1657:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1658:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1659:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1660:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 72 accepted 1
 1661:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 1662:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1663:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 1664:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1665:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1666:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1667:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1668:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1669:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1670:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1671:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1672:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1673:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1674:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1675:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1676:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1677:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 1678:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1679:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1680:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1681:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 1682:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 1683:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1684:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 1685:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1686:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1687:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1688:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1689:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1690:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 1691:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1692:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1693:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1694:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1695:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1696:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1697:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1698:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1699:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 1700:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1701:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 1702:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 1703:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 1704:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 1705:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 1706:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1707:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1708:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1709:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 1710:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1711:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 1712:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 1713:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1714:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 1715:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1716:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1717:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1718:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 1719:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 1720:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 1721:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1722:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 1723:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1724:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1725:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1726:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1727:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1728:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1729:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1730:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1731:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 1732:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 1733:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1734:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 1735:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1736:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1737:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1738:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1739:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1740:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1741:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1742:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1743:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1744:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1745:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 1746:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1747:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 1748:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1749:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1750:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1751:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1752:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1753:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1754:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1755:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1756:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1757:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1758:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1759:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1760:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1761:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 1762:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1763:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1764:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1765:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 1766:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 1767:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1768:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 1769:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1770:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1771:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1772:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1773:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1774:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 1775:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1776:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1777:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1778:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1779:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1780:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1781:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1782:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1783:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 1784:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1785:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 1786:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 1787:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1788:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 1789:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1790:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1791:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1792:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 1793:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 1794:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 1795:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1796:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 1797:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1798:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1799:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1800:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1801:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1802:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1803:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1804:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1805:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1806:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1807:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1808:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1809:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1810:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1811:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1812:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1813:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 1814:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1815:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 1816:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 1817:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 1818:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 1819:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 1820:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1821:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1822:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 1823:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 1824:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1825:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 1826:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 1827:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1828:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 1829:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1830:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1831:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1832:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 1833:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 1834:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 1835:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1836:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 1837:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1838:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1839:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1840:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1841:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1842:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1843:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1844:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1845:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 1846:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 1847:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1848:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 1849:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1850:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1851:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1852:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1853:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1854:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1855:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1856:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1857:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1858:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 1859:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 1860:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1861:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 1862:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1863:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1864:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1865:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1866:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1867:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1868:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1869:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1870:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1871:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 1872:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 1873:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1874:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 1875:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1876:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1877:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1878:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1879:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1880:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1881:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1882:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1883:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1884:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1885:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1886:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1887:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1888:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 1889:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1890:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1891:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 1892:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 1893:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 1894:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1895:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 1896:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1897:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1898:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1899:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1900:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1901:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 1902:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1903:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1904:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1905:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1906:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1907:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1908:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1909:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 1910:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 1911:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1912:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 1913:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 1914:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1915:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 1916:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1917:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1918:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1919:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 1920:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 1921:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 1922:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1923:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 1924:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1925:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1926:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1927:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1928:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1929:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1930:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1931:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1932:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1933:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1934:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1935:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1936:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1937:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1938:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 1939:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 1940:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 1941:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 1942:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 1943:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 1944:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 1945:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 1946:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 1947:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1948:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1949:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 1950:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 1951:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 1952:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1953:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 1954:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1955:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1956:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1957:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1958:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1959:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1960:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 1961:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 1962:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 1963:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 1964:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 1965:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 1966:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1967:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 1968:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 1969:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1970:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1971:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1972:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 1973:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 1974:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 1975:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1976:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1977:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1978:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1979:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 1980:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 1981:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 1982:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 1983:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 1984:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 1985:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 1986:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 1987:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 1988:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 1989:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 1990:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 1991:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 1992:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 1993:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1994:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 1995:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 1996:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 1997:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 1998:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 1999:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2000:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2001:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 2002:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2003:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 2004:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 2005:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 2006:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 2007:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 2008:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2009:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2010:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 2011:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 2012:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2013:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 2014:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 2015:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 2016:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 2017:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 2018:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2019:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2020:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 2021:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 2022:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2023:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 2024:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 2025:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2026:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 2027:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2028:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2029:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2030:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
 2031:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 2032:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
 2033:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2034:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
 2035:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2036:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2037:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2038:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2039:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2040:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2041:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2042:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2043:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 2044:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
 2045:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2046:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 2047:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2048:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2049:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2050:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2051:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2052:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2053:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2054:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2055:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2056:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 2057:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 2058:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2059:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 2060:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2061:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2062:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2063:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2064:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2065:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2066:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2067:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2068:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2069:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 2070:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 2071:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2072:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 2073:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2074:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2075:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2076:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2077:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2078:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2079:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2080:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2081:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2082:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 2083:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 2084:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2085:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 2086:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2087:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2088:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2089:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2090:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2091:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2092:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2093:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2094:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2095:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2096:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2097:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2098:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2099:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 2100:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2101:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2102:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 2103:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 2104:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 2105:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2106:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 2107:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2108:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2109:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2110:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2111:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2112:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 2113:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2114:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2115:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2116:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2117:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2118:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2119:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2120:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2121:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 2122:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2123:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 2124:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 2125:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2126:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 2127:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2128:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2129:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2130:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 2131:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 2132:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 2133:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2134:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 2135:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2136:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2137:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2138:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2139:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2140:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2141:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2142:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2143:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2144:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2145:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2146:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2147:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2148:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2149:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2150:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2151:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 2152:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2153:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 2154:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 2155:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2156:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 2157:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2158:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2159:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2160:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 2161:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 2162:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 2163:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2164:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 2165:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2166:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2167:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2168:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2169:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2170:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2171:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2172:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2173:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 2174:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 2175:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2176:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 2177:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2178:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2179:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2180:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2181:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2182:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2183:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2184:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2185:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2186:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2187:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2188:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2189:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2190:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 2191:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2192:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2193:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 2194:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 2195:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 2196:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2197:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 2198:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2199:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2200:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2201:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2202:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2203:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 2204:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2205:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2206:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2207:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2208:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2209:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2210:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2211:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2212:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 2213:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2214:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 2215:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 2216:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 2217:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 2218:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 2219:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2220:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2221:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 2222:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 2223:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2224:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 2225:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 2226:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2227:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 2228:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2229:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2230:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2231:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 2232:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 2233:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 2234:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2235:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 2236:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2237:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2238:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2239:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2240:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2241:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2242:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2243:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2244:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 2245:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 2246:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2247:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 2248:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2249:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2250:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2251:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2252:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2253:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2254:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2255:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2256:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2257:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 2258:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 2259:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2260:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 2261:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2262:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2263:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2264:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2265:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2266:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2267:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2268:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2269:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2270:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2271:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2272:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2273:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2274:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 2275:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2276:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2277:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 2278:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 2279:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 2280:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2281:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 2282:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2283:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2284:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2285:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2286:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2287:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 2288:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2289:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2290:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2291:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2292:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2293:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2294:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2295:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2296:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 2297:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2298:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 2299:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 2300:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2301:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 2302:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2303:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2304:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2305:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 2306:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 2307:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 2308:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2309:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 2310:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2311:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2312:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2313:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2314:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2315:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2316:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2317:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2318:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2319:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2320:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2321:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2322:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2323:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2324:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2325:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 2326:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 2327:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2328:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 2329:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 2330:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 2331:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 2332:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 2333:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2334:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2335:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 2336:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 2337:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2338:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 2339:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 2340:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 2341:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 2342:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 2343:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2344:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2345:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 2346:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
 2347:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2348:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
 2349:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 2350:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 2351:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 2352:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 2353:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2354:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2355:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
 2356:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=34  BUS_LOAD  MEM[80] accepted 1
 2357:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2358:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=55  BUS_LOAD  MEM[88] accepted 1
 2359:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
 2360:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2361:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
 2362:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2363:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2364:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2365:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 55 accepted 1
 2366:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
 2367:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=10  BUS_LOAD  MEM[64] accepted 1
 2368:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2369:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=8  BUS_LOAD  MEM[72] accepted 1
 2370:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2371:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2372:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2373:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2374:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2375:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2376:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2377:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2378:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
 2379:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 8 accepted 1
 2380:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2381:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
 2382:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2383:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2384:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2385:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2386:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2387:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2388:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2389:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2390:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2391:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
 2392:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 7 accepted 1
 2393:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2394:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
 2395:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2396:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2397:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2398:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2399:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2400:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2401:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2402:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2403:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2404:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 2405:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 6 accepted 1
 2406:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2407:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 2408:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2409:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2410:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2411:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2412:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2413:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2414:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2415:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2416:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2417:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 2418:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 5 accepted 1
 2419:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2420:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 2421:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2422:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2423:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2424:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2425:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2426:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2427:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2428:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2429:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2430:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 2431:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 4 accepted 1
 2432:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2433:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 2434:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2435:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2436:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2437:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2438:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2439:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2440:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2441:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2442:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2443:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 2444:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 3 accepted 1
 2445:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2446:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 2447:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2448:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2449:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2450:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2451:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2452:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2453:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2454:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2455:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2456:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
 2457:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
 2458:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2459:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 2460:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2461:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2462:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2463:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2464:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2465:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2466:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2467:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2468:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2469:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2470:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2471:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2472:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2473:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 2474:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2475:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2476:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 2477:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
 2478:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 2479:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2480:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 2481:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2482:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2483:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2484:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2485:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2486:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 2487:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2488:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2489:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2490:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2491:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2492:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2493:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2494:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
 2495:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 2496:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2497:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 2498:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
 2499:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2500:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
 2501:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2502:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2503:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2504:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 2505:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 2506:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 2507:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2508:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 2509:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2510:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2511:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2512:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2513:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2514:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2515:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2516:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2517:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2518:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2519:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2520:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2521:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2522:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2523:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2524:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2525:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 2526:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2527:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 2528:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 2529:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2530:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 2531:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2532:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2533:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2534:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 2535:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 2536:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 2537:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2538:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 2539:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2540:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2541:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2542:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2543:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2544:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2545:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2546:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2547:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 72 accepted 1
 2548:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 2549:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2550:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 2551:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2552:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2553:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2554:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2555:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2556:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2557:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2558:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2559:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2560:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2561:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2562:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2563:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2564:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 2565:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2566:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2567:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 2568:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 2569:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 2570:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2571:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 2572:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2573:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2574:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2575:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2576:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2577:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 2578:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2579:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2580:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2581:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2582:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2583:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2584:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2585:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2586:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 2587:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2588:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 2589:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 2590:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 2591:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 2592:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 2593:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2594:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2595:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2596:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 2597:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2598:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 2599:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 2600:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2601:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 2602:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2603:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2604:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2605:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 2606:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 2607:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 2608:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2609:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 2610:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2611:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2612:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2613:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2614:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2615:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2616:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2617:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2618:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 2619:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 2620:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2621:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 2622:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2623:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2624:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2625:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2626:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2627:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2628:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2629:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2630:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2631:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 2632:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 2633:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2634:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 2635:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2636:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2637:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2638:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2639:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2640:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2641:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2642:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2643:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2644:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2645:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2646:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2647:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2648:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 2649:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2650:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2651:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 2652:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 2653:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 2654:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2655:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 2656:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2657:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2658:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2659:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2660:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2661:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 2662:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2663:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2664:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2665:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2666:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2667:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2668:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2669:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2670:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 2671:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2672:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 2673:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 2674:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2675:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 2676:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2677:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2678:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2679:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 2680:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 2681:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 2682:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2683:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 2684:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2685:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2686:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2687:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2688:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2689:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2690:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2691:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2692:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2693:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2694:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2695:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2696:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2697:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2698:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2699:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2700:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 2701:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2702:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 2703:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 2704:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 2705:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 2706:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 2707:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2708:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2709:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 2710:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 2711:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2712:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 2713:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 2714:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2715:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 2716:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2717:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2718:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2719:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 2720:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 2721:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 2722:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2723:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 2724:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2725:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2726:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2727:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2728:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2729:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2730:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2731:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2732:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 2733:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 2734:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2735:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 2736:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2737:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2738:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2739:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2740:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2741:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2742:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2743:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2744:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2745:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 2746:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 2747:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2748:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 2749:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2750:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2751:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2752:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2753:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2754:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2755:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2756:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2757:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2758:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 2759:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 2760:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2761:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 2762:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2763:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2764:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2765:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2766:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2767:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2768:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2769:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2770:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2771:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2772:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2773:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2774:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2775:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 2776:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2777:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2778:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 2779:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 2780:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 2781:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2782:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 2783:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2784:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2785:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2786:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2787:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2788:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 2789:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2790:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2791:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2792:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2793:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2794:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2795:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2796:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 2797:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 2798:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2799:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 2800:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 2801:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2802:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 2803:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2804:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2805:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2806:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 2807:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 2808:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 2809:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2810:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 2811:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2812:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2813:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2814:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2815:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2816:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2817:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2818:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2819:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2820:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2821:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2822:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2823:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2824:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2825:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2826:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2827:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 2828:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2829:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 2830:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 2831:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2832:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 2833:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2834:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2835:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2836:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 2837:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 2838:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 2839:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2840:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 2841:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2842:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2843:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2844:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2845:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2846:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2847:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2848:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2849:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 2850:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 2851:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2852:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 2853:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2854:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2855:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2856:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2857:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2858:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2859:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2860:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2861:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2862:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2863:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2864:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2865:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2866:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 2867:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2868:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2869:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 2870:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 2871:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 2872:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2873:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 2874:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2875:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2876:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2877:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2878:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2879:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 2880:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2881:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2882:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2883:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2884:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 2885:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2886:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2887:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 2888:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 2889:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2890:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 2891:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 2892:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 2893:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 2894:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 2895:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2896:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2897:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 2898:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 2899:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2900:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 2901:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 2902:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 2903:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 2904:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 2905:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 2906:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 2907:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 2908:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 2909:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 2910:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 2911:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 2912:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 2913:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 2914:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 2915:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2916:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2917:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
 2918:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 2919:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
 2920:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2921:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
 2922:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2923:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2924:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2925:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2926:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2927:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2928:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2929:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2930:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 2931:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
 2932:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2933:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 2934:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2935:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2936:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2937:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2938:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2939:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2940:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2941:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2942:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2943:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 2944:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 2945:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2946:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 2947:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2948:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2949:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2950:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2951:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2952:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2953:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2954:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2955:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2956:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 2957:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 2958:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2959:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 2960:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2961:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2962:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2963:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2964:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2965:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2966:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2967:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 2968:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 2969:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 2970:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 2971:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 2972:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 2973:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2974:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 2975:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 2976:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2977:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2978:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2979:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 2980:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 2981:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 2982:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2983:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 2984:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 2985:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 2986:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 2987:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 2988:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 2989:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 2990:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 2991:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 2992:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 2993:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 2994:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 2995:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 2996:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 2997:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 2998:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 2999:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 3000:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3001:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3002:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3003:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3004:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3005:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3006:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3007:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 3008:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 3009:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3010:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 3011:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 3012:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3013:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 3014:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3015:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3016:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3017:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 3018:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 3019:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 3020:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3021:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 3022:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3023:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3024:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3025:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3026:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3027:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3028:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3029:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3030:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3031:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3032:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3033:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3034:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3035:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3036:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3037:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3038:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 3039:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3040:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 3041:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 3042:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3043:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 3044:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3045:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3046:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3047:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 3048:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 3049:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 3050:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3051:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 3052:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3053:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3054:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3055:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3056:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3057:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3058:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3059:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3060:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 3061:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 3062:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3063:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 3064:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3065:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3066:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3067:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3068:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3069:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3070:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3071:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3072:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3073:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3074:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3075:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3076:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3077:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 3078:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3079:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3080:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 3081:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 3082:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 3083:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3084:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 3085:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3086:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3087:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3088:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3089:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3090:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 3091:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3092:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3093:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3094:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3095:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3096:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3097:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3098:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3099:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 3100:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3101:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 3102:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 3103:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 3104:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 3105:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 3106:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3107:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3108:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3109:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 3110:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3111:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 3112:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 3113:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3114:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 3115:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3116:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3117:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3118:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 3119:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 3120:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 3121:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3122:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 3123:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3124:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3125:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3126:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3127:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3128:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3129:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3130:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3131:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 3132:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 3133:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3134:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 3135:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3136:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3137:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3138:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3139:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3140:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3141:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3142:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3143:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3144:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 3145:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 3146:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3147:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 3148:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3149:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3150:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3151:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3152:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3153:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3154:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3155:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3156:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3157:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3158:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3159:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3160:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3161:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 3162:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3163:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3164:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 3165:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 3166:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 3167:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3168:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 3169:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3170:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3171:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3172:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3173:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3174:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 3175:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3176:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3177:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3178:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3179:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3180:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3181:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3182:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3183:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 3184:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3185:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 3186:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 3187:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3188:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 3189:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3190:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3191:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3192:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 3193:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 3194:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 3195:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3196:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 3197:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3198:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3199:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3200:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3201:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3202:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3203:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3204:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3205:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3206:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3207:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3208:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3209:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3210:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3211:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3212:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3213:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 3214:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3215:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 3216:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 3217:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 3218:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 3219:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 3220:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3221:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3222:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 3223:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 3224:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3225:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 3226:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 3227:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 3228:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 3229:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 3230:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3231:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3232:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 3233:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
 3234:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3235:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
 3236:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 3237:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3238:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 3239:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3240:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3241:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3242:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 21 accepted 1
 3243:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
 3244:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
 3245:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3246:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
 3247:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3248:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3249:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3250:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3251:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3252:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3253:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3254:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3255:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
 3256:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
 3257:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3258:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 3259:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3260:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3261:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3262:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3263:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3264:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3265:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3266:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3267:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3268:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 3269:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
 3270:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3271:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 3272:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3273:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3274:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3275:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3276:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3277:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3278:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3279:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3280:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3281:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 3282:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 3283:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3284:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 3285:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3286:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3287:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3288:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3289:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3290:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3291:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3292:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3293:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3294:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 3295:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 3296:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3297:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 3298:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3299:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3300:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3301:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3302:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3303:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3304:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3305:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3306:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3307:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 3308:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 3309:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3310:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 3311:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3312:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3313:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3314:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3315:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3316:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3317:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3318:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3319:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3320:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3321:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3322:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3323:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3324:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 3325:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3326:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3327:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 3328:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 3329:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 3330:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3331:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 3332:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3333:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3334:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3335:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3336:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3337:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 3338:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3339:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3340:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3341:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3342:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3343:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3344:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3345:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 3346:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 3347:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3348:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 3349:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 3350:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3351:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 3352:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3353:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3354:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3355:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 3356:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 3357:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 3358:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3359:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 3360:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3361:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3362:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3363:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3364:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3365:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3366:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3367:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3368:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3369:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3370:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3371:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3372:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3373:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3374:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3375:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3376:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 3377:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3378:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 3379:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 3380:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3381:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 3382:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3383:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3384:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3385:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 3386:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 3387:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 3388:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3389:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 3390:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3391:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3392:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3393:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3394:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3395:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3396:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3397:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3398:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 3399:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 3400:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3401:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 3402:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3403:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3404:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3405:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3406:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3407:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3408:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3409:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3410:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3411:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3412:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3413:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3414:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3415:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 3416:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3417:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3418:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 3419:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 3420:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 3421:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3422:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 3423:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3424:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3425:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3426:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3427:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3428:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 3429:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3430:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3431:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3432:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3433:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3434:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3435:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3436:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3437:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 3438:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3439:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 3440:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 3441:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 3442:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 3443:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 3444:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3445:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3446:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3447:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 3448:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3449:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 3450:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 3451:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3452:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 3453:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3454:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3455:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3456:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 3457:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 3458:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 3459:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3460:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 3461:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3462:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3463:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3464:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3465:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3466:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3467:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3468:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3469:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 3470:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 3471:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3472:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 3473:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3474:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3475:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3476:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3477:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3478:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3479:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3480:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3481:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3482:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 3483:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 3484:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3485:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 3486:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3487:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3488:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3489:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3490:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3491:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3492:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3493:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3494:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3495:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3496:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3497:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3498:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3499:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 3500:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3501:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3502:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 3503:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 3504:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 3505:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3506:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 3507:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3508:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3509:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3510:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3511:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3512:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 3513:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3514:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3515:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3516:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3517:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3518:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3519:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3520:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3521:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 3522:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3523:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 3524:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 3525:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3526:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 3527:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3528:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3529:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3530:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 3531:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 3532:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 3533:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3534:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 3535:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3536:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3537:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3538:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3539:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3540:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3541:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3542:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3543:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3544:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3545:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3546:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3547:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3548:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3549:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3550:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3551:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 3552:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3553:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 3554:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 3555:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 3556:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 3557:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 3558:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3559:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3560:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 3561:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 3562:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3563:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 3564:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 3565:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3566:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 3567:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3568:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3569:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3570:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 3571:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 3572:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 3573:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3574:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 3575:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3576:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3577:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3578:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3579:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3580:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3581:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3582:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3583:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 3584:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
 3585:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3586:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 3587:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3588:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3589:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3590:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3591:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3592:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3593:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3594:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3595:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3596:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 3597:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 3598:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3599:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 3600:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3601:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3602:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3603:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3604:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3605:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3606:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3607:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3608:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3609:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 3610:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 3611:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3612:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 3613:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3614:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3615:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3616:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3617:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3618:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3619:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3620:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3621:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3622:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3623:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3624:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3625:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3626:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 3627:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3628:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3629:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 3630:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 3631:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 3632:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3633:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 3634:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3635:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3636:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3637:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3638:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3639:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 3640:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3641:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3642:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3643:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3644:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3645:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3646:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3647:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 3648:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 3649:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3650:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 3651:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 3652:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3653:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 3654:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3655:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3656:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3657:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 3658:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 3659:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 3660:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3661:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 3662:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3663:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3664:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3665:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3666:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3667:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3668:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3669:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3670:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3671:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3672:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3673:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3674:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3675:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3676:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3677:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3678:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 3679:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3680:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 3681:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 3682:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3683:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 3684:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3685:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3686:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3687:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 3688:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 3689:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 3690:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3691:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 3692:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3693:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3694:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3695:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3696:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3697:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3698:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3699:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3700:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 3701:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 3702:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3703:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 3704:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3705:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3706:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3707:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3708:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3709:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3710:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3711:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3712:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3713:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3714:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3715:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3716:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3717:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 3718:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3719:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3720:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 3721:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 3722:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 3723:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3724:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 3725:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3726:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3727:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3728:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3729:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3730:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 3731:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3732:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3733:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3734:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3735:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3736:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3737:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3738:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 3739:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 3740:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3741:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 3742:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 3743:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 3744:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 3745:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 3746:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3747:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3748:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 3749:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 3750:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3751:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 3752:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 3753:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 3754:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 3755:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 3756:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3757:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3758:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 3759:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 3760:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3761:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 3762:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 3763:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 3764:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 3765:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 3766:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3767:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3768:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
 3769:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
 3770:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3771:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
 3772:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
 3773:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 3774:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
 3775:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 3776:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3777:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3778:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
 3779:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=55  BUS_LOAD  MEM[80] accepted 1
 3780:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3781:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=89  BUS_LOAD  MEM[88] accepted 1
 3782:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
 3783:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3784:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
 3785:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3786:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3787:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3788:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3976] = 89 accepted 1
 3789:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3968] accepted 1
 3790:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=11  BUS_LOAD  MEM[64] accepted 1
 3791:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3792:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=9  BUS_LOAD  MEM[72] accepted 1
 3793:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3794:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3795:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3796:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3797:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3798:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3799:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3800:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3801:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 72 accepted 1
 3802:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 9 accepted 1
 3803:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3804:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=8  BUS_LOAD  MEM[56] accepted 1
 3805:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3806:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3807:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3808:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3809:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3810:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3811:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3812:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3813:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3814:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
 3815:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 8 accepted 1
 3816:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3817:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
 3818:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3819:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3820:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3821:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3822:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3823:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3824:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3825:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3826:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3827:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
 3828:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 7 accepted 1
 3829:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3830:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
 3831:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3832:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3833:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3834:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3835:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3836:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3837:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3838:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3839:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3840:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 3841:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 6 accepted 1
 3842:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3843:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 3844:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3845:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3846:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3847:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3848:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3849:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3850:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3851:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3852:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3853:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 3854:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 5 accepted 1
 3855:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3856:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 3857:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3858:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3859:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3860:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3861:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3862:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3863:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3864:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3865:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3866:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 3867:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 4 accepted 1
 3868:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3869:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 3870:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3871:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3872:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3873:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3874:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3875:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3876:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3877:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3878:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3879:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 3880:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 3 accepted 1
 3881:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3882:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 3883:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3884:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3885:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3886:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3887:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3888:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3889:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3890:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3891:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3892:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
 3893:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
 3894:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3895:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 3896:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3897:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3898:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3899:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3900:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3901:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3902:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3903:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3904:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3905:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3906:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3907:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3908:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3909:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 3910:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3911:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3912:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 3913:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
 3914:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 3915:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3916:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 3917:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3918:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3919:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3920:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3921:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3922:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 3923:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3924:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3925:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3926:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3927:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3928:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3929:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3930:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
 3931:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 3932:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3933:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 3934:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
 3935:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3936:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
 3937:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3938:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3939:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3940:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 3941:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 3942:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 3943:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3944:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 3945:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3946:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3947:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3948:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3949:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3950:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3951:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3952:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3953:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3954:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3955:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3956:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 3957:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 3958:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 3959:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 3960:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 3961:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 3962:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 3963:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 3964:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 3965:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 3966:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 3967:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 3968:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3969:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 3970:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 3971:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 3972:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 3973:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 3974:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 3975:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 3976:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 3977:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3978:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3979:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3980:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3981:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 3982:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 3983:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 72 accepted 1
 3984:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 3985:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 3986:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 3987:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 3988:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 3989:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 3990:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 3991:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 3992:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 3993:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 3994:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 3995:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 3996:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3997:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 3998:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 3999:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4000:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 4001:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4002:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4003:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 4004:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 4005:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 4006:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4007:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 4008:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4009:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4010:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4011:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4012:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4013:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 4014:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4015:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4016:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4017:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4018:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4019:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4020:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4021:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 4022:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 4023:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4024:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 4025:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 4026:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 4027:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 4028:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 4029:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4030:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4031:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4032:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 4033:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4034:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 4035:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 4036:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4037:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 4038:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4039:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4040:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4041:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 4042:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 4043:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 4044:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4045:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 4046:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4047:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4048:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4049:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4050:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4051:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4052:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4053:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4054:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 4055:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 4056:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4057:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 4058:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4059:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4060:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4061:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4062:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4063:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4064:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4065:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4066:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4067:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 4068:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 4069:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4070:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 4071:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4072:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4073:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4074:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4075:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4076:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4077:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4078:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4079:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4080:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4081:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4082:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4083:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4084:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 4085:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4086:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4087:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 4088:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 4089:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 4090:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4091:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 4092:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4093:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4094:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4095:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4096:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4097:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 4098:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4099:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4100:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4101:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4102:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4103:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4104:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4105:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 4106:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 4107:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4108:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 4109:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 4110:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4111:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 4112:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4113:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4114:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4115:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 4116:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 4117:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 4118:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4119:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 4120:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4121:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4122:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4123:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4124:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4125:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4126:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4127:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4128:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4129:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4130:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4131:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4132:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4133:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4134:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4135:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4136:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 4137:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4138:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 4139:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 4140:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 4141:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 4142:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 4143:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4144:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4145:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4146:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 4147:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4148:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 4149:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 4150:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4151:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 4152:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4153:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4154:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4155:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 4156:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 4157:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 4158:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4159:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 4160:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4161:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4162:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4163:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4164:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4165:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4166:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4167:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4168:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 4169:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 4170:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4171:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 4172:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4173:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4174:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4175:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4176:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4177:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4178:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4179:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4180:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4181:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4182:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 4183:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4184:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 4185:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4186:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4187:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4188:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4189:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4190:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4191:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4192:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4193:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4194:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 4195:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 4196:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4197:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 4198:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4199:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4200:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4201:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4202:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4203:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4204:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4205:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4206:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4207:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4208:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4209:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4210:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4211:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 4212:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4213:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4214:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 4215:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 4216:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 4217:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4218:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 4219:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4220:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4221:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4222:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4223:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4224:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 4225:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4226:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4227:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4228:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4229:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4230:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4231:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4232:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 4233:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 4234:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4235:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 4236:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 4237:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4238:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 4239:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4240:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4241:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4242:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 4243:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 4244:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 4245:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4246:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 4247:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4248:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4249:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4250:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4251:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4252:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4253:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4254:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4255:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4256:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4257:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4258:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4259:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4260:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4261:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4262:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4263:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 4264:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4265:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 4266:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 4267:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4268:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 4269:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4270:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4271:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4272:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 4273:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 4274:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 4275:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4276:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 4277:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4278:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4279:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4280:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4281:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4282:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4283:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4284:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4285:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 4286:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 4287:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4288:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 4289:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4290:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4291:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4292:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4293:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4294:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4295:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4296:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4297:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4298:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4299:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4300:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4301:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4302:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 4303:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4304:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4305:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4306:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 4307:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 4308:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4309:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 4310:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4311:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4312:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4313:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4314:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4315:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 4316:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4317:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4318:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4319:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4320:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4321:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4322:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4323:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4324:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 4325:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4326:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 4327:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 4328:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 4329:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 4330:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 4331:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4332:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4333:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4334:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 4335:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4336:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 4337:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 4338:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 4339:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 4340:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 4341:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4342:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4343:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 4344:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 4345:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4346:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 4347:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 4348:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4349:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 4350:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4351:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4352:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4353:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
 4354:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 4355:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
 4356:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4357:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
 4358:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4359:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4360:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4361:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4362:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4363:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4364:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4365:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4366:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 4367:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
 4368:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4369:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 4370:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4371:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4372:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4373:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4374:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4375:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4376:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4377:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4378:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4379:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 4380:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 4381:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4382:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 4383:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4384:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4385:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4386:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4387:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4388:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4389:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4390:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4391:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4392:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4393:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 4394:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4395:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 4396:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4397:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4398:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4399:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4400:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4401:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4402:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4403:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4404:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4405:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 4406:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 4407:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4408:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 4409:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4410:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4411:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4412:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4413:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4414:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4415:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4416:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4417:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4418:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4419:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4420:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4421:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4422:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 4423:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4424:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4425:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 4426:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 4427:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 4428:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4429:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 4430:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4431:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4432:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4433:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4434:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4435:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 4436:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4437:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4438:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4439:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4440:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4441:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4442:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4443:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 4444:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 4445:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4446:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 4447:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 4448:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4449:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 4450:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4451:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4452:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4453:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 4454:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 4455:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 4456:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4457:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 4458:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4459:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4460:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4461:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4462:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4463:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4464:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4465:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4466:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4467:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4468:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4469:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4470:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4471:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4472:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4473:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4474:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 4475:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4476:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 4477:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 4478:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4479:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 4480:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4481:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4482:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4483:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 4484:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 4485:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 4486:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4487:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 4488:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4489:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4490:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4491:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4492:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4493:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4494:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4495:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4496:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 4497:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 4498:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4499:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 4500:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4501:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4502:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4503:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4504:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4505:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4506:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4507:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4508:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4509:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4510:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4511:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4512:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4513:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 4514:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4515:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4516:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4517:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 4518:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 4519:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4520:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 4521:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4522:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4523:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4524:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4525:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4526:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 4527:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4528:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4529:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4530:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4531:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4532:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4533:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4534:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4535:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 4536:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4537:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 4538:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 4539:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 4540:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 4541:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 4542:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4543:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4544:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4545:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 4546:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4547:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 4548:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 4549:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4550:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 4551:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4552:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4553:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4554:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 4555:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 4556:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 4557:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4558:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 4559:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4560:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4561:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4562:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4563:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4564:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4565:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4566:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4567:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 4568:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 4569:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4570:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 4571:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4572:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4573:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4574:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4575:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4576:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4577:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4578:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4579:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4580:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4581:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 4582:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4583:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 4584:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4585:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4586:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4587:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4588:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4589:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4590:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4591:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4592:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4593:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4594:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4595:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4596:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4597:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 4598:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4599:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4600:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4601:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 4602:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 4603:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4604:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 4605:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4606:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4607:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4608:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4609:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4610:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 4611:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4612:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4613:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4614:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4615:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4616:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4617:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4618:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4619:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 4620:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4621:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 4622:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 4623:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4624:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 4625:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4626:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4627:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4628:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 4629:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 4630:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 4631:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4632:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 4633:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4634:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4635:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4636:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4637:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4638:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4639:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4640:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4641:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4642:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4643:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4644:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4645:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4646:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4647:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4648:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4649:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 4650:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4651:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 4652:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 4653:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 4654:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 4655:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 4656:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4657:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4658:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 4659:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 4660:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4661:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 4662:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 4663:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 4664:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 4665:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 4666:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4667:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4668:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 4669:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
 4670:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4671:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
 4672:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 4673:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4674:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 4675:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4676:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4677:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4678:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 21 accepted 1
 4679:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
 4680:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
 4681:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4682:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
 4683:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4684:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4685:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4686:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4687:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4688:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4689:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4690:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4691:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
 4692:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
 4693:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4694:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 4695:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4696:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4697:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4698:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4699:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4700:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4701:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4702:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4703:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4704:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 4705:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
 4706:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4707:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 4708:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4709:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4710:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4711:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4712:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4713:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4714:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4715:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4716:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4717:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 4718:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 4719:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4720:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 4721:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4722:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4723:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4724:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4725:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4726:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4727:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4728:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4729:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4730:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4731:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 4732:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4733:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 4734:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4735:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4736:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4737:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4738:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4739:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4740:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4741:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4742:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4743:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 4744:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 4745:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4746:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 4747:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4748:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4749:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4750:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4751:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4752:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4753:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4754:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4755:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4756:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4757:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4758:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4759:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4760:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 4761:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4762:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4763:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 4764:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 4765:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 4766:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4767:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 4768:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4769:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4770:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4771:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4772:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4773:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 4774:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4775:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4776:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4777:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4778:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4779:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4780:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4781:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 4782:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 4783:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4784:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 4785:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 4786:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4787:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 4788:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4789:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4790:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4791:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 4792:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 4793:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 4794:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4795:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 4796:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4797:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4798:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4799:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4800:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4801:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4802:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4803:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4804:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4805:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4806:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4807:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4808:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4809:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4810:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4811:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4812:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 4813:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4814:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 4815:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 4816:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4817:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 4818:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4819:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4820:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4821:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 4822:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 4823:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 4824:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4825:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 4826:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4827:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4828:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4829:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4830:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4831:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4832:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4833:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4834:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 4835:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 4836:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4837:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 4838:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4839:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4840:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4841:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4842:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4843:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4844:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4845:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4846:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4847:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4848:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4849:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4850:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4851:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 4852:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4853:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4854:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4855:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 4856:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 4857:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4858:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 4859:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4860:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4861:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4862:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4863:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4864:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 4865:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4866:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4867:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4868:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4869:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4870:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4871:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4872:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4873:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 4874:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4875:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 4876:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 4877:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 4878:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 4879:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 4880:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4881:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4882:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4883:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 4884:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4885:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 4886:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 4887:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4888:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 4889:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4890:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4891:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4892:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 4893:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 4894:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 4895:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4896:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 4897:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4898:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4899:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4900:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4901:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4902:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4903:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4904:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4905:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 4906:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 4907:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4908:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 4909:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4910:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4911:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4912:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4913:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4914:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4915:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4916:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 4917:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 4918:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 4919:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 4920:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 4921:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 4922:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4923:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 4924:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 4925:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4926:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4927:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4928:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4929:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4930:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4931:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4932:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4933:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4934:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4935:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 4936:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4937:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4938:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 4939:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 4940:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 4941:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4942:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 4943:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4944:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4945:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4946:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4947:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4948:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 4949:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4950:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4951:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4952:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4953:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4954:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4955:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4956:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 4957:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 4958:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4959:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 4960:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 4961:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 4962:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 4963:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 4964:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 4965:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 4966:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 4967:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 4968:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 4969:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 4970:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 4971:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 4972:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 4973:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 4974:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 4975:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 4976:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 4977:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 4978:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 4979:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4980:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 4981:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 4982:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 4983:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 4984:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4985:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4986:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 4987:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 4988:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4989:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 4990:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 4991:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 4992:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 4993:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 4994:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 4995:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 4996:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 4997:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 4998:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 4999:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 5000:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 5001:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5002:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 5003:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5004:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5005:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5006:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 5007:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 5008:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 5009:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5010:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 5011:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5012:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5013:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5014:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5015:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5016:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5017:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5018:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5019:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 5020:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
 5021:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5022:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 5023:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5024:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5025:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5026:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5027:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5028:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5029:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5030:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5031:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5032:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 5033:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 5034:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5035:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 5036:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5037:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5038:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5039:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5040:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5041:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5042:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5043:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5044:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5045:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 5046:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 5047:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5048:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 5049:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5050:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5051:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5052:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5053:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5054:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5055:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5056:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5057:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5058:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5059:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5060:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5061:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5062:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 5063:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5064:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5065:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 5066:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 5067:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 5068:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5069:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 5070:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5071:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5072:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5073:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5074:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5075:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 5076:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5077:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5078:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5079:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5080:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5081:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5082:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5083:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5084:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 5085:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5086:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 5087:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 5088:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5089:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 5090:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5091:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5092:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5093:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 5094:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 5095:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 5096:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5097:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 5098:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5099:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5100:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5101:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5102:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5103:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5104:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5105:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5106:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5107:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5108:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5109:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5110:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5111:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5112:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5113:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5114:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 5115:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5116:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 5117:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 5118:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5119:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 5120:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5121:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5122:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5123:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 5124:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 5125:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 5126:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5127:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 5128:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5129:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5130:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5131:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5132:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5133:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5134:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5135:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5136:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 5137:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 5138:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5139:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 5140:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5141:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5142:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5143:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5144:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5145:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5146:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5147:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5148:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5149:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5150:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5151:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5152:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5153:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 5154:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5155:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5156:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 5157:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 5158:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 5159:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5160:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 5161:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5162:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5163:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5164:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5165:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5166:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 5167:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5168:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5169:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5170:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5171:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5172:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5173:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5174:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5175:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 5176:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5177:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 5178:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 5179:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 5180:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 5181:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 5182:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5183:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5184:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 5185:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 5186:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5187:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 5188:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 5189:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 5190:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 5191:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 5192:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5193:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5194:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 5195:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 5196:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5197:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 5198:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 5199:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 5200:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 5201:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 5202:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5203:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5204:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
 5205:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
 5206:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5207:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
 5208:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
 5209:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5210:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
 5211:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5212:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5213:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5214:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 34 accepted 1
 5215:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
 5216:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=9  BUS_LOAD  MEM[64] accepted 1
 5217:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5218:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=7  BUS_LOAD  MEM[72] accepted 1
 5219:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5220:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5221:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5222:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5223:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5224:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5225:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5226:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5227:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
 5228:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 7 accepted 1
 5229:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5230:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
 5231:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5232:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5233:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5234:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5235:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5236:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5237:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5238:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5239:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5240:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
 5241:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
 5242:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5243:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 5244:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5245:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5246:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5247:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5248:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5249:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5250:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5251:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5252:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5253:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 5254:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
 5255:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5256:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 5257:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5258:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5259:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5260:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5261:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5262:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5263:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5264:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5265:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5266:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 5267:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 5268:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5269:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 5270:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5271:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5272:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5273:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5274:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5275:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5276:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5277:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5278:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5279:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 5280:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 5281:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5282:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 5283:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5284:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5285:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5286:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5287:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5288:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5289:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5290:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5291:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5292:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 5293:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 5294:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5295:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 5296:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5297:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5298:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5299:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5300:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5301:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5302:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5303:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5304:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5305:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5306:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5307:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5308:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5309:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 5310:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5311:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5312:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 5313:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 5314:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 5315:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5316:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 5317:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5318:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5319:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5320:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5321:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5322:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 5323:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5324:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5325:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5326:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5327:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5328:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5329:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5330:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 5331:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 5332:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5333:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 5334:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 5335:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5336:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 5337:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5338:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5339:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5340:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 5341:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 5342:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 5343:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5344:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 5345:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5346:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5347:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5348:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5349:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5350:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5351:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5352:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5353:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5354:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5355:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5356:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5357:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5358:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5359:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5360:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5361:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 5362:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5363:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 5364:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 5365:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5366:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 5367:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5368:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5369:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5370:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 5371:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 5372:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 5373:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5374:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 5375:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5376:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5377:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5378:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5379:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5380:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5381:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5382:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5383:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 5384:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 5385:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5386:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 5387:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5388:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5389:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5390:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5391:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5392:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5393:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5394:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5395:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5396:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5397:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5398:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5399:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5400:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 5401:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5402:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5403:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 5404:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 5405:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 5406:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5407:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 5408:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5409:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5410:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5411:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5412:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5413:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 5414:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5415:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5416:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5417:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5418:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5419:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5420:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5421:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5422:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 5423:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5424:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 5425:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 5426:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 5427:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 5428:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 5429:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5430:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5431:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5432:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 5433:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5434:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 5435:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 5436:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5437:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 5438:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5439:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5440:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5441:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 5442:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 5443:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 5444:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5445:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 5446:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5447:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5448:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5449:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5450:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5451:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5452:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5453:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5454:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 5455:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 5456:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5457:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 5458:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5459:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5460:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5461:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5462:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5463:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5464:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5465:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5466:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5467:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 5468:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 5469:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5470:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 5471:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5472:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5473:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5474:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5475:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5476:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5477:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5478:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5479:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5480:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5481:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5482:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5483:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5484:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 5485:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5486:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5487:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 5488:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 5489:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 5490:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5491:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 5492:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5493:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5494:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5495:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5496:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5497:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 5498:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5499:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5500:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5501:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5502:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5503:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5504:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5505:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5506:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 5507:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5508:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 5509:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 5510:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5511:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 5512:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5513:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5514:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5515:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 5516:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 5517:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 5518:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5519:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 5520:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5521:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5522:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5523:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5524:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5525:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5526:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5527:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5528:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5529:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5530:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5531:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5532:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5533:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5534:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5535:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5536:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 5537:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5538:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 5539:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 5540:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 5541:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 5542:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 5543:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5544:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5545:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 5546:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 5547:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5548:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 5549:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 5550:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5551:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 5552:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5553:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5554:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5555:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 5556:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 5557:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 5558:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5559:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 5560:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5561:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5562:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5563:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5564:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5565:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5566:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5567:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5568:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 5569:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
 5570:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5571:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 5572:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5573:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5574:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5575:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5576:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5577:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5578:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5579:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5580:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5581:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 5582:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 5583:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5584:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 5585:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5586:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5587:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5588:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5589:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5590:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5591:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5592:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5593:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5594:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 5595:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 5596:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5597:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 5598:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5599:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5600:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5601:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5602:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5603:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5604:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5605:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5606:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5607:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5608:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5609:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5610:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5611:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 5612:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5613:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5614:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 5615:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 5616:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 5617:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5618:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 5619:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5620:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5621:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5622:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5623:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5624:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 5625:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5626:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5627:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5628:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5629:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5630:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5631:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5632:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5633:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 5634:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5635:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 5636:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 5637:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5638:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 5639:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5640:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5641:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5642:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 5643:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 5644:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 5645:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5646:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 5647:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5648:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5649:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5650:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5651:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5652:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5653:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5654:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5655:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5656:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5657:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5658:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5659:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5660:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5661:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5662:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5663:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 5664:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5665:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 5666:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 5667:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5668:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 5669:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5670:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5671:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5672:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 5673:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 5674:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 5675:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5676:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 5677:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5678:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5679:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5680:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5681:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5682:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5683:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5684:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5685:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 5686:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 5687:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5688:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 5689:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5690:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5691:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5692:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5693:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5694:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5695:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5696:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5697:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5698:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5699:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5700:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5701:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5702:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 5703:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5704:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5705:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 5706:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 5707:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 5708:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5709:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 5710:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5711:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5712:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5713:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5714:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5715:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 5716:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5717:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5718:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5719:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5720:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5721:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5722:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5723:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5724:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 5725:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5726:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 5727:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 5728:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 5729:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 5730:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 5731:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5732:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5733:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 5734:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 5735:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5736:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 5737:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 5738:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 5739:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 5740:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 5741:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5742:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5743:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 5744:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 5745:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5746:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 5747:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 5748:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5749:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 5750:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5751:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5752:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5753:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
 5754:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
 5755:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
 5756:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5757:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
 5758:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5759:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5760:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5761:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5762:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5763:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5764:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5765:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5766:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
 5767:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
 5768:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5769:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 5770:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5771:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5772:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5773:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5774:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5775:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5776:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5777:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5778:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5779:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 5780:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
 5781:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5782:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 5783:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5784:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5785:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5786:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5787:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5788:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5789:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5790:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5791:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5792:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 5793:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 5794:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5795:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 5796:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5797:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5798:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5799:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5800:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5801:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5802:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5803:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5804:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5805:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 5806:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 5807:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5808:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 5809:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5810:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5811:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5812:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5813:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5814:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5815:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5816:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5817:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5818:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5819:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5820:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5821:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5822:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 5823:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5824:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5825:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 5826:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 5827:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 5828:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5829:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 5830:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5831:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5832:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5833:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5834:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5835:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 5836:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5837:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5838:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5839:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5840:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5841:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5842:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5843:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 5844:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 5845:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5846:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 5847:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 5848:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5849:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 5850:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5851:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5852:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5853:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 5854:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 5855:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 5856:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5857:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 5858:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5859:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5860:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5861:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5862:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5863:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5864:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5865:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5866:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5867:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5868:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5869:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5870:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5871:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5872:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5873:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5874:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 5875:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5876:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 5877:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 5878:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5879:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 5880:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5881:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5882:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5883:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 5884:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 5885:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 5886:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5887:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 5888:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5889:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5890:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5891:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5892:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5893:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5894:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5895:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5896:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 5897:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 5898:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5899:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 5900:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5901:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5902:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5903:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5904:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5905:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5906:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5907:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5908:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5909:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5910:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5911:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5912:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5913:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 5914:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5915:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5916:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 5917:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 5918:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 5919:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5920:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 5921:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5922:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5923:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5924:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5925:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5926:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 5927:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5928:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5929:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5930:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5931:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 5932:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5933:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5934:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 5935:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 5936:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5937:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 5938:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 5939:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 5940:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 5941:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 5942:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 5943:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 5944:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 5945:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 5946:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 5947:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 5948:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 5949:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 5950:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 5951:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 5952:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5953:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 5954:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
 5955:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 5956:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 5957:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 5958:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 5959:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 5960:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 5961:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5962:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5963:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5964:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5965:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5966:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5967:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 5968:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
 5969:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5970:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 5971:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5972:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5973:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5974:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5975:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5976:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5977:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5978:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 5979:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 5980:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 5981:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 5982:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 5983:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 5984:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5985:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 5986:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 5987:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 5988:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 5989:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 5990:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 5991:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 5992:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 5993:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5994:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 5995:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 5996:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 5997:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 5998:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 5999:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6000:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 6001:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 6002:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 6003:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6004:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 6005:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6006:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6007:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6008:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6009:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6010:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 6011:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6012:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6013:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6014:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6015:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6016:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6017:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6018:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 6019:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 6020:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6021:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 6022:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 6023:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6024:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 6025:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6026:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6027:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6028:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
 6029:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 6030:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 6031:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6032:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 6033:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6034:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6035:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6036:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6037:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6038:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6039:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6040:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6041:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6042:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6043:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6044:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6045:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6046:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6047:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6048:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 6049:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 6050:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6051:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 6052:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 6053:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6054:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 6055:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6056:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6057:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6058:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 6059:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 6060:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6061:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 6062:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 6063:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6064:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 6065:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6066:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6067:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6068:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
 6069:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
 6070:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6071:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
 6072:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
 6073:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6074:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
 6075:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6076:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6077:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6078:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
 6079:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=34  BUS_LOAD  MEM[80] accepted 1
 6080:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6081:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=55  BUS_LOAD  MEM[88] accepted 1
 6082:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
 6083:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6084:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
 6085:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6086:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6087:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6088:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3976] accepted 1
 6089:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=89  BUS_LOAD  MEM[80] accepted 1
 6090:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6091:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=144  BUS_LOAD  MEM[88] accepted 1
 6092:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3992] accepted 1
 6093:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6094:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4000  BUS_LOAD  MEM[96] accepted 1
 6095:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6096:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6097:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6098:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[4008] = 144 accepted 1
 6099:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[4000] accepted 1
 6100:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=12  BUS_LOAD  MEM[64] accepted 1
 6101:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6102:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=10  BUS_LOAD  MEM[72] accepted 1
 6103:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6104:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6105:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6106:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6107:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6108:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6109:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6110:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6111:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3968  BUS_STORE MEM[3992] = 72 accepted 1
 6112:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3968] = 10 accepted 1
 6113:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6114:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=9  BUS_LOAD  MEM[56] accepted 1
 6115:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6116:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6117:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6118:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6119:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6120:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6121:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6122:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6123:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6124:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 56 accepted 1
 6125:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 9 accepted 1
 6126:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6127:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=8  BUS_LOAD  MEM[56] accepted 1
 6128:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6129:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6130:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6131:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6132:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6133:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6134:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6135:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6136:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6137:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
 6138:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 8 accepted 1
 6139:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6140:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
 6141:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6142:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6143:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6144:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6145:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6146:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6147:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6148:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6149:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6150:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
 6151:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 7 accepted 1
 6152:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6153:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
 6154:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6155:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6156:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6157:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6158:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6159:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6160:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6161:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6162:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6163:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 6164:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 6 accepted 1
 6165:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6166:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 6167:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6168:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6169:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6170:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6171:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6172:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6173:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6174:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6175:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6176:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 6177:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 5 accepted 1
 6178:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6179:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 6180:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6181:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6182:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6183:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6184:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6185:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6186:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6187:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6188:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6189:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 6190:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 4 accepted 1
 6191:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6192:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 6193:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6194:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6195:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6196:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6197:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6198:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6199:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6200:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6201:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6202:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 6203:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 3 accepted 1
 6204:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6205:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 6206:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6207:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6208:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6209:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6210:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6211:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6212:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6213:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6214:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6215:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
 6216:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
 6217:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6218:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 6219:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6220:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6221:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6222:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6223:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6224:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6225:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6226:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6227:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6228:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6229:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6230:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6231:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6232:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 6233:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6234:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6235:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 6236:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
 6237:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 6238:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6239:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 6240:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6241:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6242:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6243:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6244:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6245:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 6246:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6247:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6248:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6249:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6250:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6251:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6252:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6253:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
 6254:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 6255:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6256:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 6257:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
 6258:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6259:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
 6260:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6261:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6262:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6263:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
 6264:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 6265:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 6266:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6267:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 6268:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6269:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6270:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6271:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6272:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6273:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6274:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6275:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6276:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6277:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6278:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6279:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6280:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6281:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6282:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6283:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6284:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 6285:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6286:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 6287:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 6288:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6289:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 6290:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6291:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6292:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6293:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
 6294:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 6295:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 6296:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6297:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 6298:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6299:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6300:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6301:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6302:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6303:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6304:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6305:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6306:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 72 accepted 1
 6307:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 6308:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6309:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 6310:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6311:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6312:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6313:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6314:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6315:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6316:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6317:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6318:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6319:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6320:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6321:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6322:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6323:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 6324:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6325:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6326:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 6327:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 6328:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 6329:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6330:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 6331:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6332:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6333:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6334:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6335:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6336:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 6337:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6338:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6339:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6340:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6341:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6342:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6343:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6344:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6345:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 6346:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6347:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 6348:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 6349:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6350:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 6351:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6352:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6353:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6354:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6355:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 6356:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6357:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 6358:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 6359:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6360:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 6361:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6362:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6363:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6364:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
 6365:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 6366:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 6367:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6368:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 6369:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6370:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6371:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6372:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6373:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6374:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6375:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6376:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6377:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 6378:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 6379:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6380:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 6381:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6382:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6383:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6384:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6385:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6386:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6387:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6388:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6389:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6390:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 6391:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 6392:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6393:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 6394:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6395:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6396:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6397:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6398:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6399:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6400:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6401:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6402:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6403:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6404:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6405:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6406:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6407:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 6408:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6409:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6410:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 6411:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 6412:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 6413:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6414:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 6415:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6416:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6417:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6418:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6419:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6420:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 6421:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6422:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6423:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6424:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6425:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6426:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6427:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6428:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6429:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 6430:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6431:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 6432:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 6433:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6434:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 6435:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6436:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6437:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6438:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 6439:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 6440:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 6441:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6442:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 6443:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6444:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6445:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6446:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6447:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6448:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6449:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6450:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6451:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6452:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6453:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6454:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6455:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6456:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6457:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6458:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6459:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 6460:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6461:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 6462:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 6463:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6464:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 6465:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6466:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6467:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6468:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 6469:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 6470:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6471:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 6472:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 6473:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6474:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 6475:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6476:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6477:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6478:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
 6479:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 6480:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 6481:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6482:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 6483:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6484:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6485:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6486:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6487:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6488:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6489:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6490:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6491:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 6492:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 6493:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6494:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 6495:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6496:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6497:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6498:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6499:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6500:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6501:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6502:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6503:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6504:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 6505:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 6506:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6507:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 6508:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6509:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6510:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6511:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6512:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6513:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6514:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6515:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6516:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6517:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 6518:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 6519:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6520:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 6521:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6522:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6523:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6524:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6525:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6526:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6527:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6528:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6529:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6530:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6531:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6532:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6533:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6534:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 6535:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6536:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6537:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 6538:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 6539:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 6540:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6541:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 6542:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6543:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6544:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6545:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6546:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6547:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 6548:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6549:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6550:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6551:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6552:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6553:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6554:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6555:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6556:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 6557:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6558:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 6559:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 6560:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6561:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 6562:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6563:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6564:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6565:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 6566:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 6567:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 6568:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6569:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 6570:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6571:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6572:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6573:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6574:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6575:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6576:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6577:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6578:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6579:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6580:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6581:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6582:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6583:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6584:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6585:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6586:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 6587:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6588:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 6589:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 6590:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6591:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 6592:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6593:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6594:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6595:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 6596:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 6597:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 6598:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6599:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 6600:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6601:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6602:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6603:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6604:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6605:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6606:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6607:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6608:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 6609:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 6610:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6611:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 6612:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6613:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6614:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6615:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6616:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6617:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6618:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6619:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6620:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6621:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6622:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6623:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6624:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6625:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 6626:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6627:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6628:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 6629:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 6630:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 6631:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6632:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 6633:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6634:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6635:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6636:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6637:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6638:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 6639:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6640:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6641:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6642:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6643:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6644:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6645:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6646:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6647:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 6648:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6649:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 6650:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 6651:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6652:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 6653:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6654:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6655:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6656:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 6657:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 6658:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6659:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 6660:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 6661:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6662:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 6663:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6664:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6665:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6666:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 6667:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 6668:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6669:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 6670:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 6671:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6672:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 6673:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6674:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6675:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6676:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
 6677:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 6678:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
 6679:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6680:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
 6681:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6682:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6683:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6684:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6685:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6686:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6687:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6688:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6689:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 6690:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
 6691:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6692:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 6693:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6694:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6695:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6696:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6697:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6698:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6699:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6700:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6701:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6702:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 6703:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 6704:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6705:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 6706:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6707:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6708:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6709:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6710:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6711:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6712:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6713:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6714:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6715:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 6716:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 6717:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6718:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 6719:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6720:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6721:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6722:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6723:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6724:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6725:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6726:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6727:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6728:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 6729:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 6730:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6731:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 6732:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6733:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6734:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6735:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6736:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6737:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6738:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6739:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6740:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6741:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6742:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6743:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6744:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6745:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 6746:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6747:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6748:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 6749:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 6750:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 6751:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6752:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 6753:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6754:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6755:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6756:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6757:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6758:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 6759:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6760:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6761:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6762:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6763:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6764:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6765:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6766:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 6767:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 6768:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6769:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 6770:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 6771:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6772:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 6773:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6774:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6775:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6776:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 6777:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 6778:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 6779:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6780:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 6781:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6782:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6783:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6784:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6785:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6786:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6787:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6788:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6789:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6790:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6791:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6792:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6793:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6794:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6795:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6796:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6797:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 6798:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6799:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 6800:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 6801:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6802:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 6803:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6804:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6805:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6806:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 6807:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 6808:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 6809:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6810:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 6811:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6812:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6813:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6814:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6815:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6816:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6817:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6818:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6819:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 6820:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 6821:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6822:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 6823:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6824:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6825:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6826:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6827:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6828:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6829:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6830:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6831:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6832:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6833:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6834:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6835:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6836:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 6837:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6838:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6839:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 6840:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 6841:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 6842:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6843:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 6844:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6845:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6846:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6847:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6848:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6849:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 6850:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6851:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6852:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6853:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6854:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6855:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6856:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6857:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6858:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 6859:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6860:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 6861:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 6862:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6863:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 6864:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6865:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6866:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6867:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 6868:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 6869:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6870:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 6871:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 6872:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6873:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 6874:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6875:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6876:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6877:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 6878:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 6879:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 6880:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6881:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 6882:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6883:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6884:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6885:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6886:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6887:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6888:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6889:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6890:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 6891:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 6892:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6893:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 6894:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6895:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6896:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6897:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6898:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6899:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6900:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6901:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 6902:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 6903:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 6904:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 6905:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 6906:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 6907:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6908:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 6909:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 6910:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6911:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6912:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6913:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6914:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6915:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6916:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6917:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6918:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6919:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6920:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 6921:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6922:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6923:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 6924:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 6925:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 6926:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6927:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 6928:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6929:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6930:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6931:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6932:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6933:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 6934:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6935:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6936:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6937:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6938:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6939:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6940:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6941:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 6942:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 6943:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6944:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 6945:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 6946:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6947:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 6948:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6949:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 6950:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 6951:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 6952:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 6953:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 6954:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 6955:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 6956:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 6957:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 6958:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 6959:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 6960:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 6961:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 6962:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 6963:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 6964:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6965:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 6966:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 6967:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 6968:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 6969:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6970:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6971:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 6972:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 6973:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6974:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 6975:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 6976:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6977:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 6978:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6979:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6980:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6981:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 6982:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 6983:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6984:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 6985:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 6986:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 6987:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 6988:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 6989:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 6990:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 6991:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 6992:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
 6993:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 6994:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
 6995:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 6996:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 6997:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 6998:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 6999:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7000:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7001:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 21 accepted 1
 7002:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
 7003:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
 7004:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7005:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
 7006:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7007:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7008:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7009:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7010:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7011:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7012:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7013:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7014:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
 7015:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
 7016:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7017:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 7018:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7019:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7020:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7021:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7022:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7023:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7024:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7025:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7026:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7027:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 7028:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
 7029:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7030:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 7031:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7032:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7033:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7034:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7035:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7036:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7037:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7038:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7039:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7040:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 7041:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 7042:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7043:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 7044:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7045:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7046:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7047:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7048:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7049:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7050:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7051:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7052:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7053:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7054:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 7055:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7056:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 7057:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7058:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7059:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7060:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7061:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7062:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7063:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7064:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7065:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7066:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 7067:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 7068:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7069:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 7070:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7071:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7072:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7073:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7074:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7075:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7076:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7077:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7078:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7079:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7080:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7081:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7082:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7083:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 7084:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7085:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7086:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 7087:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 7088:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 7089:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7090:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 7091:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7092:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7093:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7094:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7095:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7096:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 7097:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7098:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7099:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7100:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7101:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7102:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7103:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7104:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 7105:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 7106:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7107:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 7108:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 7109:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7110:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 7111:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7112:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7113:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7114:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 7115:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 7116:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 7117:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7118:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 7119:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7120:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7121:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7122:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7123:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7124:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7125:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7126:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7127:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7128:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7129:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7130:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7131:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7132:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7133:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7134:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7135:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 7136:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7137:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 7138:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 7139:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7140:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 7141:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7142:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7143:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7144:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 7145:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 7146:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 7147:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7148:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 7149:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7150:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7151:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7152:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7153:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7154:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7155:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7156:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7157:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 7158:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 7159:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7160:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 7161:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7162:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7163:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7164:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7165:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7166:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7167:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7168:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7169:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7170:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7171:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7172:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7173:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7174:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 7175:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7176:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7177:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7178:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 7179:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 7180:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7181:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 7182:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7183:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7184:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7185:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7186:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7187:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 7188:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7189:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7190:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7191:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7192:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7193:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7194:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7195:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7196:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 7197:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7198:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 7199:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 7200:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 7201:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 7202:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 7203:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7204:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7205:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7206:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 7207:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7208:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 7209:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 7210:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7211:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 7212:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7213:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7214:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7215:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 7216:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 7217:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 7218:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7219:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 7220:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7221:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7222:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7223:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7224:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7225:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7226:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7227:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7228:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 7229:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 7230:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7231:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 7232:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7233:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7234:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7235:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7236:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7237:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7238:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7239:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7240:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7241:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7242:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 7243:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7244:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 7245:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7246:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7247:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7248:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7249:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7250:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7251:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7252:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7253:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7254:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7255:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7256:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7257:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7258:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 7259:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7260:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7261:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7262:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 7263:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 7264:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7265:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 7266:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7267:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7268:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7269:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7270:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7271:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 7272:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7273:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7274:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7275:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7276:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7277:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7278:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7279:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7280:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 7281:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7282:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 7283:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 7284:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7285:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 7286:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7287:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7288:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7289:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 7290:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 7291:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 7292:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7293:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 7294:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7295:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7296:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7297:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7298:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7299:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7300:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7301:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7302:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7303:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7304:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7305:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7306:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7307:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7308:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7309:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7310:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 7311:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7312:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 7313:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 7314:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 7315:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 7316:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 7317:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7318:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7319:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 7320:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 7321:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7322:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 7323:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 7324:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7325:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 7326:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7327:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7328:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7329:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 7330:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 7331:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 7332:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7333:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 7334:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7335:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7336:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7337:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7338:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7339:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7340:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7341:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7342:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 7343:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
 7344:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7345:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 7346:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7347:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7348:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7349:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7350:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7351:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7352:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7353:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7354:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7355:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 7356:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 7357:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7358:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 7359:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7360:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7361:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7362:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7363:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7364:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7365:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7366:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7367:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7368:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7369:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 7370:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7371:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 7372:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7373:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7374:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7375:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7376:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7377:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7378:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7379:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7380:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7381:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7382:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7383:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7384:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7385:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 7386:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7387:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7388:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7389:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 7390:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 7391:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7392:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 7393:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7394:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7395:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7396:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7397:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7398:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 7399:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7400:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7401:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7402:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7403:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7404:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7405:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7406:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7407:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 7408:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7409:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 7410:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 7411:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7412:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 7413:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7414:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7415:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7416:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 7417:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 7418:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 7419:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7420:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 7421:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7422:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7423:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7424:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7425:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7426:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7427:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7428:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7429:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7430:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7431:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7432:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7433:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7434:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7435:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7436:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7437:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 7438:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7439:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 7440:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 7441:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7442:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 7443:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7444:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7445:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7446:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 7447:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 7448:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 7449:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7450:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 7451:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7452:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7453:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7454:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7455:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7456:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7457:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7458:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7459:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 7460:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 7461:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7462:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 7463:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7464:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7465:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7466:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7467:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7468:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7469:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7470:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7471:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7472:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7473:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7474:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7475:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7476:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 7477:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7478:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7479:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 7480:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 7481:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 7482:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7483:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 7484:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7485:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7486:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7487:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7488:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7489:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 7490:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7491:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7492:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7493:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7494:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7495:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7496:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7497:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7498:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 7499:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7500:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 7501:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 7502:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 7503:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 7504:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 7505:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7506:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7507:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 7508:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 7509:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7510:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 7511:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 7512:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 7513:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 7514:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 7515:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7516:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7517:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 7518:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 7519:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7520:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 7521:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 7522:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 7523:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 7524:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 7525:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7526:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7527:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
 7528:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
 7529:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7530:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
 7531:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
 7532:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7533:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
 7534:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7535:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7536:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7537:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 34 accepted 1
 7538:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
 7539:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=9  BUS_LOAD  MEM[64] accepted 1
 7540:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7541:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=7  BUS_LOAD  MEM[72] accepted 1
 7542:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7543:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7544:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7545:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7546:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7547:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7548:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7549:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7550:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
 7551:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 7 accepted 1
 7552:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7553:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
 7554:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7555:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7556:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7557:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7558:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7559:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7560:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7561:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7562:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7563:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
 7564:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
 7565:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7566:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 7567:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7568:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7569:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7570:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7571:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7572:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7573:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7574:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7575:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7576:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 7577:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
 7578:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7579:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 7580:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7581:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7582:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7583:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7584:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7585:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7586:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7587:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7588:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7589:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 7590:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 7591:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7592:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 7593:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7594:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7595:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7596:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7597:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7598:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7599:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7600:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7601:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7602:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7603:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 7604:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7605:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 7606:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7607:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7608:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7609:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7610:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7611:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7612:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7613:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7614:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7615:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 7616:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 7617:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7618:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 7619:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7620:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7621:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7622:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7623:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7624:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7625:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7626:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7627:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7628:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7629:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7630:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7631:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7632:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 7633:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7634:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7635:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 7636:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 7637:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 7638:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7639:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 7640:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7641:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7642:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7643:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7644:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7645:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 7646:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7647:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7648:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7649:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7650:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7651:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7652:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7653:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 7654:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 7655:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7656:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 7657:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 7658:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7659:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 7660:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7661:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7662:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7663:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 7664:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 7665:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 7666:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7667:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 7668:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7669:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7670:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7671:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7672:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7673:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7674:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7675:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7676:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7677:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7678:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7679:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7680:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7681:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7682:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7683:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7684:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 7685:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7686:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 7687:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 7688:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7689:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 7690:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7691:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7692:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7693:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 7694:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 7695:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 7696:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7697:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 7698:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7699:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7700:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7701:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7702:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7703:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7704:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7705:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7706:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 7707:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 7708:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7709:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 7710:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7711:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7712:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7713:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7714:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7715:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7716:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7717:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7718:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7719:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7720:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7721:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7722:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7723:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 7724:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7725:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7726:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7727:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 7728:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 7729:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7730:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 7731:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7732:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7733:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7734:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7735:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7736:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 7737:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7738:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7739:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7740:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7741:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7742:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7743:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7744:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7745:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 7746:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7747:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 7748:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 7749:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 7750:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 7751:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 7752:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7753:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7754:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7755:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 7756:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7757:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 7758:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 7759:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7760:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 7761:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7762:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7763:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7764:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 7765:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 7766:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 7767:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7768:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 7769:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7770:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7771:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7772:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7773:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7774:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7775:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7776:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7777:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 7778:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 7779:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7780:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 7781:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7782:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7783:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7784:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7785:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7786:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7787:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7788:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7789:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7790:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7791:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 7792:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7793:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 7794:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7795:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7796:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7797:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7798:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7799:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7800:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7801:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7802:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7803:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7804:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7805:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7806:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7807:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 7808:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7809:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7810:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7811:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 7812:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 7813:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7814:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 7815:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7816:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7817:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7818:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7819:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7820:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 7821:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7822:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7823:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7824:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7825:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7826:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7827:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7828:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7829:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 7830:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7831:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 7832:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 7833:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7834:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 7835:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7836:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7837:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7838:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 7839:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 7840:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 7841:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7842:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 7843:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7844:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7845:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7846:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7847:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7848:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7849:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7850:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7851:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7852:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7853:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7854:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7855:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7856:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7857:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7858:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7859:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 7860:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7861:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 7862:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 7863:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 7864:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 7865:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 7866:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7867:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7868:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 7869:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 7870:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7871:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 7872:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 7873:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7874:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 7875:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7876:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7877:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7878:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 7879:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 7880:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 7881:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7882:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 7883:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7884:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7885:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7886:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7887:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7888:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7889:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7890:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7891:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 7892:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
 7893:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7894:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 7895:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7896:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7897:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7898:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7899:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7900:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7901:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7902:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7903:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7904:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 7905:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 7906:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7907:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 7908:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7909:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7910:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7911:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7912:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7913:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7914:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7915:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 7916:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 7917:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 7918:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 7919:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 7920:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 7921:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7922:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 7923:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 7924:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7925:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7926:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7927:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7928:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7929:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7930:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7931:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7932:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7933:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7934:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 7935:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7936:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7937:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 7938:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 7939:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 7940:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7941:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 7942:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7943:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7944:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7945:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7946:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7947:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 7948:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7949:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7950:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7951:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7952:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7953:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7954:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7955:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 7956:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 7957:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7958:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 7959:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 7960:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7961:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 7962:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7963:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7964:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7965:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 7966:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 7967:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 7968:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7969:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 7970:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 7971:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 7972:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 7973:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 7974:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 7975:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 7976:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 7977:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 7978:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7979:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 7980:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 7981:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 7982:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 7983:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 7984:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 7985:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 7986:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 7987:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 7988:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 7989:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 7990:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 7991:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 7992:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 7993:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 7994:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 7995:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 7996:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 7997:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 7998:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 7999:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 8000:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8001:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8002:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8003:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8004:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8005:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8006:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8007:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8008:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 8009:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 8010:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8011:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 8012:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8013:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8014:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8015:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8016:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8017:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8018:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8019:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8020:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8021:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8022:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8023:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8024:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8025:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 8026:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8027:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8028:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 8029:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 8030:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 8031:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8032:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 8033:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8034:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8035:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8036:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8037:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8038:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 8039:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8040:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8041:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8042:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8043:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8044:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8045:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8046:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8047:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 8048:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8049:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 8050:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 8051:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 8052:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 8053:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 8054:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8055:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8056:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 8057:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 8058:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8059:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 8060:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 8061:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 8062:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 8063:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 8064:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8065:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8066:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 8067:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 8068:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8069:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 8070:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 8071:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8072:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 8073:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8074:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8075:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8076:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
 8077:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
 8078:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
 8079:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8080:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
 8081:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8082:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8083:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8084:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8085:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8086:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8087:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8088:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8089:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
 8090:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
 8091:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8092:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 8093:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8094:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8095:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8096:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8097:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8098:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8099:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8100:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8101:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8102:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 8103:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
 8104:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8105:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 8106:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8107:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8108:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8109:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8110:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8111:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8112:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8113:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8114:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8115:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 8116:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 8117:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8118:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 8119:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8120:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8121:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8122:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8123:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8124:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8125:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8126:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8127:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8128:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 8129:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 8130:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8131:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 8132:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8133:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8134:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8135:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8136:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8137:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8138:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8139:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8140:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8141:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8142:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8143:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8144:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8145:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 8146:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8147:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8148:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 8149:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 8150:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 8151:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8152:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 8153:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8154:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8155:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8156:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8157:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8158:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 8159:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8160:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8161:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8162:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8163:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8164:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8165:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8166:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 8167:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 8168:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8169:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 8170:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 8171:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8172:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 8173:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8174:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8175:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8176:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 8177:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 8178:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 8179:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8180:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 8181:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8182:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8183:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8184:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8185:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8186:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8187:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8188:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8189:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8190:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8191:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8192:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8193:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8194:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8195:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8196:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8197:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 8198:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8199:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 8200:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 8201:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8202:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 8203:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8204:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8205:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8206:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 8207:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 8208:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 8209:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8210:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 8211:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8212:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8213:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8214:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8215:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8216:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8217:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8218:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8219:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 8220:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 8221:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8222:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 8223:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8224:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8225:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8226:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8227:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8228:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8229:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8230:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8231:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8232:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8233:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8234:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8235:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8236:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 8237:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8238:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8239:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 8240:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 8241:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 8242:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8243:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 8244:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8245:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8246:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8247:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8248:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8249:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 8250:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8251:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8252:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8253:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8254:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8255:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8256:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8257:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8258:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 8259:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8260:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 8261:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 8262:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 8263:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 8264:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 8265:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8266:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8267:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 8268:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 8269:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8270:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 8271:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 8272:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8273:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 8274:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8275:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8276:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8277:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
 8278:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 8279:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 8280:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8281:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 8282:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8283:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8284:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8285:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8286:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8287:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8288:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8289:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8290:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 8291:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
 8292:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8293:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 8294:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8295:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8296:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8297:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8298:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8299:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8300:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8301:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8302:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8303:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 8304:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 8305:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8306:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 8307:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8308:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8309:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8310:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8311:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8312:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8313:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8314:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8315:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8316:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8317:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8318:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8319:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8320:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 8321:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8322:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8323:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 8324:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 8325:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 8326:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8327:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 8328:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8329:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8330:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8331:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8332:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8333:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 8334:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8335:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8336:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8337:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8338:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8339:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8340:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8341:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8342:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 8343:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8344:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 8345:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 8346:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8347:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 8348:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8349:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8350:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8351:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
 8352:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 8353:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 8354:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8355:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 8356:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8357:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8358:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8359:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8360:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8361:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8362:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8363:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8364:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8365:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8366:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8367:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8368:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8369:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8370:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8371:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 8372:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 8373:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8374:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 8375:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 8376:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 8377:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 8378:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 8379:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8380:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8381:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 8382:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 8383:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8384:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 8385:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 8386:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 8387:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 8388:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 8389:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8390:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8391:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
 8392:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
 8393:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8394:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
 8395:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
 8396:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 8397:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
 8398:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 8399:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8400:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8401:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
 8402:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=34  BUS_LOAD  MEM[80] accepted 1
 8403:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8404:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=55  BUS_LOAD  MEM[88] accepted 1
 8405:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
 8406:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8407:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
 8408:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8409:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8410:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8411:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3976] = 55 accepted 1
 8412:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3968] accepted 1
 8413:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=10  BUS_LOAD  MEM[64] accepted 1
 8414:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8415:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=8  BUS_LOAD  MEM[72] accepted 1
 8416:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8417:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8418:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8419:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8420:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8421:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8422:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8423:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8424:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 72 accepted 1
 8425:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 8 accepted 1
 8426:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8427:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
 8428:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8429:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8430:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8431:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8432:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8433:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8434:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8435:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8436:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8437:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
 8438:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 7 accepted 1
 8439:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8440:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
 8441:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8442:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8443:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8444:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8445:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8446:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8447:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8448:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8449:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8450:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
 8451:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
 8452:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8453:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 8454:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8455:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8456:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8457:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8458:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8459:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8460:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8461:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8462:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8463:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 8464:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
 8465:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8466:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 8467:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8468:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8469:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8470:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8471:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8472:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8473:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8474:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8475:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8476:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 8477:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
 8478:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8479:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 8480:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8481:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8482:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8483:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8484:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8485:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8486:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8487:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8488:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8489:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 8490:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
 8491:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8492:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 8493:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8494:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8495:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8496:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8497:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8498:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8499:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8500:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8501:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8502:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 8503:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
 8504:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8505:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 8506:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8507:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8508:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8509:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8510:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8511:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8512:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8513:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8514:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8515:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8516:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8517:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8518:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8519:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 8520:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8521:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8522:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
 8523:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
 8524:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 8525:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8526:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 8527:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8528:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8529:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8530:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8531:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8532:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 8533:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8534:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8535:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8536:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8537:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8538:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8539:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8540:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
 8541:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 8542:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8543:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 8544:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
 8545:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8546:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
 8547:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8548:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8549:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8550:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
 8551:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 8552:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 8553:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8554:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 8555:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8556:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8557:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8558:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8559:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8560:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8561:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8562:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8563:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8564:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8565:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8566:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8567:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8568:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8569:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8570:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 8571:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 8572:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8573:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 8574:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 8575:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8576:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 8577:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8578:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8579:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8580:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
 8581:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 8582:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 8583:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8584:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 8585:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8586:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8587:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8588:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8589:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8590:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8591:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8592:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8593:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
 8594:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 8595:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8596:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 8597:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8598:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8599:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8600:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8601:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8602:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8603:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8604:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8605:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8606:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8607:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8608:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8609:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8610:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 8611:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8612:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8613:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 8614:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 8615:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 8616:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8617:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 8618:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8619:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8620:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8621:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8622:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8623:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 8624:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8625:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8626:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8627:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8628:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8629:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8630:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8631:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 8632:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 8633:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8634:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 8635:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 8636:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 8637:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 8638:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 8639:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8640:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8641:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8642:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 8643:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8644:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 8645:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 8646:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8647:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 8648:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8649:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8650:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8651:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
 8652:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 8653:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 8654:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8655:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 8656:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8657:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8658:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8659:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8660:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8661:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8662:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8663:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8664:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 8665:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 8666:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8667:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 8668:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8669:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8670:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8671:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8672:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8673:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8674:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8675:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8676:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8677:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 8678:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 8679:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8680:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 8681:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8682:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8683:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8684:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8685:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8686:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8687:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8688:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8689:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8690:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8691:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8692:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8693:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8694:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 8695:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8696:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8697:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 8698:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 8699:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 8700:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8701:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 8702:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8703:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8704:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8705:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8706:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8707:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 8708:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8709:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8710:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8711:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8712:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8713:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8714:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8715:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 8716:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 8717:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8718:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 8719:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 8720:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8721:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 8722:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8723:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8724:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8725:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 8726:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 8727:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 8728:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8729:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 8730:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8731:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8732:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8733:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8734:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8735:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8736:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8737:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8738:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8739:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8740:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8741:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8742:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8743:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8744:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8745:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8746:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 8747:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8748:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 8749:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 8750:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 8751:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 8752:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 8753:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8754:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8755:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 8756:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 8757:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8758:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 8759:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 8760:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8761:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 8762:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8763:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8764:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8765:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
 8766:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 8767:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 8768:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8769:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 8770:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8771:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8772:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8773:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8774:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8775:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8776:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8777:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8778:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 8779:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
 8780:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8781:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 8782:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8783:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8784:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8785:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8786:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8787:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8788:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8789:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8790:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8791:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 8792:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 8793:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8794:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 8795:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8796:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8797:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8798:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8799:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8800:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8801:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8802:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8803:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8804:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 8805:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 8806:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8807:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 8808:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8809:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8810:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8811:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8812:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8813:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8814:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8815:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8816:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8817:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8818:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8819:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8820:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8821:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 8822:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8823:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8824:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 8825:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 8826:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 8827:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8828:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 8829:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8830:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8831:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8832:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8833:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8834:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 8835:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8836:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8837:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8838:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8839:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8840:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8841:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8842:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 8843:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 8844:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8845:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 8846:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 8847:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8848:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 8849:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8850:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8851:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8852:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 8853:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 8854:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 8855:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8856:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 8857:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8858:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8859:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8860:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8861:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8862:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8863:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8864:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8865:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8866:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8867:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8868:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8869:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8870:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8871:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8872:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8873:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 8874:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8875:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 8876:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 8877:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8878:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 8879:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8880:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8881:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8882:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 8883:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 8884:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 8885:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8886:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 8887:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8888:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8889:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8890:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8891:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8892:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8893:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8894:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8895:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 8896:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 8897:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8898:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 8899:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8900:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8901:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8902:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8903:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8904:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8905:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8906:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 8907:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 8908:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8909:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8910:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8911:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8912:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 8913:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8914:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8915:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 8916:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 8917:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 8918:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8919:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 8920:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8921:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8922:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8923:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8924:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8925:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 8926:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8927:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 8928:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 8929:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 8930:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 8931:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8932:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8933:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 8934:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 8935:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8936:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 8937:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 8938:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 8939:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 8940:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 8941:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8942:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8943:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 8944:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 8945:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8946:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 8947:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 8948:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 8949:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 8950:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 8951:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 8952:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 8953:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 8954:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 8955:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 8956:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 8957:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 8958:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 8959:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 8960:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 8961:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8962:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 8963:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
 8964:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
 8965:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
 8966:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 8967:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
 8968:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 8969:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 8970:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8971:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8972:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8973:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8974:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8975:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8976:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
 8977:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
 8978:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8979:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 8980:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8981:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8982:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8983:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8984:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8985:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8986:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 8987:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 8988:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 8989:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 8990:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
 8991:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 8992:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 8993:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 8994:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 8995:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 8996:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 8997:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 8998:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 8999:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9000:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9001:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9002:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 9003:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 9004:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9005:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 9006:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9007:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9008:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9009:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9010:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9011:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9012:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9013:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9014:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9015:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 9016:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 9017:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9018:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 9019:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9020:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9021:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9022:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9023:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9024:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9025:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9026:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9027:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9028:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9029:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9030:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9031:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9032:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 9033:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9034:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9035:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 9036:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 9037:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 9038:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9039:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 9040:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9041:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9042:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9043:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9044:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9045:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 9046:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9047:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9048:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9049:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9050:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9051:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9052:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9053:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 9054:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 9055:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9056:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 9057:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 9058:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9059:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 9060:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9061:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9062:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9063:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 9064:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 9065:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 9066:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9067:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 9068:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9069:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9070:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9071:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9072:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9073:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9074:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9075:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9076:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9077:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9078:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9079:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9080:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9081:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9082:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9083:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9084:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 9085:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9086:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 9087:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 9088:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9089:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 9090:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9091:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9092:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9093:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 9094:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 9095:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 9096:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9097:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 9098:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9099:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9100:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9101:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9102:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9103:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9104:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9105:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9106:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 9107:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 9108:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9109:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 9110:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9111:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9112:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9113:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9114:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9115:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9116:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9117:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9118:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9119:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9120:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9121:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9122:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9123:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 9124:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9125:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9126:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 9127:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 9128:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 9129:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9130:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 9131:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9132:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9133:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9134:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9135:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9136:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 9137:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9138:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9139:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9140:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9141:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9142:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9143:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9144:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9145:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 9146:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9147:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 9148:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 9149:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 9150:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 9151:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 9152:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9153:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9154:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 9155:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 9156:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9157:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 9158:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 9159:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9160:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 9161:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9162:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9163:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9164:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
 9165:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 9166:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 9167:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9168:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 9169:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9170:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9171:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9172:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9173:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9174:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9175:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9176:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9177:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 9178:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
 9179:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9180:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 9181:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9182:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9183:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9184:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9185:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9186:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9187:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9188:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9189:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9190:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 9191:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 9192:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9193:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 9194:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9195:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9196:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9197:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9198:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9199:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9200:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9201:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9202:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9203:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9204:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9205:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9206:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9207:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 9208:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9209:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9210:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 9211:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 9212:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 9213:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9214:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 9215:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9216:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9217:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9218:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9219:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9220:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 9221:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9222:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9223:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9224:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9225:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9226:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9227:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9228:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9229:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 9230:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9231:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 9232:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 9233:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9234:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 9235:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9236:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9237:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9238:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
 9239:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 9240:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 9241:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9242:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 9243:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9244:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9245:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9246:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9247:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9248:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9249:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9250:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9251:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9252:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9253:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9254:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9255:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9256:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9257:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9258:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 9259:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 9260:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9261:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 9262:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 9263:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 9264:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 9265:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 9266:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9267:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9268:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 9269:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 9270:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9271:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 9272:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 9273:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 9274:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 9275:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 9276:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9277:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9278:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
 9279:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
 9280:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9281:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
 9282:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
 9283:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9284:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
 9285:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9286:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9287:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9288:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
 9289:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
 9290:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
 9291:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9292:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
 9293:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9294:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9295:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9296:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9297:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9298:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9299:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9300:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9301:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
 9302:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 6 accepted 1
 9303:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9304:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 9305:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9306:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9307:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9308:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9309:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9310:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9311:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9312:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9313:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9314:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
 9315:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
 9316:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9317:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 9318:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9319:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9320:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9321:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9322:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9323:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9324:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9325:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9326:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9327:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 9328:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
 9329:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9330:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 9331:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9332:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9333:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9334:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9335:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9336:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9337:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9338:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9339:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9340:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 9341:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
 9342:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9343:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 9344:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9345:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9346:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9347:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9348:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9349:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9350:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9351:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9352:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9353:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 9354:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
 9355:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9356:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 9357:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9358:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9359:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9360:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9361:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9362:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9363:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9364:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9365:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9366:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9367:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9368:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9369:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9370:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 9371:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9372:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9373:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
 9374:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
 9375:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 9376:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9377:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 9378:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9379:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9380:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9381:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9382:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9383:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 9384:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9385:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9386:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9387:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9388:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9389:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9390:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9391:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
 9392:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 9393:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9394:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 9395:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
 9396:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9397:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
 9398:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9399:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9400:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9401:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
 9402:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 9403:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 9404:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9405:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 9406:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9407:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9408:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9409:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9410:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9411:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9412:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9413:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9414:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9415:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9416:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9417:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9418:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9419:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9420:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9421:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9422:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 9423:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9424:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 9425:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 9426:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9427:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 9428:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9429:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9430:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9431:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
 9432:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 9433:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 9434:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9435:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 9436:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9437:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9438:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9439:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9440:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9441:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9442:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9443:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9444:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
 9445:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 9446:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9447:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 9448:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9449:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9450:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9451:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9452:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9453:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9454:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9455:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9456:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9457:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9458:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9459:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9460:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9461:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 9462:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9463:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9464:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 9465:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 9466:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 9467:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9468:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 9469:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9470:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9471:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9472:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9473:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9474:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 9475:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9476:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9477:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9478:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9479:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9480:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9481:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9482:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9483:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 9484:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9485:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 9486:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 9487:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 9488:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 9489:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 9490:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9491:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9492:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 9493:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 9494:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9495:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 9496:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 9497:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9498:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 9499:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9500:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9501:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9502:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
 9503:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 9504:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
 9505:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9506:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
 9507:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9508:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9509:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9510:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9511:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9512:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9513:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9514:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9515:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 9516:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
 9517:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9518:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 9519:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9520:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9521:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9522:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9523:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9524:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9525:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9526:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9527:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9528:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 9529:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 9530:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9531:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 9532:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9533:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9534:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9535:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9536:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9537:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9538:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9539:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9540:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9541:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9542:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9543:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9544:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9545:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 9546:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9547:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9548:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 9549:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 9550:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 9551:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9552:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 9553:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9554:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9555:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9556:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9557:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9558:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 9559:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9560:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9561:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9562:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9563:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9564:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9565:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9566:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9567:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 9568:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9569:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 9570:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 9571:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9572:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 9573:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9574:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9575:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9576:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
 9577:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 9578:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 9579:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9580:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 9581:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9582:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9583:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9584:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9585:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9586:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9587:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9588:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9589:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9590:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9591:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9592:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9593:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9594:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9595:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9596:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 9597:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 9598:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9599:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 9600:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 9601:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 9602:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 9603:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 9604:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9605:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9606:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 9607:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
 9608:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9609:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
 9610:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 9611:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9612:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 9613:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9614:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9615:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9616:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
 9617:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
 9618:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
 9619:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9620:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
 9621:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9622:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9623:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9624:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9625:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9626:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9627:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9628:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9629:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
 9630:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
 9631:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9632:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 9633:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9634:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9635:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9636:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9637:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9638:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9639:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9640:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9641:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9642:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 9643:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
 9644:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9645:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 9646:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9647:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9648:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9649:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9650:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9651:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9652:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9653:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9654:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9655:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 9656:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
 9657:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9658:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 9659:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9660:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9661:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9662:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9663:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9664:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9665:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9666:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9667:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9668:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9669:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9670:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9671:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9672:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 9673:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9674:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9675:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
 9676:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
 9677:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 9678:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9679:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 9680:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9681:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9682:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9683:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9684:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9685:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 9686:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9687:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9688:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9689:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9690:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9691:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9692:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9693:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
 9694:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 9695:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9696:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 9697:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
 9698:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9699:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
 9700:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9701:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9702:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9703:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
 9704:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 9705:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
 9706:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9707:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
 9708:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9709:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9710:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9711:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9712:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9713:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9714:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9715:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9716:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9717:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9718:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9719:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9720:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9721:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9722:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9723:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 9724:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
 9725:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9726:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
 9727:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 9728:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9729:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 9730:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9731:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9732:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9733:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
 9734:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
 9735:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
 9736:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9737:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
 9738:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9739:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9740:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9741:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9742:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9743:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9744:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9745:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9746:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
 9747:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
 9748:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9749:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 9750:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9751:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9752:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9753:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9754:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9755:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9756:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9757:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9758:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9759:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9760:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9761:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9762:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9763:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 9764:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9765:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9766:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
 9767:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
 9768:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 9769:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9770:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 9771:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9772:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9773:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9774:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9775:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9776:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
 9777:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9778:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9779:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9780:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9781:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
 9782:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9783:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9784:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
 9785:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
 9786:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9787:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
 9788:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
 9789:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 9790:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
 9791:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 9792:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9793:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9794:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
 9795:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
 9796:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9797:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
 9798:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
 9799:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 9800:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
 9801:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 9802:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9803:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9804:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
 9805:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
 9806:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9807:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
 9808:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
 9809:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 9810:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
 9811:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 9812:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9813:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9814:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
 9815:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
 9816:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9817:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
 9818:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
 9819:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 9820:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
 9821:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 9822:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9823:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9824:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3976] accepted 1
 9825:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=55  BUS_LOAD  MEM[80] accepted 1
 9826:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9827:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=89  BUS_LOAD  MEM[88] accepted 1
 9828:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3992] accepted 1
 9829:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
 9830:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4000  BUS_LOAD  MEM[96] accepted 1
 9831:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
 9832:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
 9833:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
 9834:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[4008] accepted 1
 9835:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=144  BUS_LOAD  MEM[80] accepted 1
 9836:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
 9837:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=233  BUS_LOAD  MEM[88] accepted 1
 9838:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[4024] accepted 1
 9839:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
 9840:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4032  BUS_LOAD  MEM[96] accepted 1
 9841:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
 9842:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9843:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9844:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[4040] = 233 accepted 1
 9845:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[4032] accepted 1
 9846:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=13  BUS_LOAD  MEM[64] accepted 1
 9847:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9848:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=11  BUS_LOAD  MEM[72] accepted 1
 9849:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
 9850:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
 9851:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9852:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9853:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9854:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9855:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9856:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9857:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=4000  BUS_STORE MEM[4024] = 72 accepted 1
 9858:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[4000] = 11 accepted 1
 9859:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9860:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=10  BUS_LOAD  MEM[56] accepted 1
 9861:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9862:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9863:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9864:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9865:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9866:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9867:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9868:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9869:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9870:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3968  BUS_STORE MEM[3992] = 56 accepted 1
 9871:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3968] = 10 accepted 1
 9872:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9873:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=9  BUS_LOAD  MEM[56] accepted 1
 9874:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9875:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9876:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9877:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9878:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9879:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9880:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9881:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9882:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9883:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 56 accepted 1
 9884:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 9 accepted 1
 9885:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9886:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=8  BUS_LOAD  MEM[56] accepted 1
 9887:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9888:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9889:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9890:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9891:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9892:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9893:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9894:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9895:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9896:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
 9897:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 8 accepted 1
 9898:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9899:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
 9900:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9901:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9902:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9903:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9904:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9905:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9906:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9907:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9908:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9909:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
 9910:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 7 accepted 1
 9911:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9912:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
 9913:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9914:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9915:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9916:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9917:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9918:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9919:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9920:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9921:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9922:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
 9923:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 6 accepted 1
 9924:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9925:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
 9926:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9927:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9928:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9929:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9930:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9931:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9932:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9933:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9934:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9935:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
 9936:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 5 accepted 1
 9937:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9938:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
 9939:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9940:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9941:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9942:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9943:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9944:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9945:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9946:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9947:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9948:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
 9949:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 4 accepted 1
 9950:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9951:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
 9952:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9953:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9954:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9955:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9956:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9957:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9958:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9959:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9960:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9961:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
 9962:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 3 accepted 1
 9963:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9964:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
 9965:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9966:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9967:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9968:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9969:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9970:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9971:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9972:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
 9973:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
 9974:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
 9975:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
 9976:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
 9977:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
 9978:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9979:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
 9980:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
 9981:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
 9982:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
 9983:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
 9984:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
 9985:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
 9986:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
 9987:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9988:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
 9989:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
 9990:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
 9991:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
 9992:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
 9993:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
 9994:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
 9995:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
 9996:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
 9997:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
 9998:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
 9999:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10000:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10001:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10002:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10003:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10004:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
10005:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10006:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10007:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10008:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10009:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10010:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10011:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10012:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
10013:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
10014:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10015:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
10016:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
10017:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10018:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
10019:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10020:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10021:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10022:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
10023:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
10024:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
10025:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10026:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
10027:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10028:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10029:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10030:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10031:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10032:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10033:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10034:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10035:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10036:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10037:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10038:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10039:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10040:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10041:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10042:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
10043:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
10044:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10045:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
10046:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
10047:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10048:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
10049:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10050:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10051:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10052:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
10053:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
10054:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
10055:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10056:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
10057:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10058:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10059:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10060:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10061:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10062:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10063:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10064:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10065:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 72 accepted 1
10066:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
10067:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10068:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
10069:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10070:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10071:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10072:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10073:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10074:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10075:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10076:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10077:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10078:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10079:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10080:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10081:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10082:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
10083:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10084:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10085:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
10086:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
10087:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
10088:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10089:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
10090:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10091:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10092:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10093:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10094:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10095:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
10096:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10097:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10098:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10099:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10100:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10101:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10102:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10103:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
10104:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
10105:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10106:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
10107:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
10108:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
10109:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
10110:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
10111:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10112:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10113:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
10114:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
10115:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10116:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
10117:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
10118:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10119:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
10120:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10121:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10122:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10123:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
10124:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
10125:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
10126:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10127:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
10128:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10129:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10130:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10131:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10132:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10133:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10134:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10135:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10136:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
10137:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
10138:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10139:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
10140:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10141:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10142:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10143:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10144:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10145:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10146:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10147:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10148:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10149:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
10150:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
10151:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10152:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
10153:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10154:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10155:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10156:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10157:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10158:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10159:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10160:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10161:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10162:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10163:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10164:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10165:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10166:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
10167:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10168:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10169:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
10170:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
10171:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
10172:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10173:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
10174:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10175:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10176:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10177:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10178:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10179:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
10180:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10181:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10182:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10183:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10184:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10185:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10186:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10187:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
10188:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
10189:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10190:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
10191:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
10192:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10193:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
10194:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10195:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10196:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10197:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
10198:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
10199:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
10200:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10201:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
10202:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10203:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10204:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10205:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10206:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10207:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10208:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10209:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10210:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10211:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10212:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10213:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10214:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10215:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10216:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10217:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
10218:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
10219:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10220:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
10221:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
10222:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
10223:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
10224:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
10225:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10226:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10227:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
10228:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
10229:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10230:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
10231:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
10232:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10233:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
10234:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10235:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10236:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10237:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
10238:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
10239:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
10240:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10241:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
10242:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10243:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10244:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10245:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10246:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10247:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10248:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10249:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10250:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
10251:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
10252:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10253:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
10254:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10255:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10256:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10257:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10258:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10259:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10260:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10261:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10262:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10263:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
10264:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
10265:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10266:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
10267:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10268:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10269:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10270:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10271:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10272:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10273:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10274:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10275:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10276:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
10277:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
10278:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10279:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
10280:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10281:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10282:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10283:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10284:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10285:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10286:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10287:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10288:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10289:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10290:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10291:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10292:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10293:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
10294:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10295:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10296:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
10297:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
10298:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
10299:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10300:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
10301:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10302:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10303:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10304:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10305:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10306:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
10307:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10308:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10309:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10310:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10311:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10312:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10313:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10314:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
10315:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
10316:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10317:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
10318:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
10319:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10320:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
10321:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10322:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10323:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10324:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
10325:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
10326:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
10327:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10328:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
10329:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10330:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10331:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10332:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10333:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10334:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10335:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10336:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10337:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10338:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10339:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10340:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10341:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10342:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10343:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10344:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
10345:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
10346:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10347:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
10348:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
10349:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10350:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
10351:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10352:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10353:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10354:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
10355:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
10356:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
10357:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10358:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
10359:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10360:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10361:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10362:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10363:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10364:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10365:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10366:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10367:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
10368:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
10369:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10370:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
10371:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10372:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10373:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10374:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10375:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10376:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10377:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10378:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10379:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10380:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10381:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10382:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10383:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10384:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
10385:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10386:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10387:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
10388:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
10389:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
10390:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10391:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
10392:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10393:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10394:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10395:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10396:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10397:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
10398:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10399:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10400:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10401:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10402:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10403:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10404:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10405:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
10406:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
10407:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10408:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
10409:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
10410:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
10411:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
10412:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
10413:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10414:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10415:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
10416:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
10417:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10418:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
10419:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
10420:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
10421:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
10422:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
10423:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10424:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10425:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
10426:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
10427:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10428:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
10429:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
10430:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10431:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
10432:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10433:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10434:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10435:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
10436:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
10437:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
10438:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10439:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
10440:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10441:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10442:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10443:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10444:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10445:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10446:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10447:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10448:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
10449:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
10450:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10451:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
10452:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10453:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10454:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10455:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10456:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10457:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10458:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10459:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10460:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10461:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
10462:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
10463:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10464:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
10465:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10466:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10467:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10468:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10469:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10470:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10471:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10472:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10473:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10474:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
10475:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
10476:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10477:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
10478:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10479:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10480:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10481:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10482:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10483:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10484:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10485:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10486:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10487:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
10488:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
10489:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10490:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
10491:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10492:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10493:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10494:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10495:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10496:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10497:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10498:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10499:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10500:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10501:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10502:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10503:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10504:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
10505:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10506:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10507:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
10508:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
10509:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
10510:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10511:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
10512:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10513:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10514:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10515:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10516:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10517:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
10518:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10519:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10520:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10521:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10522:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10523:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10524:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10525:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
10526:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
10527:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10528:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
10529:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
10530:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10531:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
10532:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10533:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10534:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10535:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
10536:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
10537:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
10538:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10539:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
10540:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10541:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10542:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10543:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10544:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10545:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10546:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10547:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10548:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10549:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10550:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10551:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10552:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10553:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10554:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10555:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
10556:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
10557:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10558:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
10559:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
10560:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10561:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
10562:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10563:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10564:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10565:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
10566:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
10567:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
10568:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10569:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
10570:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10571:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10572:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10573:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10574:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10575:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10576:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10577:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10578:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
10579:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
10580:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10581:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
10582:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10583:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10584:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10585:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10586:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10587:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10588:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10589:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10590:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10591:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10592:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10593:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10594:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10595:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
10596:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10597:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10598:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
10599:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
10600:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
10601:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10602:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
10603:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10604:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10605:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10606:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10607:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10608:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
10609:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10610:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10611:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10612:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10613:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10614:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10615:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10616:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
10617:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
10618:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10619:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
10620:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
10621:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
10622:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
10623:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
10624:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10625:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10626:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
10627:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
10628:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10629:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
10630:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
10631:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10632:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
10633:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10634:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10635:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10636:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
10637:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
10638:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
10639:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10640:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
10641:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10642:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10643:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10644:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10645:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10646:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10647:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10648:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10649:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
10650:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
10651:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10652:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
10653:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10654:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10655:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10656:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10657:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10658:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10659:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10660:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10661:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10662:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
10663:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
10664:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10665:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
10666:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10667:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10668:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10669:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10670:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10671:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10672:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10673:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10674:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10675:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10676:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10677:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10678:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10679:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
10680:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10681:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10682:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
10683:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
10684:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
10685:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10686:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
10687:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10688:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10689:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10690:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10691:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10692:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
10693:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10694:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10695:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10696:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10697:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10698:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10699:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10700:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
10701:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
10702:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10703:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
10704:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
10705:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10706:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
10707:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10708:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10709:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10710:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
10711:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
10712:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
10713:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10714:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
10715:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10716:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10717:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10718:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10719:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10720:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10721:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10722:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10723:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10724:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10725:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10726:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10727:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10728:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10729:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10730:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
10731:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
10732:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10733:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
10734:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
10735:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
10736:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
10737:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
10738:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10739:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10740:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
10741:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
10742:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10743:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
10744:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
10745:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
10746:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
10747:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
10748:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10749:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10750:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
10751:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
10752:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10753:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
10754:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
10755:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10756:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
10757:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10758:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10759:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10760:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 21 accepted 1
10761:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
10762:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
10763:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10764:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
10765:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10766:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10767:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10768:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10769:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10770:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10771:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10772:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10773:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
10774:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
10775:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10776:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
10777:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10778:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10779:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10780:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10781:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10782:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10783:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10784:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10785:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10786:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
10787:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
10788:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10789:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
10790:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10791:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10792:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10793:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10794:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10795:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10796:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10797:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10798:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10799:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
10800:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
10801:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10802:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
10803:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10804:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10805:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10806:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10807:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10808:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10809:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10810:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10811:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10812:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
10813:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
10814:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10815:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
10816:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10817:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10818:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10819:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10820:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10821:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10822:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10823:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10824:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10825:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
10826:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
10827:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10828:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
10829:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10830:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10831:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10832:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10833:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10834:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10835:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10836:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10837:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10838:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10839:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10840:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10841:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10842:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
10843:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10844:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10845:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
10846:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
10847:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
10848:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10849:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
10850:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10851:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10852:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10853:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10854:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10855:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
10856:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10857:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10858:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10859:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10860:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10861:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10862:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10863:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
10864:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
10865:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10866:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
10867:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
10868:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10869:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
10870:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10871:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10872:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10873:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
10874:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
10875:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
10876:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10877:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
10878:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10879:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10880:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10881:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10882:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10883:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10884:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10885:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10886:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10887:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10888:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10889:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10890:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10891:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10892:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10893:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
10894:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
10895:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10896:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
10897:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
10898:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10899:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
10900:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10901:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10902:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10903:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
10904:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
10905:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
10906:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10907:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
10908:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10909:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10910:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10911:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10912:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10913:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10914:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10915:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10916:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
10917:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
10918:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10919:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
10920:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10921:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10922:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10923:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10924:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10925:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10926:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10927:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
10928:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
10929:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10930:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10931:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10932:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10933:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
10934:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10935:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10936:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
10937:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
10938:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
10939:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10940:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
10941:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10942:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10943:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10944:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10945:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10946:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
10947:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10948:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
10949:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
10950:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
10951:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
10952:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10953:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10954:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
10955:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
10956:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10957:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
10958:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
10959:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
10960:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
10961:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
10962:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
10963:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
10964:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
10965:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
10966:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
10967:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
10968:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
10969:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
10970:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
10971:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
10972:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10973:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
10974:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
10975:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
10976:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
10977:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
10978:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
10979:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
10980:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
10981:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10982:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10983:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10984:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10985:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10986:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
10987:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
10988:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
10989:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
10990:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
10991:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
10992:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
10993:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
10994:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
10995:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
10996:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
10997:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
10998:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
10999:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11000:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
11001:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
11002:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11003:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
11004:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11005:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11006:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11007:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11008:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11009:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11010:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11011:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11012:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11013:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11014:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11015:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11016:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11017:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
11018:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11019:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11020:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11021:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
11022:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
11023:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11024:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
11025:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11026:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11027:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11028:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11029:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11030:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
11031:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11032:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11033:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11034:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11035:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11036:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11037:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11038:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
11039:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
11040:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11041:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
11042:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
11043:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11044:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
11045:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11046:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11047:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11048:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
11049:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
11050:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
11051:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11052:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
11053:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11054:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11055:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11056:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11057:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11058:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11059:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11060:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11061:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11062:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11063:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11064:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11065:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11066:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11067:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11068:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
11069:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
11070:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11071:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
11072:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
11073:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
11074:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
11075:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
11076:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11077:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11078:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
11079:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
11080:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11081:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
11082:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
11083:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11084:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
11085:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11086:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11087:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11088:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
11089:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
11090:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
11091:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11092:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
11093:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11094:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11095:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11096:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11097:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11098:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11099:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11100:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11101:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
11102:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
11103:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11104:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
11105:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11106:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11107:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11108:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11109:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11110:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11111:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11112:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11113:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11114:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
11115:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
11116:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11117:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
11118:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11119:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11120:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11121:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11122:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11123:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11124:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11125:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11126:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11127:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
11128:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
11129:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11130:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
11131:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11132:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11133:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11134:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11135:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11136:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11137:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11138:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11139:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11140:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11141:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11142:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11143:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11144:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
11145:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11146:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11147:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11148:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
11149:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
11150:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11151:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
11152:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11153:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11154:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11155:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11156:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11157:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
11158:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11159:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11160:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11161:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11162:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11163:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11164:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11165:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
11166:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
11167:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11168:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
11169:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
11170:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11171:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
11172:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11173:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11174:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11175:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
11176:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
11177:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
11178:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11179:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
11180:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11181:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11182:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11183:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11184:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11185:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11186:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11187:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11188:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11189:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11190:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11191:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11192:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11193:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11194:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11195:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
11196:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
11197:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11198:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
11199:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
11200:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11201:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
11202:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11203:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11204:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11205:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
11206:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
11207:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
11208:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11209:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
11210:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11211:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11212:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11213:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11214:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11215:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11216:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11217:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11218:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
11219:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
11220:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11221:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
11222:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11223:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11224:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11225:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11226:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11227:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11228:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11229:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11230:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11231:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11232:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11233:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11234:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11235:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
11236:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11237:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11238:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
11239:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
11240:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
11241:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11242:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
11243:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11244:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11245:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11246:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11247:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11248:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
11249:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11250:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11251:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11252:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11253:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11254:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11255:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11256:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
11257:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
11258:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11259:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
11260:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
11261:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
11262:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
11263:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
11264:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11265:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11266:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
11267:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
11268:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11269:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
11270:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
11271:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
11272:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
11273:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
11274:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11275:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11276:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
11277:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
11278:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11279:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
11280:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
11281:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
11282:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
11283:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
11284:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11285:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11286:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
11287:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
11288:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11289:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
11290:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
11291:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11292:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
11293:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11294:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11295:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11296:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 34 accepted 1
11297:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
11298:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=9  BUS_LOAD  MEM[64] accepted 1
11299:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11300:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=7  BUS_LOAD  MEM[72] accepted 1
11301:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11302:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11303:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11304:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11305:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11306:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11307:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11308:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11309:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
11310:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 7 accepted 1
11311:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11312:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
11313:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11314:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11315:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11316:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11317:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11318:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11319:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11320:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11321:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11322:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
11323:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
11324:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11325:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
11326:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11327:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11328:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11329:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11330:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11331:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11332:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11333:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11334:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11335:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
11336:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
11337:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11338:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
11339:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11340:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11341:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11342:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11343:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11344:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11345:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11346:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11347:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11348:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
11349:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
11350:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11351:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
11352:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11353:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11354:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11355:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11356:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11357:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11358:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11359:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11360:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11361:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
11362:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
11363:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11364:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
11365:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11366:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11367:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11368:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11369:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11370:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11371:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11372:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11373:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11374:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
11375:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
11376:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11377:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
11378:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11379:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11380:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11381:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11382:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11383:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11384:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11385:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11386:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11387:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11388:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11389:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11390:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11391:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
11392:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11393:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11394:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
11395:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
11396:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
11397:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11398:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
11399:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11400:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11401:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11402:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11403:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11404:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
11405:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11406:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11407:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11408:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11409:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11410:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11411:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11412:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
11413:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
11414:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11415:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
11416:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
11417:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11418:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
11419:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11420:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11421:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11422:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
11423:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
11424:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
11425:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11426:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
11427:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11428:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11429:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11430:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11431:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11432:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11433:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11434:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11435:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11436:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11437:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11438:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11439:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11440:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11441:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11442:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
11443:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
11444:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11445:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
11446:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
11447:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11448:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
11449:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11450:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11451:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11452:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
11453:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
11454:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
11455:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11456:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
11457:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11458:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11459:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11460:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11461:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11462:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11463:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11464:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11465:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
11466:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
11467:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11468:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
11469:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11470:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11471:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11472:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11473:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11474:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11475:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11476:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11477:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11478:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11479:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11480:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11481:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11482:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
11483:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11484:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11485:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11486:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
11487:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
11488:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11489:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
11490:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11491:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11492:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11493:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11494:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11495:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
11496:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11497:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11498:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11499:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11500:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11501:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11502:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11503:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
11504:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
11505:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11506:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
11507:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
11508:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
11509:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
11510:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
11511:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11512:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11513:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
11514:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
11515:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11516:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
11517:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
11518:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11519:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
11520:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11521:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11522:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11523:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
11524:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
11525:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
11526:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11527:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
11528:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11529:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11530:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11531:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11532:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11533:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11534:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11535:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11536:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
11537:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
11538:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11539:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
11540:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11541:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11542:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11543:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11544:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11545:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11546:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11547:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11548:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11549:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
11550:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
11551:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11552:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
11553:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11554:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11555:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11556:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11557:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11558:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11559:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11560:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11561:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11562:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11563:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11564:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11565:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11566:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
11567:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11568:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11569:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11570:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
11571:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
11572:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11573:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
11574:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11575:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11576:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11577:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11578:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11579:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
11580:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11581:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11582:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11583:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11584:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11585:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11586:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11587:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
11588:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
11589:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11590:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
11591:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
11592:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11593:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
11594:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11595:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11596:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11597:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
11598:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
11599:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
11600:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11601:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
11602:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11603:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11604:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11605:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11606:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11607:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11608:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11609:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11610:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11611:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11612:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11613:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11614:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11615:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11616:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11617:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
11618:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
11619:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11620:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
11621:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
11622:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
11623:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
11624:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
11625:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11626:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11627:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
11628:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
11629:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11630:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
11631:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
11632:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11633:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
11634:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11635:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11636:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11637:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
11638:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
11639:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
11640:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11641:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
11642:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11643:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11644:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11645:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11646:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11647:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11648:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11649:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11650:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
11651:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
11652:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11653:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
11654:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11655:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11656:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11657:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11658:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11659:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11660:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11661:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11662:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11663:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
11664:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
11665:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11666:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
11667:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11668:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11669:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11670:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11671:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11672:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11673:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11674:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11675:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11676:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
11677:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
11678:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11679:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
11680:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11681:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11682:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11683:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11684:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11685:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11686:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11687:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11688:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11689:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11690:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11691:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11692:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11693:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
11694:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11695:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11696:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11697:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
11698:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
11699:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11700:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
11701:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11702:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11703:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11704:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11705:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11706:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
11707:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11708:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11709:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11710:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11711:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11712:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11713:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11714:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
11715:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
11716:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11717:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
11718:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
11719:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11720:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
11721:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11722:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11723:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11724:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
11725:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
11726:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
11727:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11728:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
11729:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11730:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11731:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11732:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11733:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11734:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11735:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11736:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11737:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11738:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11739:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11740:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11741:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11742:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11743:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11744:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
11745:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
11746:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11747:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
11748:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
11749:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11750:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
11751:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11752:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11753:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11754:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
11755:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
11756:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
11757:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11758:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
11759:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11760:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11761:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11762:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11763:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11764:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11765:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11766:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11767:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
11768:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
11769:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11770:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
11771:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11772:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11773:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11774:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11775:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11776:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11777:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11778:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11779:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11780:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11781:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11782:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11783:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11784:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
11785:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11786:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11787:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
11788:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
11789:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
11790:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11791:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
11792:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11793:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11794:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11795:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11796:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11797:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
11798:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11799:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11800:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11801:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11802:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11803:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11804:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11805:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
11806:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
11807:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11808:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
11809:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
11810:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
11811:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
11812:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
11813:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11814:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11815:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
11816:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
11817:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11818:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
11819:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
11820:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
11821:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
11822:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
11823:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11824:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11825:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
11826:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
11827:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11828:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
11829:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
11830:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11831:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
11832:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11833:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11834:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11835:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
11836:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
11837:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
11838:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11839:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
11840:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11841:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11842:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11843:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11844:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11845:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11846:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11847:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11848:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
11849:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
11850:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11851:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
11852:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11853:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11854:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11855:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11856:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11857:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11858:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11859:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11860:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11861:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
11862:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
11863:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11864:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
11865:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11866:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11867:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11868:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11869:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11870:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11871:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11872:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11873:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11874:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
11875:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
11876:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11877:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
11878:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11879:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11880:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11881:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11882:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11883:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11884:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11885:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11886:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11887:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
11888:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
11889:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11890:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
11891:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11892:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11893:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11894:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11895:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11896:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11897:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11898:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11899:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11900:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11901:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11902:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11903:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11904:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
11905:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11906:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11907:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
11908:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
11909:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
11910:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11911:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
11912:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11913:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11914:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11915:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11916:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11917:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
11918:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11919:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11920:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11921:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11922:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11923:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11924:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11925:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
11926:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
11927:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11928:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
11929:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
11930:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11931:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
11932:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11933:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11934:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11935:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
11936:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
11937:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
11938:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11939:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
11940:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11941:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11942:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11943:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11944:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11945:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11946:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11947:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11948:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11949:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11950:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11951:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11952:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
11953:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
11954:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
11955:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
11956:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
11957:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
11958:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
11959:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
11960:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
11961:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
11962:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
11963:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11964:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11965:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
11966:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
11967:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
11968:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
11969:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
11970:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
11971:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
11972:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11973:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11974:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11975:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11976:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
11977:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
11978:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
11979:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
11980:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
11981:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
11982:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11983:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
11984:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
11985:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
11986:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
11987:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
11988:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
11989:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
11990:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
11991:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11992:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
11993:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
11994:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
11995:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
11996:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
11997:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
11998:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
11999:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
12000:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
12001:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12002:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
12003:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12004:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12005:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12006:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12007:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12008:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
12009:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12010:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12011:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12012:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12013:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12014:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12015:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12016:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
12017:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
12018:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12019:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
12020:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
12021:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
12022:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
12023:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
12024:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12025:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12026:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
12027:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
12028:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12029:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
12030:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
12031:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12032:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
12033:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12034:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12035:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12036:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
12037:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
12038:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
12039:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12040:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
12041:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12042:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12043:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12044:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12045:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12046:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12047:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12048:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12049:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
12050:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
12051:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12052:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
12053:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12054:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12055:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12056:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12057:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12058:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12059:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12060:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12061:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12062:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
12063:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
12064:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12065:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
12066:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12067:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12068:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12069:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12070:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12071:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12072:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12073:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12074:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12075:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12076:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12077:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12078:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12079:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
12080:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12081:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12082:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
12083:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
12084:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
12085:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12086:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
12087:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12088:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12089:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12090:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12091:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12092:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
12093:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12094:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12095:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12096:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12097:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12098:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12099:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12100:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
12101:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
12102:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12103:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
12104:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
12105:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12106:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
12107:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12108:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12109:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12110:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
12111:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
12112:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
12113:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12114:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
12115:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12116:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12117:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12118:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12119:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12120:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12121:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12122:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12123:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12124:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12125:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12126:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12127:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12128:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12129:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12130:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
12131:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
12132:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12133:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
12134:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
12135:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
12136:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
12137:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
12138:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12139:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12140:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
12141:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
12142:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12143:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
12144:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
12145:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
12146:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
12147:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
12148:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12149:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12150:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
12151:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
12152:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12153:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
12154:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
12155:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
12156:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
12157:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
12158:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12159:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12160:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
12161:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=34  BUS_LOAD  MEM[80] accepted 1
12162:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12163:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=55  BUS_LOAD  MEM[88] accepted 1
12164:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
12165:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12166:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
12167:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12168:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12169:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12170:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3976] = 55 accepted 1
12171:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3968] accepted 1
12172:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=10  BUS_LOAD  MEM[64] accepted 1
12173:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12174:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=8  BUS_LOAD  MEM[72] accepted 1
12175:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12176:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12177:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12178:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12179:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12180:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12181:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12182:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12183:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 72 accepted 1
12184:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 8 accepted 1
12185:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12186:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
12187:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12188:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12189:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12190:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12191:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12192:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12193:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12194:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12195:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12196:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
12197:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 7 accepted 1
12198:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12199:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
12200:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12201:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12202:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12203:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12204:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12205:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12206:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12207:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12208:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12209:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
12210:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
12211:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12212:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
12213:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12214:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12215:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12216:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12217:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12218:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12219:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12220:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12221:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12222:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
12223:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
12224:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12225:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
12226:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12227:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12228:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12229:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12230:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12231:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12232:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12233:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12234:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12235:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
12236:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
12237:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12238:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
12239:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12240:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12241:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12242:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12243:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12244:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12245:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12246:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12247:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12248:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
12249:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
12250:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12251:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
12252:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12253:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12254:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12255:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12256:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12257:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12258:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12259:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12260:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12261:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
12262:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
12263:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12264:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
12265:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12266:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12267:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12268:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12269:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12270:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12271:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12272:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12273:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12274:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12275:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12276:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12277:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12278:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
12279:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12280:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12281:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
12282:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
12283:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
12284:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12285:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
12286:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12287:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12288:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12289:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12290:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12291:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
12292:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12293:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12294:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12295:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12296:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12297:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12298:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12299:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
12300:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
12301:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12302:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
12303:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
12304:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12305:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
12306:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12307:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12308:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12309:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
12310:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
12311:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
12312:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12313:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
12314:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12315:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12316:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12317:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12318:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12319:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12320:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12321:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12322:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12323:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12324:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12325:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12326:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12327:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12328:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12329:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
12330:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
12331:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12332:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
12333:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
12334:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12335:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
12336:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12337:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12338:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12339:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
12340:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
12341:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
12342:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12343:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
12344:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12345:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12346:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12347:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12348:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12349:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12350:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12351:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12352:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
12353:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
12354:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12355:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
12356:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12357:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12358:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12359:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12360:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12361:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12362:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12363:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12364:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12365:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12366:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12367:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12368:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12369:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
12370:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12371:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12372:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
12373:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
12374:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
12375:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12376:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
12377:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12378:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12379:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12380:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12381:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12382:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
12383:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12384:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12385:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12386:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12387:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12388:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12389:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12390:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
12391:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
12392:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12393:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
12394:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
12395:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
12396:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
12397:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
12398:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12399:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12400:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
12401:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
12402:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12403:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
12404:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
12405:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12406:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
12407:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12408:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12409:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12410:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
12411:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
12412:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
12413:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12414:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
12415:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12416:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12417:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12418:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12419:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12420:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12421:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12422:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12423:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
12424:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
12425:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12426:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
12427:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12428:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12429:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12430:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12431:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12432:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12433:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12434:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12435:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12436:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
12437:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
12438:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12439:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
12440:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12441:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12442:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12443:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12444:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12445:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12446:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12447:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12448:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12449:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12450:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12451:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12452:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12453:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
12454:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12455:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12456:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
12457:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
12458:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
12459:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12460:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
12461:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12462:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12463:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12464:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12465:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12466:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
12467:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12468:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12469:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12470:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12471:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12472:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12473:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12474:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
12475:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
12476:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12477:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
12478:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
12479:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12480:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
12481:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12482:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12483:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12484:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
12485:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
12486:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
12487:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12488:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
12489:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12490:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12491:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12492:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12493:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12494:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12495:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12496:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12497:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12498:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12499:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12500:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12501:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12502:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12503:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12504:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
12505:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
12506:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12507:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
12508:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
12509:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
12510:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
12511:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
12512:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12513:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12514:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
12515:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
12516:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12517:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
12518:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
12519:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12520:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
12521:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12522:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12523:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12524:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
12525:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
12526:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
12527:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12528:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
12529:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12530:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12531:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12532:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12533:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12534:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12535:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12536:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12537:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
12538:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
12539:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12540:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
12541:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12542:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12543:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12544:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12545:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12546:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12547:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12548:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12549:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12550:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
12551:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
12552:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12553:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
12554:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12555:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12556:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12557:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12558:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12559:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12560:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12561:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12562:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12563:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
12564:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
12565:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12566:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
12567:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12568:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12569:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12570:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12571:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12572:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12573:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12574:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12575:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12576:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12577:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12578:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12579:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12580:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
12581:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12582:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12583:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
12584:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
12585:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
12586:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12587:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
12588:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12589:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12590:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12591:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12592:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12593:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
12594:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12595:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12596:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12597:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12598:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12599:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12600:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12601:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
12602:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
12603:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12604:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
12605:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
12606:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12607:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
12608:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12609:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12610:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12611:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
12612:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
12613:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
12614:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12615:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
12616:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12617:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12618:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12619:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12620:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12621:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12622:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12623:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12624:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12625:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12626:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12627:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12628:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12629:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12630:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12631:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
12632:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
12633:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12634:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
12635:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
12636:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12637:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
12638:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12639:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12640:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12641:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
12642:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
12643:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
12644:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12645:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
12646:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12647:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12648:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12649:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12650:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12651:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12652:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12653:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12654:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
12655:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
12656:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12657:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
12658:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12659:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12660:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12661:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12662:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12663:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12664:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12665:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12666:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12667:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12668:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12669:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12670:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12671:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
12672:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12673:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12674:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
12675:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
12676:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
12677:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12678:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
12679:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12680:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12681:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12682:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12683:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12684:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
12685:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12686:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12687:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12688:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12689:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12690:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12691:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12692:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
12693:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
12694:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12695:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
12696:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
12697:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
12698:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
12699:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
12700:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12701:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12702:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
12703:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
12704:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12705:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
12706:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
12707:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
12708:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
12709:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
12710:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12711:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12712:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
12713:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
12714:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12715:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
12716:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
12717:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12718:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
12719:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12720:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12721:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12722:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
12723:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
12724:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
12725:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12726:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
12727:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12728:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12729:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12730:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12731:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12732:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12733:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12734:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12735:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
12736:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
12737:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12738:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
12739:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12740:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12741:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12742:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12743:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12744:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12745:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12746:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12747:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12748:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
12749:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
12750:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12751:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
12752:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12753:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12754:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12755:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12756:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12757:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12758:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12759:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12760:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12761:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
12762:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
12763:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12764:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
12765:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12766:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12767:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12768:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12769:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12770:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12771:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12772:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12773:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12774:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
12775:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
12776:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12777:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
12778:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12779:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12780:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12781:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12782:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12783:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12784:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12785:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12786:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12787:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12788:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12789:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12790:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12791:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
12792:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12793:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12794:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
12795:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
12796:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
12797:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12798:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
12799:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12800:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12801:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12802:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12803:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12804:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
12805:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12806:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12807:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12808:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12809:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12810:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12811:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12812:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
12813:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
12814:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12815:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
12816:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
12817:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12818:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
12819:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12820:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12821:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12822:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
12823:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
12824:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
12825:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12826:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
12827:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12828:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12829:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12830:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12831:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12832:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12833:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12834:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12835:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12836:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12837:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12838:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12839:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12840:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12841:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12842:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
12843:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
12844:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12845:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
12846:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
12847:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12848:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
12849:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12850:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12851:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12852:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
12853:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
12854:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
12855:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12856:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
12857:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12858:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12859:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12860:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12861:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12862:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12863:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12864:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12865:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
12866:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
12867:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12868:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
12869:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12870:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12871:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12872:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12873:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12874:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12875:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12876:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12877:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12878:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12879:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12880:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12881:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12882:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
12883:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12884:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12885:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
12886:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
12887:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
12888:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12889:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
12890:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12891:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12892:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12893:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12894:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12895:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
12896:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12897:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12898:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12899:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12900:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12901:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12902:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12903:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
12904:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
12905:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12906:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
12907:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
12908:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
12909:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
12910:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
12911:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12912:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12913:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
12914:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
12915:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12916:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
12917:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
12918:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12919:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
12920:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12921:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12922:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12923:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
12924:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
12925:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
12926:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12927:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
12928:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12929:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12930:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12931:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12932:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12933:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12934:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12935:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12936:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
12937:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
12938:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12939:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
12940:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12941:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12942:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12943:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12944:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12945:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12946:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12947:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
12948:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
12949:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
12950:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
12951:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
12952:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
12953:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12954:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
12955:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
12956:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12957:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12958:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12959:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
12960:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
12961:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
12962:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12963:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12964:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12965:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12966:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
12967:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12968:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12969:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
12970:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
12971:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
12972:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
12973:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
12974:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
12975:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
12976:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
12977:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
12978:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
12979:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
12980:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12981:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
12982:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
12983:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
12984:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
12985:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
12986:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
12987:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
12988:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
12989:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
12990:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
12991:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
12992:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
12993:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
12994:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
12995:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
12996:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
12997:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
12998:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
12999:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
13000:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13001:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
13002:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13003:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13004:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13005:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13006:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13007:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13008:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13009:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13010:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13011:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13012:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13013:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13014:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13015:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13016:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13017:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
13018:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
13019:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13020:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
13021:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
13022:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
13023:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
13024:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
13025:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13026:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13027:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
13028:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
13029:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13030:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
13031:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
13032:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
13033:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
13034:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
13035:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13036:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13037:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
13038:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
13039:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13040:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
13041:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
13042:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13043:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
13044:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13045:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13046:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13047:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
13048:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
13049:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
13050:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13051:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
13052:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13053:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13054:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13055:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13056:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13057:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13058:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13059:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13060:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
13061:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 6 accepted 1
13062:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13063:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
13064:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13065:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13066:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13067:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13068:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13069:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13070:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13071:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13072:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13073:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
13074:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
13075:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13076:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
13077:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13078:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13079:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13080:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13081:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13082:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13083:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13084:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13085:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13086:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
13087:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
13088:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13089:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
13090:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13091:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13092:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13093:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13094:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13095:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13096:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13097:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13098:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13099:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
13100:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
13101:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13102:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
13103:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13104:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13105:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13106:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13107:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13108:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13109:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13110:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13111:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13112:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
13113:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
13114:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13115:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
13116:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13117:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13118:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13119:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13120:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13121:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13122:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13123:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13124:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13125:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13126:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13127:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13128:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13129:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
13130:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13131:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13132:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
13133:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
13134:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
13135:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13136:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
13137:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13138:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13139:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13140:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13141:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13142:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
13143:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13144:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13145:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13146:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13147:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13148:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13149:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13150:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
13151:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
13152:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13153:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
13154:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
13155:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13156:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
13157:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13158:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13159:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13160:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
13161:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
13162:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
13163:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13164:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
13165:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13166:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13167:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13168:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13169:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13170:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13171:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13172:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13173:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13174:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13175:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13176:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13177:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13178:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13179:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13180:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
13181:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
13182:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13183:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
13184:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
13185:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13186:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
13187:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13188:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13189:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13190:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
13191:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
13192:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
13193:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13194:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
13195:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13196:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13197:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13198:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13199:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13200:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13201:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13202:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13203:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
13204:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
13205:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13206:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
13207:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13208:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13209:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13210:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13211:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13212:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13213:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13214:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13215:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13216:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13217:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13218:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13219:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13220:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
13221:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13222:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13223:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
13224:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
13225:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
13226:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13227:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
13228:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13229:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13230:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13231:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13232:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13233:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
13234:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13235:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13236:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13237:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13238:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13239:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13240:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13241:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
13242:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
13243:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13244:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
13245:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
13246:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
13247:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
13248:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
13249:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13250:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13251:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
13252:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
13253:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13254:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
13255:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
13256:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13257:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
13258:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13259:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13260:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13261:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
13262:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
13263:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
13264:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13265:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
13266:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13267:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13268:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13269:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13270:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13271:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13272:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13273:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13274:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
13275:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
13276:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13277:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
13278:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13279:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13280:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13281:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13282:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13283:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13284:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13285:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13286:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13287:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
13288:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
13289:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13290:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
13291:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13292:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13293:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13294:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13295:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13296:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13297:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13298:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13299:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13300:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13301:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13302:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13303:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13304:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
13305:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13306:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13307:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
13308:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
13309:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
13310:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13311:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
13312:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13313:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13314:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13315:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13316:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13317:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
13318:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13319:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13320:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13321:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13322:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13323:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13324:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13325:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
13326:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
13327:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13328:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
13329:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
13330:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13331:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
13332:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13333:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13334:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13335:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
13336:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
13337:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
13338:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13339:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
13340:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13341:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13342:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13343:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13344:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13345:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13346:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13347:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13348:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13349:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13350:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13351:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13352:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13353:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13354:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13355:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
13356:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
13357:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13358:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
13359:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
13360:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
13361:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
13362:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
13363:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13364:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13365:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
13366:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
13367:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13368:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
13369:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
13370:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13371:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
13372:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13373:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13374:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13375:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
13376:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
13377:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
13378:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13379:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
13380:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13381:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13382:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13383:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13384:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13385:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13386:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13387:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13388:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
13389:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
13390:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13391:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
13392:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13393:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13394:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13395:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13396:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13397:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13398:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13399:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13400:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13401:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
13402:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
13403:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13404:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
13405:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13406:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13407:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13408:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13409:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13410:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13411:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13412:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13413:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13414:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
13415:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
13416:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13417:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
13418:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13419:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13420:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13421:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13422:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13423:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13424:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13425:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13426:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13427:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13428:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13429:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13430:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13431:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
13432:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13433:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13434:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
13435:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
13436:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
13437:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13438:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
13439:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13440:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13441:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13442:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13443:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13444:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
13445:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13446:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13447:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13448:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13449:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13450:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13451:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13452:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
13453:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
13454:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13455:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
13456:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
13457:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13458:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
13459:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13460:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13461:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13462:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
13463:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
13464:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
13465:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13466:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
13467:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13468:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13469:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13470:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13471:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13472:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13473:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13474:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13475:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13476:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13477:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13478:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13479:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13480:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13481:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13482:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
13483:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
13484:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13485:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
13486:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
13487:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13488:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
13489:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13490:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13491:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13492:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
13493:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
13494:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
13495:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13496:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
13497:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13498:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13499:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13500:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13501:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13502:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13503:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13504:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13505:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
13506:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
13507:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13508:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
13509:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13510:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13511:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13512:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13513:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13514:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13515:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13516:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13517:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13518:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13519:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13520:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13521:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13522:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
13523:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13524:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13525:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
13526:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
13527:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
13528:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13529:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
13530:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13531:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13532:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13533:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13534:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13535:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
13536:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13537:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13538:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13539:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13540:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13541:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13542:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13543:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
13544:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
13545:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13546:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
13547:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
13548:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
13549:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
13550:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
13551:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13552:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13553:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
13554:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
13555:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13556:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
13557:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
13558:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
13559:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
13560:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
13561:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13562:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13563:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
13564:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
13565:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13566:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
13567:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
13568:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
13569:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
13570:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
13571:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13572:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13573:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
13574:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
13575:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13576:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
13577:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
13578:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
13579:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
13580:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
13581:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13582:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13583:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3976] accepted 1
13584:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=55  BUS_LOAD  MEM[80] accepted 1
13585:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13586:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=89  BUS_LOAD  MEM[88] accepted 1
13587:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3992] accepted 1
13588:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13589:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4000  BUS_LOAD  MEM[96] accepted 1
13590:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13591:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13592:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13593:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[4008] = 89 accepted 1
13594:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[4000] accepted 1
13595:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=11  BUS_LOAD  MEM[64] accepted 1
13596:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13597:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=9  BUS_LOAD  MEM[72] accepted 1
13598:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13599:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13600:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13601:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13602:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13603:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13604:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13605:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13606:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3968  BUS_STORE MEM[3992] = 72 accepted 1
13607:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3968] = 9 accepted 1
13608:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13609:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=8  BUS_LOAD  MEM[56] accepted 1
13610:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13611:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13612:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13613:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13614:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13615:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13616:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13617:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13618:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13619:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 56 accepted 1
13620:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 8 accepted 1
13621:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13622:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
13623:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13624:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13625:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13626:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13627:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13628:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13629:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13630:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13631:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13632:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
13633:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 7 accepted 1
13634:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13635:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
13636:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13637:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13638:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13639:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13640:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13641:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13642:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13643:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13644:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13645:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
13646:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
13647:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13648:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
13649:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13650:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13651:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13652:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13653:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13654:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13655:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13656:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13657:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13658:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
13659:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
13660:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13661:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
13662:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13663:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13664:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13665:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13666:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13667:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13668:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13669:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13670:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13671:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
13672:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
13673:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13674:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
13675:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13676:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13677:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13678:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13679:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13680:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13681:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13682:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13683:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13684:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
13685:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
13686:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13687:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
13688:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13689:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13690:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13691:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13692:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13693:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13694:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13695:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13696:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13697:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
13698:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
13699:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13700:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
13701:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13702:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13703:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13704:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13705:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13706:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13707:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13708:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13709:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13710:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13711:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13712:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13713:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13714:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
13715:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13716:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13717:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
13718:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
13719:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
13720:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13721:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
13722:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13723:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13724:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13725:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13726:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13727:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
13728:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13729:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13730:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13731:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13732:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13733:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13734:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13735:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
13736:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
13737:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13738:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
13739:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
13740:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13741:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
13742:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13743:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13744:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13745:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
13746:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
13747:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
13748:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13749:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
13750:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13751:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13752:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13753:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13754:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13755:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13756:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13757:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13758:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13759:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13760:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13761:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13762:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13763:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13764:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13765:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
13766:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
13767:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13768:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
13769:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
13770:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13771:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
13772:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13773:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13774:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13775:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
13776:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
13777:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
13778:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13779:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
13780:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13781:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13782:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13783:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13784:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13785:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13786:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13787:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13788:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
13789:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
13790:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13791:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
13792:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13793:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13794:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13795:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13796:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13797:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13798:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13799:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13800:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13801:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13802:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13803:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13804:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13805:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
13806:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13807:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13808:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
13809:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
13810:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
13811:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13812:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
13813:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13814:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13815:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13816:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13817:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13818:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
13819:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13820:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13821:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13822:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13823:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13824:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13825:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13826:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
13827:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
13828:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13829:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
13830:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
13831:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
13832:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
13833:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
13834:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13835:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13836:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
13837:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
13838:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13839:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
13840:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
13841:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13842:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
13843:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13844:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13845:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13846:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
13847:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
13848:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
13849:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13850:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
13851:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13852:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13853:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13854:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13855:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13856:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13857:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13858:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13859:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
13860:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
13861:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13862:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
13863:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13864:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13865:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13866:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13867:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13868:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13869:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13870:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13871:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13872:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
13873:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
13874:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13875:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
13876:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13877:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13878:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13879:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13880:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13881:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13882:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13883:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13884:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13885:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13886:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13887:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13888:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13889:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
13890:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13891:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13892:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
13893:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
13894:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
13895:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13896:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
13897:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13898:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13899:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13900:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13901:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13902:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
13903:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13904:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13905:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13906:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13907:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13908:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13909:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13910:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
13911:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
13912:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13913:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
13914:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
13915:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13916:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
13917:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13918:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13919:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13920:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
13921:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
13922:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
13923:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13924:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
13925:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13926:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13927:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13928:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13929:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13930:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13931:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
13932:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
13933:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13934:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
13935:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
13936:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
13937:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
13938:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13939:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13940:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
13941:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
13942:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13943:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
13944:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
13945:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
13946:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
13947:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
13948:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
13949:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
13950:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
13951:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
13952:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
13953:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
13954:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
13955:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
13956:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
13957:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
13958:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13959:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
13960:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
13961:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
13962:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
13963:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
13964:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
13965:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
13966:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
13967:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13968:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13969:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13970:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13971:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13972:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13973:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
13974:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
13975:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13976:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
13977:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13978:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13979:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13980:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13981:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13982:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13983:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13984:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13985:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13986:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
13987:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
13988:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
13989:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
13990:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
13991:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
13992:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
13993:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
13994:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13995:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
13996:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
13997:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
13998:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
13999:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
14000:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
14001:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14002:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
14003:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14004:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14005:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14006:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14007:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14008:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14009:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14010:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14011:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14012:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14013:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14014:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14015:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14016:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
14017:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14018:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14019:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
14020:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
14021:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
14022:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14023:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
14024:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14025:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14026:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14027:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14028:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14029:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
14030:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14031:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14032:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14033:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14034:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14035:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14036:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14037:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
14038:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
14039:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14040:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
14041:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
14042:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14043:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
14044:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14045:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14046:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14047:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
14048:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
14049:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
14050:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14051:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
14052:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14053:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14054:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14055:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14056:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14057:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14058:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14059:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14060:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14061:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14062:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14063:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14064:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14065:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14066:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14067:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
14068:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
14069:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14070:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
14071:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
14072:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14073:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
14074:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14075:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14076:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14077:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
14078:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
14079:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
14080:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14081:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
14082:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14083:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14084:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14085:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14086:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14087:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14088:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14089:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14090:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
14091:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
14092:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14093:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
14094:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14095:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14096:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14097:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14098:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14099:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14100:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14101:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14102:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14103:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14104:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14105:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14106:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14107:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
14108:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14109:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14110:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14111:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
14112:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
14113:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14114:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
14115:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14116:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14117:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14118:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14119:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14120:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
14121:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14122:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14123:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14124:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14125:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14126:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14127:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14128:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
14129:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
14130:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14131:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
14132:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
14133:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
14134:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
14135:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
14136:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14137:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14138:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
14139:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
14140:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14141:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
14142:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
14143:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
14144:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
14145:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
14146:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14147:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14148:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
14149:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
14150:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14151:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
14152:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
14153:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14154:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
14155:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14156:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14157:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14158:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
14159:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
14160:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
14161:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14162:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
14163:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14164:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14165:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14166:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14167:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14168:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14169:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14170:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14171:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
14172:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
14173:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14174:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
14175:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14176:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14177:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14178:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14179:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14180:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14181:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14182:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14183:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14184:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
14185:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
14186:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14187:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
14188:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14189:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14190:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14191:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14192:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14193:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14194:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14195:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14196:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14197:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
14198:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
14199:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14200:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
14201:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14202:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14203:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14204:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14205:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14206:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14207:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14208:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14209:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14210:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
14211:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
14212:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14213:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
14214:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14215:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14216:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14217:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14218:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14219:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14220:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14221:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14222:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14223:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14224:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14225:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14226:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14227:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
14228:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14229:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14230:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
14231:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
14232:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
14233:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14234:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
14235:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14236:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14237:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14238:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14239:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14240:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
14241:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14242:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14243:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14244:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14245:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14246:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14247:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14248:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
14249:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
14250:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14251:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
14252:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
14253:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14254:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
14255:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14256:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14257:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14258:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
14259:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
14260:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
14261:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14262:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
14263:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14264:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14265:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14266:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14267:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14268:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14269:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14270:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14271:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14272:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14273:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14274:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14275:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14276:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14277:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14278:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
14279:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
14280:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14281:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
14282:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
14283:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14284:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
14285:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14286:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14287:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14288:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
14289:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
14290:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
14291:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14292:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
14293:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14294:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14295:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14296:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14297:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14298:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14299:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14300:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14301:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
14302:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
14303:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14304:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
14305:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14306:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14307:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14308:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14309:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14310:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14311:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14312:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14313:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14314:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14315:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14316:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14317:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14318:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
14319:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14320:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14321:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14322:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
14323:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
14324:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14325:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
14326:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14327:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14328:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14329:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14330:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14331:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
14332:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14333:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14334:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14335:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14336:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14337:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14338:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14339:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
14340:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
14341:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14342:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
14343:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
14344:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
14345:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
14346:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
14347:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14348:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14349:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
14350:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
14351:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14352:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
14353:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
14354:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14355:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
14356:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14357:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14358:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14359:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
14360:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
14361:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
14362:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14363:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
14364:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14365:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14366:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14367:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14368:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14369:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14370:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14371:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14372:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
14373:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
14374:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14375:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
14376:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14377:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14378:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14379:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14380:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14381:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14382:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14383:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14384:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14385:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
14386:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
14387:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14388:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
14389:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14390:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14391:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14392:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14393:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14394:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14395:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14396:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14397:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14398:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14399:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14400:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14401:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14402:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
14403:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14404:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14405:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14406:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
14407:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
14408:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14409:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
14410:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14411:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14412:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14413:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14414:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14415:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
14416:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14417:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14418:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14419:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14420:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14421:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14422:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14423:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
14424:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
14425:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14426:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
14427:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
14428:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14429:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
14430:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14431:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14432:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14433:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
14434:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
14435:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
14436:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14437:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
14438:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14439:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14440:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14441:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14442:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14443:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14444:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14445:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14446:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14447:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14448:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14449:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14450:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14451:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14452:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14453:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
14454:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
14455:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14456:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
14457:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
14458:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
14459:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
14460:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
14461:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14462:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14463:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
14464:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
14465:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14466:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
14467:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
14468:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
14469:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
14470:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
14471:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14472:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14473:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
14474:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
14475:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14476:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
14477:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
14478:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14479:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
14480:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14481:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14482:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14483:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
14484:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
14485:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
14486:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14487:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
14488:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14489:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14490:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14491:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14492:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14493:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14494:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14495:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14496:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
14497:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 6 accepted 1
14498:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14499:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
14500:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14501:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14502:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14503:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14504:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14505:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14506:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14507:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14508:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14509:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
14510:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
14511:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14512:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
14513:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14514:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14515:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14516:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14517:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14518:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14519:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14520:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14521:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14522:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
14523:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
14524:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14525:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
14526:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14527:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14528:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14529:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14530:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14531:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14532:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14533:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14534:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14535:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
14536:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
14537:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14538:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
14539:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14540:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14541:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14542:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14543:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14544:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14545:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14546:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14547:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14548:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
14549:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
14550:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14551:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
14552:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14553:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14554:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14555:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14556:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14557:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14558:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14559:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14560:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14561:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14562:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14563:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14564:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14565:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
14566:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14567:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14568:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
14569:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
14570:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
14571:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14572:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
14573:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14574:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14575:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14576:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14577:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14578:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
14579:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14580:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14581:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14582:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14583:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14584:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14585:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14586:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
14587:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
14588:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14589:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
14590:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
14591:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14592:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
14593:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14594:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14595:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14596:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
14597:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
14598:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
14599:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14600:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
14601:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14602:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14603:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14604:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14605:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14606:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14607:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14608:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14609:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14610:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14611:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14612:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14613:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14614:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14615:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14616:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
14617:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
14618:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14619:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
14620:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
14621:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14622:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
14623:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14624:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14625:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14626:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
14627:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
14628:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
14629:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14630:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
14631:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14632:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14633:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14634:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14635:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14636:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14637:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14638:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14639:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
14640:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
14641:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14642:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
14643:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14644:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14645:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14646:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14647:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14648:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14649:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14650:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14651:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14652:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14653:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14654:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14655:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14656:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
14657:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14658:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14659:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14660:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
14661:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
14662:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14663:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
14664:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14665:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14666:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14667:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14668:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14669:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
14670:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14671:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14672:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14673:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14674:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14675:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14676:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14677:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
14678:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
14679:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14680:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
14681:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
14682:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
14683:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
14684:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
14685:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14686:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14687:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
14688:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
14689:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14690:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
14691:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
14692:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14693:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
14694:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14695:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14696:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14697:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
14698:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
14699:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
14700:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14701:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
14702:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14703:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14704:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14705:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14706:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14707:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14708:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14709:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14710:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
14711:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
14712:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14713:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
14714:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14715:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14716:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14717:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14718:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14719:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14720:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14721:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14722:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14723:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
14724:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
14725:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14726:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
14727:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14728:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14729:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14730:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14731:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14732:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14733:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14734:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14735:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14736:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14737:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14738:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14739:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14740:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
14741:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14742:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14743:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14744:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
14745:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
14746:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14747:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
14748:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14749:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14750:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14751:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14752:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14753:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
14754:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14755:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14756:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14757:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14758:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14759:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14760:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14761:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
14762:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
14763:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14764:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
14765:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
14766:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14767:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
14768:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14769:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14770:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14771:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
14772:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
14773:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
14774:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14775:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
14776:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14777:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14778:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14779:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14780:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14781:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14782:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14783:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14784:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14785:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14786:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14787:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14788:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14789:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14790:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14791:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
14792:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
14793:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14794:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
14795:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
14796:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
14797:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
14798:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
14799:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14800:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14801:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
14802:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
14803:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14804:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
14805:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
14806:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14807:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
14808:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14809:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14810:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14811:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
14812:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
14813:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
14814:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14815:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
14816:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14817:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14818:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14819:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14820:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14821:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14822:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14823:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14824:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
14825:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
14826:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14827:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
14828:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14829:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14830:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14831:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14832:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14833:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14834:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14835:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14836:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14837:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
14838:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
14839:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14840:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
14841:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14842:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14843:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14844:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14845:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14846:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14847:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14848:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14849:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14850:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
14851:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
14852:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14853:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
14854:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14855:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14856:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14857:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14858:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14859:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14860:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14861:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14862:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14863:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14864:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14865:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14866:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14867:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
14868:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14869:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14870:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
14871:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
14872:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
14873:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14874:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
14875:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14876:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14877:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14878:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14879:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14880:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
14881:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14882:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14883:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14884:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14885:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14886:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14887:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14888:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
14889:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
14890:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14891:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
14892:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
14893:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14894:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
14895:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14896:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14897:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14898:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
14899:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
14900:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
14901:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14902:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
14903:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14904:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14905:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14906:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14907:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14908:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14909:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14910:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14911:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14912:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14913:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14914:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14915:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14916:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14917:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14918:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
14919:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
14920:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14921:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
14922:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
14923:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
14924:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
14925:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
14926:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14927:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14928:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
14929:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
14930:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
14931:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14932:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
14933:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14934:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14935:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14936:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14937:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14938:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14939:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
14940:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
14941:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
14942:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
14943:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
14944:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
14945:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14946:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
14947:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
14948:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14949:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14950:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14951:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
14952:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
14953:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
14954:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14955:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14956:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14957:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14958:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
14959:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
14960:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
14961:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
14962:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
14963:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
14964:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
14965:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
14966:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
14967:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
14968:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
14969:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14970:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
14971:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
14972:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14973:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
14974:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
14975:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
14976:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
14977:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14978:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14979:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
14980:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
14981:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14982:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
14983:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
14984:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
14985:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
14986:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
14987:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14988:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14989:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
14990:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
14991:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
14992:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
14993:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
14994:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
14995:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
14996:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
14997:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
14998:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
14999:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
15000:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
15001:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15002:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
15003:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
15004:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15005:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
15006:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15007:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15008:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15009:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
15010:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
15011:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15012:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
15013:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
15014:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15015:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
15016:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15017:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15018:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15019:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3976] = 34 accepted 1
15020:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3968] accepted 1
15021:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=9  BUS_LOAD  MEM[64] accepted 1
15022:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15023:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=7  BUS_LOAD  MEM[72] accepted 1
15024:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15025:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15026:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15027:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15028:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15029:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15030:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15031:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15032:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 72 accepted 1
15033:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 7 accepted 1
15034:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15035:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
15036:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15037:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15038:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15039:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15040:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15041:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15042:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15043:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15044:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15045:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
15046:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 6 accepted 1
15047:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15048:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
15049:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15050:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15051:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15052:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15053:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15054:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15055:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15056:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15057:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15058:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
15059:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
15060:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15061:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
15062:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15063:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15064:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15065:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15066:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15067:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15068:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15069:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15070:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15071:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
15072:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
15073:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15074:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
15075:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15076:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15077:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15078:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15079:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15080:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15081:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15082:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15083:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15084:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
15085:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
15086:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15087:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
15088:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15089:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15090:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15091:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15092:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15093:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15094:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15095:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15096:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15097:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
15098:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
15099:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15100:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
15101:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15102:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15103:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15104:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15105:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15106:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15107:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15108:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15109:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15110:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15111:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15112:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15113:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15114:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
15115:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15116:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15117:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
15118:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
15119:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
15120:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15121:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
15122:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15123:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15124:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15125:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15126:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15127:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
15128:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15129:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15130:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15131:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15132:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15133:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15134:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15135:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
15136:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
15137:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15138:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
15139:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
15140:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15141:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
15142:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15143:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15144:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15145:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
15146:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
15147:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
15148:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15149:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
15150:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15151:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15152:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15153:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15154:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15155:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15156:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15157:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15158:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15159:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15160:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15161:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15162:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15163:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15164:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15165:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
15166:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
15167:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15168:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
15169:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
15170:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15171:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
15172:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15173:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15174:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15175:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
15176:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
15177:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
15178:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15179:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
15180:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15181:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15182:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15183:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15184:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15185:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15186:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15187:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15188:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
15189:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
15190:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15191:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
15192:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15193:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15194:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15195:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15196:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15197:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15198:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15199:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15200:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15201:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15202:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15203:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15204:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15205:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
15206:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15207:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15208:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
15209:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
15210:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
15211:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15212:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
15213:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15214:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15215:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15216:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15217:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15218:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
15219:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15220:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15221:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15222:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15223:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15224:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15225:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15226:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
15227:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
15228:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15229:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
15230:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
15231:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15232:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
15233:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15234:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15235:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15236:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
15237:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
15238:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15239:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
15240:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
15241:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15242:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
15243:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15244:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15245:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15246:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
15247:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
15248:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
15249:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15250:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
15251:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15252:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15253:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15254:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15255:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15256:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15257:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15258:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15259:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
15260:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
15261:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15262:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
15263:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15264:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15265:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15266:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15267:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15268:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15269:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15270:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15271:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15272:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
15273:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
15274:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15275:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
15276:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15277:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15278:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15279:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15280:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15281:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15282:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15283:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15284:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15285:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15286:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15287:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15288:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15289:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
15290:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15291:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15292:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
15293:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
15294:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
15295:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15296:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
15297:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15298:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15299:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15300:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15301:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15302:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
15303:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15304:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15305:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15306:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15307:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15308:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15309:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15310:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
15311:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
15312:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15313:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
15314:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
15315:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15316:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
15317:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15318:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15319:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15320:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
15321:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
15322:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
15323:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15324:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
15325:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15326:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15327:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15328:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15329:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15330:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15331:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15332:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15333:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15334:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15335:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15336:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15337:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15338:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15339:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15340:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
15341:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
15342:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15343:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
15344:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
15345:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15346:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
15347:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15348:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15349:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15350:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
15351:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
15352:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15353:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
15354:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
15355:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15356:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
15357:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15358:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15359:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15360:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
15361:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
15362:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
15363:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15364:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
15365:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15366:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15367:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15368:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15369:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15370:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15371:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15372:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15373:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
15374:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
15375:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15376:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
15377:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15378:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15379:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15380:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15381:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15382:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15383:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15384:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15385:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15386:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
15387:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
15388:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15389:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
15390:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15391:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15392:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15393:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15394:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15395:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15396:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15397:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15398:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15399:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
15400:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
15401:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15402:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
15403:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15404:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15405:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15406:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15407:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15408:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15409:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15410:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15411:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15412:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15413:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15414:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15415:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15416:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
15417:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15418:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15419:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
15420:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
15421:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
15422:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15423:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
15424:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15425:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15426:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15427:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15428:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15429:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
15430:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15431:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15432:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15433:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15434:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15435:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15436:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15437:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
15438:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
15439:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15440:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
15441:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
15442:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15443:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
15444:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15445:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15446:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15447:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
15448:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
15449:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
15450:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15451:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
15452:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15453:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15454:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15455:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15456:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15457:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15458:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15459:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15460:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15461:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15462:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15463:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15464:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15465:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15466:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15467:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
15468:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
15469:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15470:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
15471:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
15472:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15473:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
15474:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15475:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15476:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15477:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
15478:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
15479:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
15480:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15481:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
15482:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15483:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15484:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15485:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15486:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15487:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15488:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15489:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15490:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
15491:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
15492:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15493:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
15494:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15495:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15496:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15497:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15498:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15499:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15500:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15501:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15502:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15503:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15504:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15505:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15506:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15507:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
15508:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15509:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15510:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
15511:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
15512:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
15513:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15514:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
15515:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15516:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15517:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15518:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15519:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15520:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
15521:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15522:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15523:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15524:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15525:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15526:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15527:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15528:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
15529:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
15530:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15531:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
15532:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
15533:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15534:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
15535:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15536:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15537:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15538:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
15539:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
15540:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15541:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
15542:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
15543:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15544:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
15545:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15546:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15547:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15548:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
15549:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
15550:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15551:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
15552:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
15553:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15554:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
15555:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15556:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15557:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15558:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 13 accepted 1
15559:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
15560:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
15561:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15562:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
15563:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15564:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15565:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15566:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15567:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15568:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15569:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15570:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15571:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
15572:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 5 accepted 1
15573:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15574:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
15575:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15576:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15577:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15578:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15579:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15580:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15581:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15582:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15583:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15584:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
15585:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
15586:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15587:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
15588:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15589:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15590:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15591:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15592:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15593:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15594:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15595:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15596:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15597:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
15598:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
15599:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15600:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
15601:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15602:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15603:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15604:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15605:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15606:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15607:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15608:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15609:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15610:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
15611:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
15612:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15613:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
15614:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15615:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15616:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15617:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15618:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15619:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15620:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15621:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15622:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15623:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15624:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15625:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15626:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15627:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
15628:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15629:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15630:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
15631:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
15632:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
15633:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15634:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
15635:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15636:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15637:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15638:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15639:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15640:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
15641:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15642:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15643:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15644:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15645:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15646:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15647:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15648:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
15649:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
15650:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15651:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
15652:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
15653:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15654:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
15655:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15656:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15657:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15658:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
15659:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
15660:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
15661:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15662:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
15663:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15664:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15665:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15666:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15667:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15668:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15669:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15670:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15671:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15672:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15673:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15674:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15675:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15676:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15677:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15678:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
15679:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
15680:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15681:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
15682:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
15683:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15684:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
15685:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15686:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15687:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15688:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
15689:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
15690:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
15691:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15692:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
15693:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15694:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15695:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15696:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15697:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15698:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15699:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15700:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15701:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
15702:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
15703:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15704:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
15705:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15706:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15707:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15708:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15709:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15710:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15711:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15712:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15713:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15714:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15715:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15716:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15717:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15718:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
15719:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15720:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15721:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
15722:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
15723:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
15724:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15725:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
15726:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15727:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15728:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15729:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15730:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15731:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
15732:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15733:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15734:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15735:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15736:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15737:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15738:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15739:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
15740:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
15741:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15742:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
15743:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
15744:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15745:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
15746:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15747:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15748:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15749:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
15750:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
15751:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15752:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
15753:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
15754:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15755:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
15756:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15757:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15758:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15759:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 5 accepted 1
15760:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
15761:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
15762:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15763:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
15764:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15765:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15766:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15767:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15768:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15769:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15770:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15771:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15772:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
15773:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 3 accepted 1
15774:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15775:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
15776:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15777:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15778:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15779:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15780:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15781:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15782:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15783:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15784:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15785:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
15786:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
15787:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15788:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
15789:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15790:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15791:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15792:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15793:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15794:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15795:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15796:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15797:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15798:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15799:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15800:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15801:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15802:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
15803:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15804:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15805:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
15806:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
15807:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
15808:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15809:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
15810:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15811:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15812:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15813:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15814:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15815:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
15816:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15817:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15818:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15819:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15820:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15821:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15822:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15823:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
15824:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
15825:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15826:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
15827:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
15828:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15829:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
15830:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15831:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15832:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15833:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
15834:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
15835:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
15836:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15837:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
15838:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15839:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15840:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15841:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15842:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15843:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15844:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
15845:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
15846:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15847:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
15848:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
15849:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
15850:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
15851:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15852:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15853:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
15854:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
15855:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15856:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
15857:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
15858:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15859:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
15860:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15861:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15862:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15863:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
15864:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
15865:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15866:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
15867:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
15868:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15869:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
15870:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15871:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15872:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15873:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
15874:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
15875:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15876:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
15877:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
15878:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15879:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
15880:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15881:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15882:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15883:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3976] accepted 1
15884:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=34  BUS_LOAD  MEM[80] accepted 1
15885:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15886:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=55  BUS_LOAD  MEM[88] accepted 1
15887:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3992] accepted 1
15888:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15889:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4000  BUS_LOAD  MEM[96] accepted 1
15890:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15891:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15892:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15893:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[4008] accepted 1
15894:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=89  BUS_LOAD  MEM[80] accepted 1
15895:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15896:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=144  BUS_LOAD  MEM[88] accepted 1
15897:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[4024] accepted 1
15898:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
15899:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4032  BUS_LOAD  MEM[96] accepted 1
15900:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
15901:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
15902:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
15903:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[4040] accepted 1
15904:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=233  BUS_LOAD  MEM[80] accepted 1
15905:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
15906:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=377  BUS_LOAD  MEM[88] accepted 1
15907:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[4056] accepted 1
15908:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
15909:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4064  BUS_LOAD  MEM[96] accepted 1
15910:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
15911:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15912:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
15913:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[4072] = 377 accepted 1
15914:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[4064] accepted 1
15915:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=14  BUS_LOAD  MEM[64] accepted 1
15916:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
15917:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=12  BUS_LOAD  MEM[72] accepted 1
15918:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
15919:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
15920:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15921:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15922:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15923:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15924:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15925:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15926:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=4032  BUS_STORE MEM[4056] = 72 accepted 1
15927:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[4032] = 12 accepted 1
15928:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15929:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=11  BUS_LOAD  MEM[56] accepted 1
15930:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15931:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15932:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15933:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15934:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15935:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15936:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15937:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15938:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15939:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=4000  BUS_STORE MEM[4024] = 56 accepted 1
15940:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[4000] = 11 accepted 1
15941:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15942:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=10  BUS_LOAD  MEM[56] accepted 1
15943:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15944:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15945:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15946:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15947:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15948:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15949:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15950:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15951:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15952:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3968  BUS_STORE MEM[3992] = 56 accepted 1
15953:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3968] = 10 accepted 1
15954:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15955:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=9  BUS_LOAD  MEM[56] accepted 1
15956:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15957:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15958:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15959:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15960:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15961:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15962:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15963:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15964:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15965:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 56 accepted 1
15966:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 9 accepted 1
15967:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15968:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=8  BUS_LOAD  MEM[56] accepted 1
15969:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15970:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15971:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15972:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15973:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15974:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15975:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15976:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15977:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15978:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
15979:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 8 accepted 1
15980:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15981:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
15982:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15983:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15984:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15985:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15986:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
15987:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
15988:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
15989:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
15990:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
15991:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
15992:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 7 accepted 1
15993:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
15994:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
15995:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
15996:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
15997:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
15998:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
15999:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16000:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16001:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16002:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16003:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16004:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
16005:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 6 accepted 1
16006:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16007:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
16008:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16009:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16010:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16011:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16012:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16013:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16014:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16015:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16016:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16017:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
16018:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 5 accepted 1
16019:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16020:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
16021:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16022:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16023:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16024:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16025:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16026:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16027:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16028:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16029:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16030:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
16031:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 4 accepted 1
16032:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16033:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
16034:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16035:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16036:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16037:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16038:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16039:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16040:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16041:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16042:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16043:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
16044:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 3 accepted 1
16045:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16046:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
16047:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16048:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16049:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16050:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16051:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16052:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16053:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16054:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16055:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16056:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3712  BUS_STORE MEM[3736] = 56 accepted 1
16057:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3712] = 2 accepted 1
16058:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16059:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
16060:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16061:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16062:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16063:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16064:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16065:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16066:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16067:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16068:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16069:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16070:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16071:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16072:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16073:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
16074:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16075:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16076:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3720] = 1 accepted 1
16077:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3712] accepted 1
16078:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
16079:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16080:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
16081:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16082:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16083:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16084:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16085:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16086:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
16087:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16088:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16089:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16090:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16091:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16092:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16093:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16094:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3720] accepted 1
16095:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
16096:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16097:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
16098:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3736] accepted 1
16099:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16100:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3744  BUS_LOAD  MEM[96] accepted 1
16101:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16102:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16103:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16104:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 2 accepted 1
16105:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
16106:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
16107:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16108:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
16109:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16110:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16111:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16112:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16113:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16114:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16115:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16116:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16117:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16118:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16119:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16120:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16121:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16122:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16123:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16124:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
16125:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
16126:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16127:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
16128:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
16129:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16130:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
16131:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16132:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16133:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16134:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 3 accepted 1
16135:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
16136:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
16137:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16138:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
16139:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16140:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16141:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16142:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16143:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16144:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16145:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16146:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16147:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 72 accepted 1
16148:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
16149:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16150:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
16151:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16152:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16153:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16154:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16155:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16156:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16157:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16158:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16159:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16160:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16161:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16162:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16163:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16164:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
16165:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16166:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16167:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
16168:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
16169:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
16170:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16171:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
16172:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16173:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16174:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16175:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16176:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16177:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
16178:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16179:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16180:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16181:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16182:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16183:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16184:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16185:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
16186:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
16187:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16188:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
16189:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
16190:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
16191:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
16192:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
16193:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16194:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16195:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
16196:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
16197:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16198:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
16199:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
16200:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16201:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
16202:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16203:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16204:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16205:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 5 accepted 1
16206:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
16207:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
16208:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16209:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
16210:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16211:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16212:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16213:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16214:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16215:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16216:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16217:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16218:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
16219:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
16220:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16221:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
16222:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16223:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16224:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16225:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16226:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16227:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16228:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16229:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16230:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16231:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
16232:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
16233:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16234:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
16235:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16236:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16237:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16238:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16239:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16240:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16241:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16242:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16243:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16244:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16245:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16246:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16247:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16248:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
16249:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16250:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16251:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
16252:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
16253:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
16254:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16255:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
16256:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16257:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16258:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16259:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16260:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16261:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
16262:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16263:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16264:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16265:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16266:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16267:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16268:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16269:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
16270:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
16271:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16272:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
16273:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
16274:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16275:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
16276:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16277:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16278:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16279:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
16280:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
16281:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
16282:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16283:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
16284:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16285:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16286:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16287:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16288:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16289:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16290:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16291:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16292:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16293:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16294:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16295:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16296:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16297:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16298:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16299:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
16300:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
16301:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16302:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
16303:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
16304:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
16305:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
16306:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
16307:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16308:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16309:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
16310:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
16311:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16312:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
16313:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
16314:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16315:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
16316:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16317:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16318:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16319:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 8 accepted 1
16320:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
16321:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
16322:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16323:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
16324:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16325:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16326:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16327:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16328:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16329:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16330:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16331:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16332:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
16333:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
16334:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16335:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
16336:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16337:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16338:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16339:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16340:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16341:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16342:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16343:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16344:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16345:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
16346:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
16347:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16348:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
16349:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16350:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16351:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16352:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16353:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16354:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16355:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16356:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16357:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16358:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
16359:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
16360:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16361:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
16362:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16363:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16364:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16365:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16366:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16367:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16368:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16369:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16370:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16371:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16372:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16373:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16374:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16375:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
16376:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16377:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16378:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
16379:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
16380:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
16381:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16382:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
16383:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16384:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16385:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16386:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16387:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16388:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
16389:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16390:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16391:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16392:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16393:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16394:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16395:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16396:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
16397:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
16398:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16399:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
16400:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
16401:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16402:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
16403:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16404:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16405:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16406:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
16407:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
16408:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
16409:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16410:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
16411:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16412:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16413:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16414:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16415:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16416:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16417:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16418:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16419:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16420:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16421:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16422:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16423:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16424:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16425:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16426:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
16427:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
16428:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16429:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
16430:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
16431:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16432:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
16433:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16434:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16435:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16436:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
16437:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
16438:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
16439:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16440:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
16441:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16442:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16443:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16444:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16445:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16446:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16447:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16448:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16449:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
16450:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
16451:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16452:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
16453:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16454:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16455:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16456:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16457:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16458:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16459:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16460:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16461:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16462:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16463:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16464:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16465:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16466:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
16467:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16468:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16469:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
16470:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
16471:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
16472:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16473:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
16474:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16475:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16476:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16477:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16478:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16479:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
16480:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16481:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16482:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16483:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16484:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16485:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16486:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16487:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
16488:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
16489:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16490:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
16491:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
16492:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
16493:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
16494:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
16495:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16496:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16497:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
16498:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
16499:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16500:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
16501:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
16502:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
16503:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
16504:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
16505:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16506:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16507:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
16508:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
16509:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16510:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
16511:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
16512:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16513:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
16514:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16515:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16516:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16517:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 13 accepted 1
16518:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
16519:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
16520:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16521:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
16522:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16523:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16524:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16525:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16526:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16527:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16528:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16529:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16530:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
16531:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
16532:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16533:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
16534:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16535:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16536:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16537:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16538:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16539:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16540:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16541:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16542:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16543:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
16544:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
16545:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16546:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
16547:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16548:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16549:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16550:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16551:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16552:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16553:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16554:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16555:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16556:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
16557:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
16558:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16559:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
16560:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16561:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16562:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16563:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16564:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16565:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16566:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16567:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16568:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16569:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
16570:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
16571:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16572:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
16573:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16574:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16575:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16576:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16577:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16578:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16579:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16580:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16581:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16582:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16583:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16584:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16585:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16586:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
16587:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16588:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16589:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
16590:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
16591:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
16592:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16593:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
16594:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16595:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16596:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16597:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16598:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16599:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
16600:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16601:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16602:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16603:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16604:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16605:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16606:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16607:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
16608:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
16609:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16610:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
16611:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
16612:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16613:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
16614:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16615:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16616:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16617:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
16618:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
16619:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
16620:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16621:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
16622:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16623:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16624:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16625:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16626:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16627:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16628:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16629:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16630:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16631:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16632:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16633:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16634:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16635:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16636:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16637:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
16638:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
16639:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16640:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
16641:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
16642:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16643:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
16644:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16645:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16646:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16647:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
16648:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
16649:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
16650:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16651:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
16652:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16653:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16654:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16655:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16656:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16657:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16658:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16659:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16660:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
16661:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
16662:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16663:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
16664:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16665:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16666:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16667:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16668:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16669:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16670:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16671:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16672:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16673:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16674:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16675:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16676:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16677:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
16678:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16679:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16680:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
16681:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
16682:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
16683:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16684:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
16685:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16686:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16687:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16688:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16689:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16690:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
16691:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16692:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16693:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16694:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16695:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16696:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16697:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16698:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
16699:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
16700:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16701:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
16702:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
16703:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
16704:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
16705:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
16706:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16707:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16708:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
16709:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
16710:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16711:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
16712:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
16713:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16714:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
16715:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16716:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16717:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16718:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
16719:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
16720:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
16721:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16722:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
16723:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16724:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16725:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16726:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16727:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16728:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16729:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16730:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16731:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
16732:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
16733:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16734:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
16735:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16736:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16737:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16738:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16739:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16740:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16741:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16742:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16743:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16744:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
16745:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
16746:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16747:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
16748:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16749:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16750:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16751:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16752:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16753:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16754:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16755:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16756:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16757:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16758:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16759:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16760:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16761:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
16762:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16763:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16764:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
16765:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
16766:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
16767:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16768:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
16769:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16770:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16771:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16772:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16773:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16774:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
16775:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16776:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16777:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16778:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16779:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16780:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16781:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16782:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
16783:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
16784:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16785:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
16786:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
16787:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16788:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
16789:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16790:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16791:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16792:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
16793:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
16794:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
16795:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16796:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
16797:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16798:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16799:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16800:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16801:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16802:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16803:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16804:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16805:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16806:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16807:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16808:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16809:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16810:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16811:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16812:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
16813:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
16814:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16815:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
16816:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
16817:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
16818:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
16819:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
16820:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16821:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16822:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
16823:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
16824:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16825:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
16826:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
16827:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
16828:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
16829:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
16830:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16831:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16832:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
16833:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
16834:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16835:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
16836:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
16837:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16838:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
16839:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16840:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16841:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16842:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 21 accepted 1
16843:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
16844:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
16845:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16846:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
16847:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16848:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16849:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16850:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16851:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16852:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16853:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16854:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16855:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
16856:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
16857:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16858:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
16859:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16860:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16861:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16862:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16863:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16864:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16865:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16866:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16867:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16868:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
16869:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
16870:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16871:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
16872:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16873:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16874:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16875:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16876:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16877:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16878:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16879:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16880:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16881:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
16882:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
16883:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16884:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
16885:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16886:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16887:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16888:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16889:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16890:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16891:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16892:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16893:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16894:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
16895:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
16896:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16897:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
16898:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16899:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16900:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16901:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16902:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16903:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16904:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16905:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16906:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16907:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
16908:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
16909:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
16910:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
16911:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16912:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
16913:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
16914:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16915:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16916:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16917:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16918:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16919:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16920:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16921:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16922:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16923:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16924:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
16925:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16926:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16927:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
16928:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
16929:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
16930:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16931:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
16932:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16933:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16934:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16935:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16936:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16937:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
16938:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16939:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16940:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16941:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16942:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16943:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16944:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16945:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
16946:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
16947:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16948:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
16949:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
16950:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16951:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
16952:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16953:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16954:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16955:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
16956:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
16957:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
16958:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16959:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
16960:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16961:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16962:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16963:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16964:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16965:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16966:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
16967:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
16968:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16969:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
16970:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
16971:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
16972:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
16973:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
16974:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
16975:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
16976:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
16977:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
16978:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
16979:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
16980:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
16981:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
16982:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
16983:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
16984:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
16985:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
16986:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
16987:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
16988:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
16989:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
16990:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
16991:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
16992:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
16993:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
16994:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
16995:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
16996:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
16997:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
16998:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
16999:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
17000:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17001:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
17002:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17003:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17004:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17005:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17006:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17007:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17008:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17009:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17010:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17011:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17012:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17013:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17014:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17015:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
17016:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17017:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17018:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17019:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
17020:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
17021:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17022:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
17023:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17024:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17025:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17026:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17027:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17028:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
17029:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17030:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17031:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17032:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17033:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17034:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17035:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17036:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
17037:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
17038:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17039:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
17040:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
17041:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
17042:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
17043:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
17044:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17045:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17046:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
17047:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
17048:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17049:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
17050:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
17051:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17052:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
17053:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17054:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17055:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17056:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
17057:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
17058:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
17059:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17060:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
17061:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17062:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17063:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17064:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17065:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17066:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17067:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17068:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17069:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
17070:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
17071:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17072:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
17073:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17074:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17075:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17076:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17077:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17078:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17079:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17080:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17081:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17082:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
17083:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
17084:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17085:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
17086:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17087:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17088:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17089:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17090:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17091:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17092:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17093:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17094:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17095:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17096:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17097:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17098:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17099:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
17100:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17101:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17102:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17103:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
17104:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
17105:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17106:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
17107:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17108:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17109:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17110:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17111:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17112:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
17113:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17114:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17115:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17116:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17117:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17118:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17119:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17120:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
17121:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
17122:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17123:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
17124:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
17125:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17126:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
17127:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17128:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17129:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17130:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
17131:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
17132:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
17133:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17134:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
17135:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17136:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17137:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17138:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17139:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17140:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17141:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17142:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17143:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17144:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17145:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17146:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17147:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17148:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17149:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17150:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
17151:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
17152:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17153:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
17154:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
17155:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
17156:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
17157:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
17158:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17159:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17160:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
17161:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
17162:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17163:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
17164:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
17165:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17166:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
17167:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17168:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17169:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17170:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
17171:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
17172:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
17173:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17174:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
17175:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17176:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17177:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17178:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17179:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17180:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17181:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17182:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17183:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
17184:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
17185:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17186:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
17187:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17188:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17189:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17190:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17191:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17192:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17193:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17194:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17195:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17196:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
17197:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
17198:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17199:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
17200:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17201:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17202:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17203:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17204:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17205:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17206:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17207:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17208:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17209:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
17210:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
17211:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17212:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
17213:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17214:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17215:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17216:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17217:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17218:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17219:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17220:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17221:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17222:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17223:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17224:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17225:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17226:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
17227:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17228:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17229:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17230:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
17231:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
17232:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17233:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
17234:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17235:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17236:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17237:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17238:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17239:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
17240:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17241:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17242:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17243:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17244:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17245:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17246:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17247:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
17248:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
17249:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17250:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
17251:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
17252:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17253:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
17254:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17255:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17256:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17257:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
17258:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
17259:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
17260:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17261:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
17262:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17263:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17264:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17265:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17266:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17267:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17268:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17269:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17270:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17271:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17272:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17273:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17274:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17275:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17276:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17277:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
17278:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
17279:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17280:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
17281:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
17282:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17283:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
17284:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17285:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17286:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17287:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
17288:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
17289:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
17290:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17291:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
17292:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17293:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17294:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17295:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17296:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17297:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17298:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17299:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17300:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
17301:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
17302:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17303:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
17304:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17305:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17306:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17307:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17308:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17309:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17310:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17311:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17312:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17313:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17314:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17315:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17316:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17317:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
17318:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17319:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17320:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
17321:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
17322:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
17323:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17324:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
17325:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17326:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17327:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17328:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17329:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17330:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
17331:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17332:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17333:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17334:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17335:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17336:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17337:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17338:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
17339:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
17340:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17341:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
17342:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
17343:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
17344:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
17345:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
17346:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17347:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17348:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
17349:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
17350:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17351:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
17352:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
17353:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
17354:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
17355:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
17356:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17357:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17358:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
17359:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
17360:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17361:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
17362:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
17363:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
17364:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
17365:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
17366:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17367:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17368:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
17369:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
17370:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17371:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
17372:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
17373:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17374:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
17375:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17376:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17377:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17378:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 34 accepted 1
17379:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
17380:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=9  BUS_LOAD  MEM[64] accepted 1
17381:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17382:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=7  BUS_LOAD  MEM[72] accepted 1
17383:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17384:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17385:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17386:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17387:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17388:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17389:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17390:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17391:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
17392:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 7 accepted 1
17393:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17394:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
17395:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17396:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17397:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17398:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17399:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17400:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17401:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17402:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17403:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17404:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
17405:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
17406:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17407:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
17408:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17409:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17410:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17411:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17412:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17413:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17414:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17415:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17416:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17417:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
17418:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
17419:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17420:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
17421:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17422:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17423:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17424:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17425:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17426:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17427:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17428:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17429:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17430:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
17431:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
17432:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17433:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
17434:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17435:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17436:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17437:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17438:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17439:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17440:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17441:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17442:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17443:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
17444:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
17445:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17446:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
17447:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17448:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17449:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17450:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17451:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17452:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17453:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17454:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17455:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17456:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
17457:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
17458:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17459:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
17460:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17461:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17462:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17463:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17464:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17465:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17466:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17467:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17468:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17469:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17470:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17471:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17472:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17473:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
17474:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17475:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17476:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
17477:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
17478:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
17479:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17480:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
17481:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17482:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17483:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17484:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17485:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17486:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
17487:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17488:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17489:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17490:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17491:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17492:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17493:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17494:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
17495:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
17496:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17497:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
17498:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
17499:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17500:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
17501:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17502:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17503:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17504:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
17505:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
17506:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
17507:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17508:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
17509:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17510:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17511:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17512:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17513:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17514:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17515:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17516:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17517:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17518:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17519:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17520:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17521:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17522:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17523:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17524:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
17525:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
17526:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17527:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
17528:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
17529:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17530:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
17531:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17532:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17533:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17534:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
17535:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
17536:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
17537:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17538:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
17539:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17540:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17541:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17542:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17543:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17544:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17545:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17546:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17547:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
17548:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
17549:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17550:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
17551:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17552:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17553:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17554:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17555:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17556:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17557:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17558:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17559:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17560:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17561:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17562:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17563:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17564:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
17565:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17566:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17567:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17568:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
17569:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
17570:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17571:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
17572:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17573:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17574:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17575:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17576:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17577:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
17578:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17579:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17580:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17581:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17582:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17583:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17584:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17585:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
17586:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
17587:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17588:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
17589:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
17590:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
17591:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
17592:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
17593:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17594:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17595:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
17596:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
17597:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17598:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
17599:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
17600:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17601:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
17602:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17603:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17604:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17605:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
17606:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
17607:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
17608:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17609:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
17610:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17611:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17612:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17613:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17614:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17615:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17616:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17617:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17618:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
17619:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
17620:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17621:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
17622:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17623:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17624:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17625:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17626:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17627:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17628:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17629:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17630:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17631:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
17632:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
17633:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17634:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
17635:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17636:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17637:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17638:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17639:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17640:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17641:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17642:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17643:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17644:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17645:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17646:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17647:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17648:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
17649:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17650:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17651:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17652:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
17653:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
17654:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17655:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
17656:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17657:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17658:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17659:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17660:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17661:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
17662:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17663:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17664:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17665:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17666:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17667:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17668:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17669:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
17670:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
17671:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17672:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
17673:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
17674:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17675:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
17676:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17677:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17678:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17679:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
17680:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
17681:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
17682:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17683:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
17684:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17685:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17686:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17687:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17688:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17689:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17690:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17691:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17692:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17693:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17694:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17695:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17696:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17697:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17698:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17699:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
17700:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
17701:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17702:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
17703:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
17704:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
17705:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
17706:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
17707:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17708:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17709:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
17710:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
17711:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17712:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
17713:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
17714:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17715:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
17716:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17717:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17718:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17719:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
17720:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
17721:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
17722:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17723:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
17724:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17725:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17726:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17727:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17728:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17729:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17730:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17731:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17732:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
17733:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
17734:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17735:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
17736:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17737:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17738:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17739:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17740:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17741:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17742:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17743:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17744:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17745:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
17746:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
17747:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17748:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
17749:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17750:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17751:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17752:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17753:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17754:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17755:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17756:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17757:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17758:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
17759:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
17760:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17761:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
17762:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17763:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17764:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17765:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17766:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17767:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17768:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17769:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17770:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17771:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17772:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17773:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17774:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17775:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
17776:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17777:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17778:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17779:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
17780:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
17781:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17782:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
17783:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17784:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17785:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17786:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17787:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17788:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
17789:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17790:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17791:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17792:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17793:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17794:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17795:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17796:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
17797:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
17798:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17799:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
17800:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
17801:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17802:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
17803:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17804:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17805:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17806:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
17807:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
17808:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
17809:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17810:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
17811:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17812:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17813:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17814:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17815:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17816:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17817:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17818:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17819:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17820:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17821:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17822:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17823:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17824:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17825:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17826:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
17827:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
17828:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17829:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
17830:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
17831:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17832:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
17833:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17834:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17835:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17836:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
17837:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
17838:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
17839:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17840:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
17841:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17842:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17843:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17844:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17845:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17846:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17847:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17848:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17849:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
17850:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
17851:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17852:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
17853:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17854:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17855:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17856:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17857:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17858:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17859:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17860:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17861:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17862:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17863:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17864:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17865:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17866:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
17867:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17868:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17869:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
17870:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
17871:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
17872:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17873:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
17874:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17875:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17876:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17877:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17878:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17879:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
17880:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17881:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17882:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17883:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17884:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
17885:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17886:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17887:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
17888:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
17889:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17890:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
17891:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
17892:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
17893:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
17894:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
17895:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17896:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17897:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
17898:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
17899:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17900:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
17901:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
17902:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
17903:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
17904:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
17905:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
17906:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
17907:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
17908:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
17909:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
17910:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
17911:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
17912:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
17913:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
17914:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
17915:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17916:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17917:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
17918:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
17919:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
17920:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17921:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
17922:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17923:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17924:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17925:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17926:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17927:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17928:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17929:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17930:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
17931:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
17932:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17933:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
17934:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17935:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17936:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17937:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17938:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17939:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17940:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17941:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17942:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17943:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
17944:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
17945:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17946:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
17947:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17948:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17949:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17950:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17951:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17952:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17953:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17954:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17955:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17956:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
17957:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
17958:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17959:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
17960:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17961:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17962:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17963:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17964:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17965:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17966:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17967:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
17968:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
17969:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
17970:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
17971:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
17972:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
17973:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17974:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
17975:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
17976:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17977:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17978:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17979:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
17980:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
17981:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
17982:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17983:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
17984:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
17985:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
17986:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
17987:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
17988:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
17989:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
17990:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
17991:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
17992:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
17993:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
17994:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
17995:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
17996:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
17997:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
17998:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
17999:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
18000:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18001:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18002:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18003:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18004:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18005:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18006:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18007:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
18008:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
18009:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18010:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
18011:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
18012:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18013:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
18014:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18015:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18016:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18017:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
18018:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
18019:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
18020:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18021:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
18022:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18023:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18024:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18025:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18026:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18027:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18028:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18029:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18030:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18031:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18032:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18033:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18034:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18035:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18036:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18037:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
18038:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
18039:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18040:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
18041:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
18042:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18043:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
18044:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18045:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18046:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18047:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
18048:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
18049:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
18050:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18051:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
18052:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18053:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18054:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18055:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18056:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18057:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18058:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18059:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18060:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
18061:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
18062:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18063:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
18064:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18065:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18066:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18067:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18068:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18069:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18070:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18071:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18072:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18073:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18074:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18075:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18076:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18077:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
18078:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18079:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18080:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
18081:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
18082:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
18083:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18084:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
18085:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18086:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18087:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18088:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18089:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18090:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
18091:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18092:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18093:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18094:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18095:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18096:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18097:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18098:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
18099:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
18100:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18101:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
18102:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
18103:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
18104:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
18105:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
18106:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18107:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18108:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
18109:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
18110:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18111:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
18112:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
18113:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18114:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
18115:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18116:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18117:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18118:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
18119:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
18120:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
18121:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18122:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
18123:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18124:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18125:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18126:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18127:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18128:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18129:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18130:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18131:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
18132:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
18133:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18134:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
18135:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18136:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18137:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18138:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18139:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18140:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18141:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18142:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18143:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18144:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
18145:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
18146:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18147:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
18148:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18149:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18150:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18151:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18152:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18153:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18154:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18155:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18156:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18157:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18158:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18159:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18160:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18161:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
18162:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18163:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18164:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
18165:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
18166:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
18167:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18168:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
18169:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18170:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18171:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18172:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18173:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18174:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
18175:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18176:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18177:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18178:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18179:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18180:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18181:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18182:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
18183:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
18184:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18185:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
18186:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
18187:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18188:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
18189:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18190:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18191:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18192:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
18193:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
18194:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
18195:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18196:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
18197:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18198:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18199:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18200:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18201:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18202:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18203:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18204:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18205:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18206:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18207:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18208:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18209:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18210:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18211:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18212:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
18213:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
18214:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18215:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
18216:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
18217:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
18218:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
18219:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
18220:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18221:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18222:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
18223:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
18224:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18225:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
18226:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
18227:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
18228:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
18229:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
18230:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18231:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18232:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
18233:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
18234:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18235:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
18236:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
18237:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
18238:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
18239:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
18240:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18241:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18242:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
18243:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=34  BUS_LOAD  MEM[80] accepted 1
18244:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18245:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=55  BUS_LOAD  MEM[88] accepted 1
18246:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
18247:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18248:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
18249:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18250:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18251:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18252:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3976] = 55 accepted 1
18253:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3968] accepted 1
18254:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=10  BUS_LOAD  MEM[64] accepted 1
18255:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18256:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=8  BUS_LOAD  MEM[72] accepted 1
18257:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18258:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18259:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18260:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18261:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18262:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18263:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18264:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18265:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 72 accepted 1
18266:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 8 accepted 1
18267:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18268:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
18269:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18270:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18271:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18272:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18273:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18274:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18275:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18276:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18277:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18278:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
18279:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 7 accepted 1
18280:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18281:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
18282:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18283:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18284:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18285:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18286:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18287:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18288:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18289:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18290:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18291:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
18292:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
18293:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18294:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
18295:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18296:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18297:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18298:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18299:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18300:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18301:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18302:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18303:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18304:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
18305:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
18306:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18307:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
18308:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18309:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18310:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18311:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18312:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18313:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18314:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18315:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18316:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18317:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
18318:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
18319:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18320:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
18321:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18322:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18323:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18324:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18325:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18326:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18327:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18328:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18329:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18330:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
18331:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
18332:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18333:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
18334:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18335:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18336:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18337:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18338:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18339:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18340:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18341:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18342:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18343:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
18344:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
18345:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18346:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
18347:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18348:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18349:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18350:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18351:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18352:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18353:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18354:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18355:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18356:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18357:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18358:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18359:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18360:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
18361:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18362:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18363:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
18364:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
18365:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
18366:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18367:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
18368:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18369:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18370:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18371:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18372:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18373:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
18374:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18375:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18376:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18377:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18378:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18379:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18380:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18381:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
18382:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
18383:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18384:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
18385:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
18386:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18387:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
18388:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18389:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18390:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18391:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
18392:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
18393:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
18394:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18395:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
18396:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18397:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18398:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18399:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18400:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18401:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18402:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18403:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18404:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18405:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18406:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18407:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18408:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18409:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18410:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18411:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
18412:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
18413:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18414:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
18415:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
18416:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18417:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
18418:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18419:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18420:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18421:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
18422:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
18423:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
18424:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18425:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
18426:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18427:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18428:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18429:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18430:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18431:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18432:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18433:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18434:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
18435:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
18436:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18437:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
18438:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18439:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18440:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18441:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18442:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18443:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18444:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18445:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18446:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18447:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18448:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18449:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18450:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18451:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
18452:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18453:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18454:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
18455:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
18456:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
18457:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18458:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
18459:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18460:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18461:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18462:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18463:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18464:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
18465:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18466:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18467:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18468:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18469:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18470:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18471:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18472:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
18473:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
18474:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18475:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
18476:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
18477:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
18478:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
18479:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
18480:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18481:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18482:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
18483:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
18484:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18485:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
18486:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
18487:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18488:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
18489:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18490:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18491:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18492:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
18493:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
18494:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
18495:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18496:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
18497:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18498:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18499:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18500:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18501:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18502:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18503:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18504:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18505:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
18506:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
18507:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18508:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
18509:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18510:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18511:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18512:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18513:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18514:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18515:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18516:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18517:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18518:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
18519:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
18520:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18521:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
18522:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18523:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18524:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18525:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18526:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18527:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18528:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18529:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18530:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18531:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18532:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18533:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18534:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18535:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
18536:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18537:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18538:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
18539:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
18540:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
18541:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18542:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
18543:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18544:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18545:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18546:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18547:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18548:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
18549:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18550:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18551:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18552:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18553:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18554:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18555:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18556:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
18557:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
18558:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18559:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
18560:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
18561:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18562:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
18563:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18564:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18565:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18566:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
18567:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
18568:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
18569:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18570:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
18571:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18572:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18573:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18574:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18575:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18576:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18577:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18578:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18579:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18580:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18581:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18582:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18583:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18584:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18585:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18586:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
18587:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
18588:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18589:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
18590:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
18591:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
18592:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
18593:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
18594:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18595:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18596:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
18597:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
18598:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18599:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
18600:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
18601:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18602:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
18603:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18604:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18605:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18606:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
18607:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
18608:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
18609:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18610:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
18611:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18612:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18613:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18614:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18615:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18616:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18617:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18618:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18619:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
18620:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
18621:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18622:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
18623:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18624:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18625:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18626:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18627:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18628:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18629:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18630:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18631:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18632:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
18633:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
18634:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18635:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
18636:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18637:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18638:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18639:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18640:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18641:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18642:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18643:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18644:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18645:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
18646:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
18647:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18648:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
18649:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18650:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18651:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18652:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18653:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18654:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18655:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18656:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18657:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18658:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18659:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18660:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18661:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18662:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
18663:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18664:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18665:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
18666:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
18667:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
18668:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18669:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
18670:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18671:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18672:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18673:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18674:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18675:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
18676:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18677:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18678:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18679:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18680:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18681:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18682:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18683:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
18684:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
18685:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18686:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
18687:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
18688:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18689:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
18690:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18691:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18692:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18693:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
18694:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
18695:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
18696:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18697:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
18698:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18699:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18700:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18701:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18702:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18703:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18704:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18705:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18706:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18707:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18708:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18709:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18710:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18711:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18712:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18713:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
18714:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
18715:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18716:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
18717:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
18718:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18719:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
18720:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18721:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18722:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18723:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
18724:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
18725:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
18726:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18727:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
18728:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18729:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18730:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18731:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18732:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18733:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18734:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18735:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18736:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
18737:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
18738:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18739:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
18740:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18741:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18742:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18743:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18744:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18745:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18746:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18747:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18748:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18749:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18750:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18751:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18752:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18753:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
18754:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18755:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18756:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
18757:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
18758:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
18759:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18760:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
18761:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18762:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18763:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18764:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18765:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18766:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
18767:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18768:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18769:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18770:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18771:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18772:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18773:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18774:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
18775:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
18776:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18777:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
18778:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
18779:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
18780:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
18781:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
18782:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18783:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18784:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
18785:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
18786:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18787:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
18788:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
18789:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
18790:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
18791:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
18792:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18793:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18794:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
18795:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
18796:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18797:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
18798:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
18799:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18800:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
18801:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18802:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18803:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18804:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
18805:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
18806:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
18807:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18808:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
18809:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18810:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18811:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18812:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18813:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18814:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18815:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18816:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18817:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
18818:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
18819:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18820:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
18821:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18822:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18823:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18824:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18825:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18826:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18827:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18828:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18829:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18830:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
18831:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
18832:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18833:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
18834:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18835:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18836:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18837:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18838:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18839:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18840:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18841:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18842:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18843:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
18844:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
18845:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18846:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
18847:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18848:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18849:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18850:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18851:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18852:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18853:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18854:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18855:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18856:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
18857:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
18858:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18859:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
18860:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18861:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18862:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18863:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18864:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18865:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18866:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18867:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18868:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18869:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18870:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18871:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18872:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18873:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
18874:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18875:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18876:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
18877:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
18878:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
18879:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18880:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
18881:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18882:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18883:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18884:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18885:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18886:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
18887:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18888:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18889:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18890:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18891:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18892:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18893:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18894:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
18895:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
18896:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18897:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
18898:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
18899:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18900:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
18901:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18902:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18903:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18904:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
18905:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
18906:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
18907:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18908:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
18909:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18910:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18911:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18912:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18913:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18914:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18915:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18916:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18917:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18918:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18919:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18920:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18921:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18922:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18923:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18924:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
18925:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
18926:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18927:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
18928:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
18929:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
18930:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
18931:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
18932:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18933:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18934:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
18935:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
18936:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
18937:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18938:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
18939:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18940:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18941:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18942:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18943:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18944:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18945:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
18946:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
18947:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
18948:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
18949:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
18950:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
18951:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18952:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
18953:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
18954:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18955:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18956:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18957:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
18958:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
18959:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
18960:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18961:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18962:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18963:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18964:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
18965:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
18966:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
18967:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
18968:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
18969:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
18970:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
18971:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
18972:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
18973:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
18974:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
18975:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
18976:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
18977:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
18978:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18979:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
18980:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
18981:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
18982:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
18983:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18984:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18985:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
18986:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
18987:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18988:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
18989:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
18990:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
18991:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
18992:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
18993:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
18994:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
18995:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
18996:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
18997:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
18998:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
18999:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
19000:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19001:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
19002:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19003:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19004:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19005:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
19006:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
19007:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
19008:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19009:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
19010:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19011:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19012:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19013:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19014:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19015:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19016:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19017:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19018:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
19019:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
19020:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19021:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
19022:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19023:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19024:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19025:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19026:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19027:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19028:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19029:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19030:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19031:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
19032:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
19033:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19034:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
19035:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19036:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19037:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19038:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19039:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19040:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19041:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19042:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19043:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19044:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19045:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19046:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19047:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19048:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
19049:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19050:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19051:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
19052:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
19053:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
19054:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19055:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
19056:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19057:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19058:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19059:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19060:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19061:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
19062:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19063:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19064:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19065:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19066:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19067:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19068:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19069:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
19070:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
19071:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19072:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
19073:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
19074:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19075:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
19076:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19077:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19078:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19079:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
19080:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
19081:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
19082:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19083:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
19084:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19085:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19086:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19087:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19088:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19089:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19090:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19091:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19092:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19093:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19094:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19095:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19096:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19097:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19098:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19099:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
19100:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
19101:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19102:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
19103:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
19104:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
19105:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
19106:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
19107:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19108:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19109:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
19110:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
19111:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19112:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
19113:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
19114:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
19115:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
19116:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
19117:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19118:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19119:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
19120:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
19121:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19122:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
19123:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
19124:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19125:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
19126:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19127:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19128:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19129:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
19130:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
19131:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
19132:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19133:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
19134:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19135:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19136:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19137:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19138:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19139:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19140:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19141:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19142:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
19143:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 6 accepted 1
19144:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19145:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
19146:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19147:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19148:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19149:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19150:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19151:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19152:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19153:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19154:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19155:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
19156:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
19157:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19158:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
19159:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19160:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19161:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19162:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19163:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19164:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19165:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19166:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19167:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19168:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
19169:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
19170:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19171:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
19172:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19173:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19174:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19175:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19176:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19177:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19178:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19179:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19180:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19181:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
19182:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
19183:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19184:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
19185:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19186:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19187:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19188:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19189:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19190:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19191:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19192:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19193:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19194:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
19195:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
19196:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19197:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
19198:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19199:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19200:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19201:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19202:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19203:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19204:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19205:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19206:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19207:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19208:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19209:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19210:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19211:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
19212:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19213:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19214:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
19215:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
19216:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
19217:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19218:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
19219:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19220:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19221:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19222:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19223:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19224:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
19225:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19226:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19227:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19228:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19229:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19230:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19231:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19232:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
19233:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
19234:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19235:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
19236:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
19237:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19238:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
19239:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19240:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19241:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19242:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
19243:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
19244:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
19245:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19246:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
19247:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19248:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19249:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19250:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19251:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19252:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19253:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19254:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19255:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19256:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19257:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19258:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19259:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19260:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19261:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19262:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
19263:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
19264:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19265:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
19266:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
19267:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19268:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
19269:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19270:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19271:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19272:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
19273:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
19274:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
19275:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19276:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
19277:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19278:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19279:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19280:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19281:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19282:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19283:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19284:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19285:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
19286:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
19287:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19288:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
19289:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19290:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19291:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19292:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19293:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19294:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19295:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19296:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19297:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19298:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19299:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19300:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19301:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19302:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
19303:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19304:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19305:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
19306:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
19307:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
19308:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19309:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
19310:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19311:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19312:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19313:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19314:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19315:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
19316:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19317:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19318:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19319:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19320:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19321:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19322:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19323:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
19324:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
19325:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19326:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
19327:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
19328:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
19329:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
19330:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
19331:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19332:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19333:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
19334:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
19335:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19336:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
19337:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
19338:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19339:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
19340:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19341:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19342:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19343:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
19344:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
19345:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
19346:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19347:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
19348:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19349:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19350:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19351:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19352:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19353:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19354:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19355:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19356:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
19357:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
19358:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19359:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
19360:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19361:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19362:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19363:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19364:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19365:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19366:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19367:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19368:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19369:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
19370:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
19371:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19372:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
19373:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19374:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19375:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19376:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19377:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19378:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19379:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19380:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19381:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19382:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19383:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19384:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19385:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19386:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
19387:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19388:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19389:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
19390:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
19391:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
19392:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19393:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
19394:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19395:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19396:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19397:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19398:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19399:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
19400:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19401:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19402:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19403:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19404:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19405:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19406:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19407:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
19408:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
19409:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19410:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
19411:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
19412:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19413:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
19414:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19415:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19416:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19417:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
19418:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
19419:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
19420:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19421:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
19422:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19423:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19424:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19425:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19426:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19427:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19428:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19429:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19430:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19431:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19432:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19433:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19434:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19435:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19436:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19437:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
19438:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
19439:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19440:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
19441:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
19442:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
19443:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
19444:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
19445:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19446:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19447:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
19448:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
19449:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19450:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
19451:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
19452:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19453:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
19454:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19455:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19456:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19457:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
19458:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
19459:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
19460:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19461:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
19462:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19463:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19464:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19465:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19466:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19467:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19468:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19469:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19470:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
19471:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
19472:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19473:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
19474:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19475:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19476:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19477:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19478:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19479:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19480:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19481:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19482:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19483:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
19484:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
19485:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19486:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
19487:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19488:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19489:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19490:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19491:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19492:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19493:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19494:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19495:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19496:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
19497:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
19498:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19499:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
19500:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19501:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19502:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19503:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19504:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19505:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19506:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19507:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19508:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19509:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19510:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19511:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19512:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19513:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
19514:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19515:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19516:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
19517:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
19518:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
19519:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19520:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
19521:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19522:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19523:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19524:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19525:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19526:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
19527:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19528:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19529:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19530:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19531:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19532:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19533:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19534:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
19535:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
19536:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19537:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
19538:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
19539:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19540:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
19541:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19542:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19543:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19544:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
19545:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
19546:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
19547:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19548:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
19549:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19550:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19551:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19552:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19553:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19554:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19555:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19556:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19557:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19558:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19559:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19560:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19561:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19562:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19563:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19564:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
19565:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
19566:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19567:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
19568:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
19569:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19570:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
19571:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19572:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19573:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19574:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
19575:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
19576:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
19577:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19578:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
19579:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19580:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19581:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19582:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19583:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19584:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19585:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19586:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19587:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
19588:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
19589:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19590:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
19591:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19592:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19593:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19594:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19595:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19596:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19597:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19598:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19599:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19600:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19601:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19602:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19603:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19604:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
19605:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19606:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19607:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
19608:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
19609:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
19610:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19611:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
19612:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19613:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19614:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19615:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19616:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19617:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
19618:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19619:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19620:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19621:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19622:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19623:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19624:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19625:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
19626:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
19627:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19628:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
19629:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
19630:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
19631:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
19632:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
19633:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19634:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19635:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
19636:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
19637:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19638:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
19639:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
19640:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
19641:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
19642:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
19643:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19644:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19645:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
19646:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
19647:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19648:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
19649:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
19650:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
19651:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
19652:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
19653:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19654:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19655:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
19656:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
19657:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19658:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
19659:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
19660:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
19661:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
19662:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
19663:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19664:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19665:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3976] accepted 1
19666:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=55  BUS_LOAD  MEM[80] accepted 1
19667:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19668:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=89  BUS_LOAD  MEM[88] accepted 1
19669:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3992] accepted 1
19670:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19671:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4000  BUS_LOAD  MEM[96] accepted 1
19672:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19673:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19674:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19675:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[4008] = 89 accepted 1
19676:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[4000] accepted 1
19677:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=11  BUS_LOAD  MEM[64] accepted 1
19678:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19679:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=9  BUS_LOAD  MEM[72] accepted 1
19680:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19681:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19682:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19683:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19684:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19685:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19686:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19687:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19688:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3968  BUS_STORE MEM[3992] = 72 accepted 1
19689:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3968] = 9 accepted 1
19690:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19691:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=8  BUS_LOAD  MEM[56] accepted 1
19692:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19693:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19694:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19695:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19696:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19697:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19698:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19699:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19700:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19701:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 56 accepted 1
19702:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 8 accepted 1
19703:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19704:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
19705:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19706:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19707:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19708:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19709:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19710:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19711:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19712:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19713:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19714:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
19715:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 7 accepted 1
19716:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19717:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
19718:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19719:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19720:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19721:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19722:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19723:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19724:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19725:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19726:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19727:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
19728:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
19729:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19730:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
19731:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19732:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19733:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19734:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19735:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19736:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19737:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19738:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19739:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19740:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
19741:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
19742:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19743:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
19744:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19745:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19746:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19747:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19748:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19749:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19750:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19751:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19752:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19753:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
19754:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
19755:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19756:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
19757:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19758:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19759:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19760:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19761:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19762:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19763:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19764:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19765:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19766:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
19767:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
19768:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19769:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
19770:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19771:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19772:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19773:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19774:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19775:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19776:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19777:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19778:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19779:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
19780:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
19781:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19782:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
19783:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19784:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19785:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19786:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19787:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19788:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19789:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19790:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19791:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19792:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19793:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19794:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19795:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19796:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
19797:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19798:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19799:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
19800:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
19801:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
19802:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19803:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
19804:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19805:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19806:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19807:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19808:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19809:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
19810:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19811:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19812:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19813:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19814:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19815:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19816:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19817:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
19818:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
19819:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19820:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
19821:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
19822:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19823:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
19824:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19825:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19826:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19827:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
19828:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
19829:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
19830:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19831:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
19832:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19833:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19834:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19835:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19836:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19837:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19838:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19839:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19840:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19841:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19842:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19843:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19844:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19845:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19846:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19847:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
19848:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
19849:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19850:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
19851:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
19852:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19853:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
19854:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19855:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19856:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19857:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
19858:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
19859:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
19860:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19861:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
19862:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19863:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19864:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19865:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19866:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19867:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19868:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19869:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19870:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
19871:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
19872:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19873:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
19874:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19875:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19876:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19877:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19878:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19879:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19880:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19881:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19882:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19883:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19884:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19885:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19886:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19887:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
19888:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19889:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19890:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
19891:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
19892:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
19893:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19894:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
19895:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19896:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19897:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19898:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19899:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19900:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
19901:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19902:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19903:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19904:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19905:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19906:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19907:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19908:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
19909:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
19910:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19911:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
19912:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
19913:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
19914:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
19915:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
19916:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19917:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19918:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
19919:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
19920:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19921:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
19922:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
19923:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19924:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
19925:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
19926:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19927:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19928:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
19929:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
19930:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
19931:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19932:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
19933:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19934:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19935:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19936:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19937:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19938:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19939:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19940:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19941:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
19942:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
19943:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19944:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
19945:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19946:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19947:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19948:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19949:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19950:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19951:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19952:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
19953:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
19954:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
19955:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
19956:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
19957:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
19958:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19959:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
19960:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
19961:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19962:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19963:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19964:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
19965:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
19966:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
19967:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19968:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19969:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19970:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19971:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
19972:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
19973:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
19974:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
19975:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
19976:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
19977:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
19978:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
19979:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
19980:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
19981:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
19982:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
19983:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
19984:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
19985:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19986:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
19987:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
19988:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
19989:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
19990:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
19991:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
19992:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
19993:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
19994:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
19995:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
19996:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
19997:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
19998:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
19999:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20000:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20001:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20002:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
20003:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
20004:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
20005:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20006:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
20007:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20008:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20009:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20010:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20011:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20012:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20013:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20014:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20015:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20016:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20017:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20018:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20019:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20020:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20021:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20022:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
20023:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
20024:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20025:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
20026:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
20027:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
20028:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
20029:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
20030:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20031:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20032:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
20033:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
20034:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20035:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
20036:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
20037:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20038:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
20039:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20040:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20041:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20042:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
20043:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
20044:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
20045:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20046:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
20047:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20048:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20049:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20050:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20051:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20052:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20053:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20054:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20055:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
20056:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
20057:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20058:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
20059:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20060:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20061:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20062:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20063:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20064:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20065:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20066:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20067:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20068:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
20069:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
20070:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20071:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
20072:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20073:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20074:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20075:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20076:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20077:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20078:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20079:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20080:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20081:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
20082:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
20083:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20084:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
20085:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20086:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20087:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20088:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20089:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20090:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20091:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20092:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20093:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20094:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20095:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20096:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20097:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20098:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
20099:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20100:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20101:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
20102:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
20103:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
20104:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20105:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
20106:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20107:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20108:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20109:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20110:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20111:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
20112:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20113:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20114:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20115:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20116:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20117:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20118:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20119:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
20120:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
20121:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20122:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
20123:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
20124:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20125:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
20126:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20127:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20128:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20129:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
20130:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
20131:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
20132:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20133:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
20134:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20135:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20136:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20137:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20138:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20139:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20140:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20141:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20142:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20143:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20144:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20145:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20146:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20147:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20148:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20149:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
20150:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
20151:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20152:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
20153:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
20154:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20155:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
20156:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20157:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20158:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20159:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
20160:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
20161:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
20162:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20163:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
20164:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20165:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20166:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20167:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20168:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20169:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20170:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20171:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20172:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
20173:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
20174:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20175:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
20176:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20177:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20178:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20179:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20180:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20181:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20182:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20183:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20184:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20185:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20186:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20187:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20188:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20189:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
20190:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20191:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20192:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20193:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
20194:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
20195:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20196:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
20197:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20198:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20199:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20200:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20201:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20202:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
20203:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20204:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20205:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20206:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20207:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20208:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20209:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20210:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
20211:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
20212:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20213:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
20214:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
20215:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
20216:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
20217:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
20218:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20219:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20220:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
20221:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
20222:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20223:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
20224:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
20225:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
20226:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
20227:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
20228:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20229:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20230:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
20231:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
20232:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20233:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
20234:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
20235:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20236:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
20237:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20238:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20239:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20240:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
20241:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
20242:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
20243:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20244:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
20245:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20246:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20247:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20248:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20249:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20250:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20251:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20252:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20253:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
20254:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
20255:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20256:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
20257:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20258:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20259:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20260:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20261:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20262:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20263:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20264:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20265:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20266:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
20267:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
20268:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20269:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
20270:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20271:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20272:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20273:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20274:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20275:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20276:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20277:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20278:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20279:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
20280:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
20281:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20282:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
20283:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20284:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20285:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20286:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20287:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20288:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20289:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20290:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20291:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20292:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
20293:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
20294:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20295:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
20296:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20297:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20298:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20299:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20300:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20301:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20302:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20303:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20304:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20305:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20306:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20307:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20308:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20309:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
20310:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20311:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20312:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
20313:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
20314:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
20315:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20316:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
20317:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20318:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20319:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20320:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20321:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20322:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
20323:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20324:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20325:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20326:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20327:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20328:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20329:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20330:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
20331:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
20332:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20333:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
20334:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
20335:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20336:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
20337:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20338:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20339:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20340:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
20341:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
20342:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
20343:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20344:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
20345:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20346:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20347:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20348:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20349:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20350:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20351:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20352:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20353:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20354:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20355:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20356:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20357:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20358:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20359:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20360:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
20361:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
20362:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20363:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
20364:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
20365:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20366:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
20367:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20368:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20369:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20370:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
20371:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
20372:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
20373:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20374:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
20375:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20376:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20377:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20378:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20379:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20380:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20381:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20382:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20383:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
20384:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
20385:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20386:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
20387:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20388:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20389:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20390:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20391:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20392:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20393:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20394:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20395:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20396:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20397:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20398:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20399:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20400:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
20401:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20402:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20403:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20404:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
20405:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
20406:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20407:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
20408:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20409:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20410:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20411:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20412:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20413:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
20414:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20415:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20416:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20417:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20418:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20419:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20420:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20421:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
20422:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
20423:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20424:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
20425:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
20426:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
20427:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
20428:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
20429:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20430:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20431:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
20432:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
20433:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20434:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
20435:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
20436:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20437:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
20438:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20439:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20440:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20441:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
20442:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
20443:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
20444:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20445:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
20446:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20447:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20448:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20449:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20450:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20451:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20452:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20453:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20454:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
20455:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
20456:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20457:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
20458:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20459:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20460:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20461:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20462:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20463:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20464:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20465:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20466:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20467:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
20468:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
20469:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20470:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
20471:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20472:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20473:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20474:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20475:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20476:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20477:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20478:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20479:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20480:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20481:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20482:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20483:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20484:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
20485:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20486:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20487:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20488:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
20489:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
20490:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20491:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
20492:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20493:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20494:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20495:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20496:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20497:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
20498:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20499:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20500:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20501:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20502:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20503:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20504:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20505:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
20506:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
20507:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20508:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
20509:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
20510:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20511:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
20512:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20513:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20514:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20515:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
20516:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
20517:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
20518:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20519:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
20520:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20521:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20522:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20523:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20524:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20525:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20526:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20527:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20528:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20529:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20530:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20531:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20532:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20533:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20534:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20535:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
20536:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
20537:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20538:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
20539:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
20540:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
20541:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
20542:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
20543:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20544:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20545:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
20546:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
20547:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20548:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
20549:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
20550:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
20551:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
20552:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
20553:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20554:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20555:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
20556:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
20557:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20558:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
20559:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
20560:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20561:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
20562:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20563:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20564:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20565:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
20566:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
20567:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
20568:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20569:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
20570:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20571:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20572:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20573:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20574:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20575:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20576:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20577:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20578:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
20579:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 6 accepted 1
20580:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20581:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
20582:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20583:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20584:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20585:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20586:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20587:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20588:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20589:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20590:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20591:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
20592:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
20593:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20594:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
20595:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20596:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20597:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20598:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20599:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20600:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20601:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20602:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20603:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20604:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
20605:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
20606:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20607:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
20608:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20609:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20610:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20611:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20612:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20613:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20614:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20615:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20616:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20617:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
20618:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
20619:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20620:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
20621:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20622:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20623:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20624:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20625:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20626:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20627:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20628:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20629:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20630:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
20631:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
20632:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20633:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
20634:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20635:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20636:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20637:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20638:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20639:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20640:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20641:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20642:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20643:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20644:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20645:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20646:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20647:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
20648:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20649:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20650:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
20651:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
20652:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
20653:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20654:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
20655:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20656:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20657:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20658:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20659:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20660:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
20661:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20662:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20663:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20664:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20665:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20666:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20667:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20668:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
20669:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
20670:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20671:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
20672:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
20673:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20674:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
20675:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20676:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20677:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20678:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
20679:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
20680:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
20681:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20682:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
20683:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20684:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20685:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20686:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20687:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20688:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20689:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20690:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20691:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20692:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20693:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20694:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20695:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20696:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20697:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20698:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
20699:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
20700:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20701:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
20702:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
20703:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20704:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
20705:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20706:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20707:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20708:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
20709:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
20710:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
20711:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20712:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
20713:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20714:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20715:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20716:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20717:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20718:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20719:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20720:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20721:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
20722:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
20723:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20724:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
20725:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20726:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20727:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20728:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20729:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20730:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20731:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20732:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20733:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20734:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20735:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20736:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20737:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20738:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
20739:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20740:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20741:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20742:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
20743:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
20744:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20745:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
20746:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20747:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20748:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20749:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20750:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20751:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
20752:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20753:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20754:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20755:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20756:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20757:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20758:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20759:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
20760:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
20761:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20762:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
20763:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
20764:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
20765:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
20766:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
20767:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20768:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20769:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
20770:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
20771:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20772:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
20773:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
20774:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20775:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
20776:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20777:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20778:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20779:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
20780:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
20781:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
20782:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20783:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
20784:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20785:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20786:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20787:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20788:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20789:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20790:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20791:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20792:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
20793:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
20794:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20795:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
20796:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20797:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20798:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20799:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20800:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20801:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20802:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20803:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20804:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20805:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
20806:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
20807:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20808:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
20809:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20810:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20811:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20812:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20813:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20814:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20815:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20816:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20817:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20818:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20819:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20820:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20821:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20822:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
20823:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20824:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20825:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20826:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
20827:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
20828:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20829:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
20830:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20831:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20832:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20833:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20834:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20835:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
20836:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20837:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20838:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20839:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20840:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20841:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20842:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20843:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
20844:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
20845:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20846:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
20847:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
20848:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20849:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
20850:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20851:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20852:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20853:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
20854:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
20855:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
20856:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20857:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
20858:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20859:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20860:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20861:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20862:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20863:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20864:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20865:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20866:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20867:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20868:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20869:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20870:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20871:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20872:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20873:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
20874:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
20875:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20876:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
20877:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
20878:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
20879:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
20880:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
20881:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20882:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20883:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
20884:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
20885:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20886:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
20887:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
20888:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20889:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
20890:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20891:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20892:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20893:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
20894:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
20895:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
20896:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20897:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
20898:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20899:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20900:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20901:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20902:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20903:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20904:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20905:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20906:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
20907:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
20908:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20909:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
20910:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20911:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20912:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20913:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20914:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20915:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20916:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20917:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20918:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20919:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
20920:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
20921:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20922:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
20923:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20924:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20925:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20926:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20927:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20928:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20929:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20930:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
20931:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
20932:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
20933:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
20934:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
20935:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
20936:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20937:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
20938:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
20939:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20940:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20941:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20942:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20943:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20944:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20945:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20946:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20947:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20948:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20949:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
20950:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20951:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20952:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
20953:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
20954:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
20955:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20956:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
20957:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20958:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20959:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20960:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20961:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20962:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
20963:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20964:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20965:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20966:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20967:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20968:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20969:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
20970:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
20971:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
20972:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
20973:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
20974:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
20975:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
20976:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
20977:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
20978:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
20979:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
20980:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
20981:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
20982:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
20983:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
20984:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
20985:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
20986:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
20987:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
20988:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
20989:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
20990:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
20991:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
20992:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
20993:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20994:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
20995:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
20996:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
20997:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
20998:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
20999:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21000:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
21001:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
21002:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21003:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
21004:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
21005:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21006:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
21007:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21008:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21009:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21010:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
21011:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
21012:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
21013:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21014:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
21015:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21016:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21017:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21018:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21019:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21020:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21021:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21022:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21023:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
21024:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
21025:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21026:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
21027:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21028:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21029:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21030:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21031:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21032:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21033:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21034:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21035:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21036:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21037:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21038:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21039:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21040:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
21041:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21042:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21043:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
21044:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
21045:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
21046:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21047:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
21048:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21049:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21050:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21051:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21052:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21053:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
21054:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21055:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21056:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21057:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21058:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21059:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21060:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21061:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
21062:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
21063:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21064:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
21065:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
21066:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21067:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
21068:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21069:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21070:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21071:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
21072:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
21073:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21074:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
21075:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
21076:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21077:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
21078:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21079:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21080:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21081:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
21082:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
21083:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21084:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
21085:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
21086:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21087:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
21088:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21089:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21090:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21091:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
21092:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
21093:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21094:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
21095:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
21096:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21097:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
21098:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21099:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21100:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21101:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3976] = 34 accepted 1
21102:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3968] accepted 1
21103:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=9  BUS_LOAD  MEM[64] accepted 1
21104:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21105:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=7  BUS_LOAD  MEM[72] accepted 1
21106:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21107:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21108:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21109:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21110:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21111:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21112:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21113:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21114:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 72 accepted 1
21115:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 7 accepted 1
21116:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21117:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
21118:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21119:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21120:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21121:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21122:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21123:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21124:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21125:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21126:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21127:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
21128:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 6 accepted 1
21129:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21130:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
21131:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21132:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21133:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21134:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21135:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21136:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21137:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21138:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21139:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21140:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
21141:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
21142:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21143:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
21144:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21145:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21146:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21147:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21148:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21149:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21150:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21151:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21152:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21153:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
21154:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
21155:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21156:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
21157:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21158:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21159:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21160:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21161:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21162:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21163:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21164:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21165:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21166:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
21167:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
21168:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21169:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
21170:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21171:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21172:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21173:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21174:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21175:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21176:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21177:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21178:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21179:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
21180:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
21181:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21182:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
21183:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21184:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21185:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21186:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21187:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21188:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21189:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21190:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21191:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21192:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21193:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21194:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21195:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21196:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
21197:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21198:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21199:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
21200:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
21201:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
21202:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21203:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
21204:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21205:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21206:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21207:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21208:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21209:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
21210:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21211:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21212:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21213:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21214:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21215:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21216:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21217:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
21218:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
21219:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21220:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
21221:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
21222:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21223:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
21224:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21225:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21226:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21227:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
21228:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
21229:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
21230:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21231:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
21232:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21233:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21234:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21235:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21236:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21237:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21238:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21239:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21240:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21241:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21242:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21243:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21244:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21245:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21246:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21247:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
21248:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
21249:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21250:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
21251:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
21252:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21253:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
21254:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21255:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21256:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21257:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
21258:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
21259:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
21260:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21261:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
21262:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21263:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21264:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21265:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21266:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21267:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21268:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21269:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21270:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
21271:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
21272:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21273:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
21274:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21275:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21276:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21277:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21278:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21279:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21280:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21281:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21282:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21283:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21284:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21285:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21286:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21287:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
21288:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21289:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21290:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
21291:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
21292:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
21293:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21294:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
21295:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21296:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21297:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21298:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21299:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21300:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
21301:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21302:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21303:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21304:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21305:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21306:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21307:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21308:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
21309:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
21310:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21311:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
21312:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
21313:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21314:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
21315:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21316:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21317:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21318:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
21319:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
21320:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21321:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
21322:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
21323:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21324:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
21325:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21326:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21327:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21328:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
21329:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
21330:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
21331:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21332:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
21333:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21334:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21335:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21336:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21337:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21338:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21339:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21340:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21341:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
21342:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
21343:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21344:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
21345:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21346:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21347:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21348:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21349:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21350:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21351:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21352:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21353:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21354:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
21355:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
21356:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21357:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
21358:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21359:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21360:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21361:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21362:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21363:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21364:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21365:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21366:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21367:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21368:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21369:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21370:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21371:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
21372:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21373:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21374:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
21375:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
21376:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
21377:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21378:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
21379:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21380:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21381:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21382:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21383:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21384:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
21385:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21386:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21387:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21388:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21389:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21390:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21391:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21392:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
21393:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
21394:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21395:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
21396:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
21397:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21398:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
21399:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21400:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21401:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21402:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
21403:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
21404:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
21405:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21406:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
21407:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21408:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21409:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21410:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21411:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21412:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21413:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21414:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21415:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21416:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21417:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21418:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21419:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21420:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21421:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21422:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
21423:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
21424:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21425:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
21426:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
21427:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21428:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
21429:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21430:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21431:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21432:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
21433:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
21434:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21435:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
21436:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
21437:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21438:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
21439:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21440:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21441:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21442:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
21443:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
21444:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
21445:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21446:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
21447:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21448:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21449:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21450:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21451:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21452:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21453:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21454:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21455:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
21456:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
21457:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21458:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
21459:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21460:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21461:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21462:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21463:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21464:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21465:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21466:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21467:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21468:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
21469:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
21470:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21471:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
21472:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21473:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21474:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21475:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21476:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21477:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21478:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21479:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21480:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21481:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
21482:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
21483:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21484:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
21485:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21486:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21487:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21488:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21489:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21490:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21491:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21492:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21493:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21494:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21495:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21496:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21497:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21498:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
21499:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21500:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21501:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
21502:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
21503:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
21504:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21505:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
21506:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21507:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21508:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21509:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21510:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21511:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
21512:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21513:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21514:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21515:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21516:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21517:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21518:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21519:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
21520:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
21521:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21522:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
21523:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
21524:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21525:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
21526:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21527:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21528:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21529:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
21530:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
21531:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
21532:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21533:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
21534:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21535:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21536:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21537:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21538:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21539:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21540:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21541:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21542:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21543:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21544:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21545:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21546:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21547:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21548:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21549:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
21550:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
21551:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21552:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
21553:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
21554:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21555:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
21556:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21557:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21558:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21559:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
21560:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
21561:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
21562:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21563:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
21564:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21565:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21566:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21567:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21568:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21569:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21570:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21571:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21572:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
21573:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
21574:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21575:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
21576:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21577:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21578:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21579:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21580:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21581:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21582:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21583:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21584:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21585:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21586:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21587:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21588:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21589:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
21590:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21591:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21592:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
21593:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
21594:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
21595:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21596:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
21597:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21598:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21599:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21600:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21601:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21602:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
21603:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21604:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21605:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21606:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21607:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21608:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21609:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21610:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
21611:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
21612:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21613:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
21614:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
21615:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21616:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
21617:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21618:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21619:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21620:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
21621:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
21622:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21623:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
21624:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
21625:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21626:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
21627:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21628:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21629:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21630:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
21631:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
21632:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21633:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
21634:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
21635:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21636:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
21637:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21638:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21639:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21640:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 13 accepted 1
21641:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
21642:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
21643:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21644:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
21645:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21646:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21647:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21648:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21649:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21650:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21651:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21652:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21653:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
21654:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 5 accepted 1
21655:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21656:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
21657:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21658:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21659:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21660:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21661:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21662:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21663:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21664:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21665:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21666:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
21667:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
21668:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21669:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
21670:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21671:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21672:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21673:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21674:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21675:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21676:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21677:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21678:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21679:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
21680:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
21681:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21682:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
21683:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21684:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21685:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21686:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21687:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21688:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21689:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21690:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21691:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21692:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
21693:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
21694:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21695:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
21696:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21697:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21698:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21699:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21700:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21701:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21702:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21703:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21704:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21705:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21706:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21707:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21708:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21709:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
21710:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21711:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21712:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
21713:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
21714:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
21715:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21716:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
21717:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21718:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21719:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21720:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21721:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21722:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
21723:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21724:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21725:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21726:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21727:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21728:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21729:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21730:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
21731:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
21732:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21733:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
21734:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
21735:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21736:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
21737:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21738:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21739:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21740:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
21741:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
21742:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
21743:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21744:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
21745:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21746:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21747:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21748:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21749:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21750:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21751:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21752:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21753:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21754:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21755:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21756:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21757:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21758:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21759:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21760:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
21761:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
21762:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21763:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
21764:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
21765:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21766:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
21767:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21768:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21769:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21770:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
21771:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
21772:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
21773:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21774:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
21775:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21776:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21777:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21778:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21779:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21780:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21781:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21782:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21783:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
21784:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
21785:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21786:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
21787:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21788:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21789:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21790:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21791:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21792:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21793:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21794:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21795:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21796:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21797:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21798:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21799:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21800:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
21801:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21802:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21803:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
21804:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
21805:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
21806:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21807:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
21808:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21809:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21810:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21811:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21812:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21813:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
21814:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21815:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21816:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21817:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21818:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21819:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21820:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21821:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
21822:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
21823:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21824:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
21825:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
21826:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21827:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
21828:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21829:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21830:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21831:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
21832:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
21833:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21834:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
21835:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
21836:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21837:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
21838:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21839:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21840:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21841:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 5 accepted 1
21842:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
21843:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
21844:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21845:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
21846:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21847:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21848:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21849:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21850:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21851:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21852:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21853:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21854:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
21855:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 3 accepted 1
21856:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21857:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
21858:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21859:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21860:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21861:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21862:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21863:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21864:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21865:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21866:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21867:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
21868:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
21869:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
21870:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
21871:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21872:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
21873:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
21874:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21875:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21876:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21877:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21878:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21879:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21880:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21881:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21882:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21883:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21884:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
21885:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21886:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21887:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
21888:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
21889:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
21890:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21891:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
21892:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21893:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21894:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21895:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21896:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21897:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
21898:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21899:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21900:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21901:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21902:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21903:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21904:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21905:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
21906:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
21907:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21908:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
21909:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
21910:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21911:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
21912:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21913:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21914:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21915:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
21916:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
21917:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
21918:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21919:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
21920:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21921:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21922:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21923:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21924:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21925:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21926:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
21927:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
21928:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21929:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
21930:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
21931:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
21932:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
21933:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21934:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21935:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
21936:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
21937:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21938:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
21939:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
21940:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21941:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
21942:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21943:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21944:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21945:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
21946:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
21947:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21948:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
21949:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
21950:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21951:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
21952:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21953:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21954:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21955:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
21956:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
21957:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21958:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
21959:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
21960:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21961:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
21962:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21963:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21964:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21965:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3976] accepted 1
21966:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=34  BUS_LOAD  MEM[80] accepted 1
21967:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21968:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=55  BUS_LOAD  MEM[88] accepted 1
21969:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3992] accepted 1
21970:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
21971:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4000  BUS_LOAD  MEM[96] accepted 1
21972:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
21973:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
21974:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
21975:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[4008] accepted 1
21976:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=89  BUS_LOAD  MEM[80] accepted 1
21977:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
21978:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=144  BUS_LOAD  MEM[88] accepted 1
21979:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[4024] accepted 1
21980:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
21981:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4032  BUS_LOAD  MEM[96] accepted 1
21982:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
21983:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
21984:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
21985:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[4040] = 144 accepted 1
21986:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[4032] accepted 1
21987:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=12  BUS_LOAD  MEM[64] accepted 1
21988:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
21989:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=10  BUS_LOAD  MEM[72] accepted 1
21990:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
21991:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
21992:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
21993:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
21994:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
21995:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
21996:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
21997:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
21998:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=4000  BUS_STORE MEM[4024] = 72 accepted 1
21999:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[4000] = 10 accepted 1
22000:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22001:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=9  BUS_LOAD  MEM[56] accepted 1
22002:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22003:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22004:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22005:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22006:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22007:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22008:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22009:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22010:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22011:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3968  BUS_STORE MEM[3992] = 56 accepted 1
22012:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3968] = 9 accepted 1
22013:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22014:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=8  BUS_LOAD  MEM[56] accepted 1
22015:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22016:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22017:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22018:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22019:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22020:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22021:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22022:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22023:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22024:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 56 accepted 1
22025:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 8 accepted 1
22026:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22027:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
22028:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22029:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22030:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22031:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22032:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22033:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22034:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22035:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22036:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22037:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
22038:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 7 accepted 1
22039:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22040:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
22041:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22042:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22043:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22044:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22045:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22046:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22047:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22048:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22049:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22050:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
22051:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 6 accepted 1
22052:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22053:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
22054:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22055:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22056:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22057:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22058:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22059:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22060:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22061:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22062:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22063:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
22064:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 5 accepted 1
22065:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22066:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
22067:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22068:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22069:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22070:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22071:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22072:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22073:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22074:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22075:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22076:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
22077:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 4 accepted 1
22078:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22079:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
22080:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22081:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22082:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22083:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22084:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22085:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22086:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22087:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22088:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22089:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
22090:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 3 accepted 1
22091:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22092:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
22093:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22094:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22095:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22096:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22097:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22098:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22099:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22100:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22101:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22102:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3744  BUS_STORE MEM[3768] = 56 accepted 1
22103:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3744] = 2 accepted 1
22104:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22105:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
22106:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22107:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22108:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22109:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22110:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22111:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22112:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22113:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22114:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22115:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22116:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22117:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22118:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22119:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
22120:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22121:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22122:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3752] = 1 accepted 1
22123:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3744] accepted 1
22124:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
22125:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22126:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
22127:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22128:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22129:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22130:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22131:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22132:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
22133:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22134:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22135:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22136:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22137:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22138:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22139:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22140:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3752] accepted 1
22141:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
22142:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22143:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
22144:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3768] accepted 1
22145:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22146:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3776  BUS_LOAD  MEM[96] accepted 1
22147:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22148:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22149:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22150:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 2 accepted 1
22151:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
22152:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
22153:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22154:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
22155:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22156:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22157:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22158:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22159:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22160:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22161:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22162:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22163:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22164:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22165:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22166:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22167:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22168:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22169:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22170:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
22171:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
22172:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22173:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
22174:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
22175:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22176:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
22177:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22178:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22179:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22180:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 3 accepted 1
22181:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
22182:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
22183:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22184:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
22185:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22186:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22187:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22188:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22189:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22190:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22191:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22192:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22193:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 72 accepted 1
22194:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
22195:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22196:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
22197:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22198:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22199:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22200:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22201:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22202:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22203:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22204:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22205:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22206:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22207:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22208:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22209:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22210:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
22211:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22212:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22213:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
22214:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
22215:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
22216:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22217:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
22218:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22219:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22220:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22221:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22222:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22223:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
22224:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22225:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22226:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22227:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22228:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22229:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22230:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22231:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
22232:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
22233:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22234:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
22235:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
22236:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
22237:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
22238:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
22239:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22240:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22241:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
22242:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
22243:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22244:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
22245:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
22246:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22247:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
22248:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22249:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22250:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22251:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 5 accepted 1
22252:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
22253:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
22254:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22255:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
22256:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22257:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22258:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22259:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22260:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22261:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22262:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22263:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22264:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
22265:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
22266:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22267:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
22268:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22269:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22270:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22271:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22272:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22273:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22274:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22275:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22276:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22277:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
22278:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
22279:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22280:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
22281:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22282:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22283:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22284:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22285:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22286:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22287:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22288:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22289:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22290:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22291:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22292:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22293:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22294:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
22295:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22296:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22297:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
22298:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
22299:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
22300:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22301:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
22302:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22303:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22304:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22305:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22306:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22307:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
22308:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22309:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22310:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22311:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22312:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22313:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22314:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22315:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
22316:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
22317:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22318:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
22319:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
22320:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22321:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
22322:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22323:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22324:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22325:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
22326:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
22327:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
22328:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22329:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
22330:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22331:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22332:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22333:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22334:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22335:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22336:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22337:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22338:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22339:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22340:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22341:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22342:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22343:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22344:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22345:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
22346:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
22347:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22348:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
22349:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
22350:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
22351:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
22352:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
22353:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22354:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22355:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
22356:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
22357:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22358:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
22359:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
22360:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22361:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
22362:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22363:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22364:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22365:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 8 accepted 1
22366:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
22367:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
22368:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22369:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
22370:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22371:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22372:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22373:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22374:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22375:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22376:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22377:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22378:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
22379:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
22380:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22381:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
22382:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22383:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22384:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22385:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22386:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22387:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22388:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22389:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22390:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22391:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
22392:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
22393:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22394:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
22395:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22396:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22397:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22398:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22399:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22400:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22401:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22402:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22403:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22404:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
22405:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
22406:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22407:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
22408:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22409:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22410:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22411:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22412:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22413:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22414:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22415:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22416:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22417:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22418:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22419:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22420:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22421:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
22422:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22423:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22424:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
22425:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
22426:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
22427:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22428:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
22429:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22430:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22431:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22432:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22433:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22434:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
22435:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22436:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22437:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22438:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22439:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22440:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22441:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22442:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
22443:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
22444:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22445:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
22446:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
22447:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22448:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
22449:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22450:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22451:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22452:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
22453:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
22454:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
22455:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22456:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
22457:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22458:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22459:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22460:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22461:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22462:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22463:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22464:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22465:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22466:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22467:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22468:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22469:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22470:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22471:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22472:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
22473:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
22474:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22475:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
22476:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
22477:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22478:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
22479:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22480:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22481:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22482:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
22483:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
22484:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
22485:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22486:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
22487:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22488:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22489:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22490:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22491:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22492:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22493:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22494:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22495:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
22496:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
22497:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22498:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
22499:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22500:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22501:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22502:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22503:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22504:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22505:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22506:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22507:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22508:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22509:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22510:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22511:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22512:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
22513:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22514:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22515:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
22516:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
22517:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
22518:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22519:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
22520:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22521:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22522:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22523:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22524:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22525:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
22526:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22527:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22528:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22529:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22530:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22531:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22532:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22533:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
22534:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
22535:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22536:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
22537:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
22538:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
22539:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
22540:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
22541:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22542:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22543:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
22544:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
22545:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22546:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
22547:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
22548:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
22549:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
22550:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
22551:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22552:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22553:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
22554:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
22555:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22556:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
22557:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
22558:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22559:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
22560:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22561:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22562:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22563:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 13 accepted 1
22564:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
22565:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
22566:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22567:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
22568:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22569:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22570:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22571:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22572:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22573:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22574:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22575:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22576:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
22577:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
22578:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22579:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
22580:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22581:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22582:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22583:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22584:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22585:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22586:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22587:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22588:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22589:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
22590:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
22591:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22592:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
22593:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22594:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22595:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22596:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22597:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22598:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22599:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22600:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22601:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22602:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
22603:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
22604:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22605:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
22606:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22607:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22608:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22609:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22610:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22611:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22612:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22613:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22614:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22615:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
22616:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
22617:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22618:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
22619:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22620:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22621:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22622:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22623:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22624:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22625:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22626:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22627:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22628:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22629:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22630:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22631:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22632:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
22633:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22634:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22635:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
22636:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
22637:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
22638:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22639:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
22640:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22641:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22642:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22643:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22644:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22645:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
22646:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22647:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22648:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22649:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22650:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22651:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22652:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22653:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
22654:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
22655:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22656:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
22657:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
22658:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22659:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
22660:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22661:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22662:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22663:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
22664:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
22665:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
22666:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22667:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
22668:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22669:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22670:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22671:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22672:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22673:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22674:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22675:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22676:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22677:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22678:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22679:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22680:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22681:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22682:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22683:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
22684:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
22685:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22686:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
22687:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
22688:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22689:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
22690:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22691:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22692:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22693:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
22694:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
22695:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
22696:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22697:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
22698:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22699:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22700:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22701:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22702:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22703:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22704:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22705:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22706:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
22707:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
22708:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22709:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
22710:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22711:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22712:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22713:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22714:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22715:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22716:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22717:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22718:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22719:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22720:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22721:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22722:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22723:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
22724:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22725:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22726:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
22727:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
22728:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
22729:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22730:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
22731:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22732:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22733:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22734:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22735:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22736:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
22737:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22738:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22739:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22740:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22741:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22742:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22743:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22744:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
22745:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
22746:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22747:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
22748:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
22749:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
22750:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
22751:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
22752:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22753:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22754:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
22755:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
22756:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22757:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
22758:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
22759:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22760:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
22761:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22762:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22763:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22764:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
22765:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
22766:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
22767:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22768:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
22769:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22770:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22771:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22772:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22773:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22774:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22775:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22776:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22777:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
22778:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
22779:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22780:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
22781:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22782:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22783:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22784:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22785:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22786:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22787:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22788:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22789:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22790:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
22791:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
22792:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22793:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
22794:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22795:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22796:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22797:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22798:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22799:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22800:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22801:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22802:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22803:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22804:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22805:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22806:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22807:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
22808:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22809:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22810:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
22811:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
22812:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
22813:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22814:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
22815:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22816:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22817:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22818:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22819:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22820:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
22821:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22822:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22823:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22824:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22825:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22826:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22827:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22828:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
22829:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
22830:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22831:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
22832:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
22833:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22834:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
22835:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22836:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22837:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22838:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
22839:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
22840:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
22841:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22842:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
22843:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22844:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22845:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22846:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22847:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22848:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22849:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22850:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22851:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22852:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22853:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22854:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22855:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22856:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22857:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22858:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
22859:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
22860:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22861:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
22862:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
22863:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
22864:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
22865:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
22866:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22867:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22868:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
22869:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
22870:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22871:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
22872:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
22873:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
22874:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
22875:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
22876:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22877:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22878:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
22879:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
22880:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22881:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
22882:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
22883:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22884:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
22885:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22886:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22887:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22888:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 21 accepted 1
22889:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
22890:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
22891:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22892:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
22893:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22894:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22895:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22896:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22897:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22898:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22899:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22900:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22901:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
22902:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 6 accepted 1
22903:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22904:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
22905:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22906:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22907:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22908:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22909:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22910:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22911:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22912:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22913:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22914:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
22915:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
22916:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22917:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
22918:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22919:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22920:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22921:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22922:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22923:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22924:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22925:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22926:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22927:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
22928:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
22929:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22930:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
22931:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22932:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22933:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22934:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22935:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22936:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22937:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22938:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22939:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22940:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
22941:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
22942:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22943:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
22944:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22945:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22946:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22947:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22948:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22949:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22950:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22951:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
22952:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
22953:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
22954:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
22955:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
22956:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
22957:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22958:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
22959:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
22960:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22961:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22962:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22963:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
22964:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
22965:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
22966:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22967:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22968:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22969:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22970:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
22971:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
22972:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
22973:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
22974:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
22975:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
22976:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
22977:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
22978:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
22979:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
22980:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
22981:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
22982:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
22983:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
22984:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22985:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
22986:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
22987:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
22988:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
22989:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
22990:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
22991:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
22992:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
22993:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
22994:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
22995:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
22996:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
22997:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
22998:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
22999:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23000:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23001:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
23002:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
23003:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
23004:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23005:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
23006:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23007:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23008:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23009:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23010:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23011:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23012:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23013:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23014:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23015:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23016:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23017:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23018:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23019:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23020:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23021:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
23022:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
23023:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23024:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
23025:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
23026:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23027:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
23028:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23029:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23030:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23031:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
23032:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
23033:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
23034:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23035:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
23036:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23037:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23038:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23039:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23040:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23041:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23042:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23043:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23044:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
23045:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
23046:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23047:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
23048:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23049:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23050:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23051:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23052:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23053:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23054:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23055:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23056:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23057:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23058:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23059:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23060:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23061:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
23062:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23063:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23064:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23065:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
23066:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
23067:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23068:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
23069:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23070:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23071:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23072:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23073:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23074:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
23075:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23076:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23077:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23078:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23079:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23080:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23081:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23082:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
23083:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
23084:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23085:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
23086:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
23087:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
23088:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
23089:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
23090:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23091:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23092:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
23093:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
23094:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23095:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
23096:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
23097:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23098:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
23099:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23100:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23101:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23102:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
23103:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
23104:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
23105:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23106:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
23107:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23108:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23109:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23110:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23111:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23112:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23113:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23114:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23115:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
23116:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
23117:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23118:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
23119:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23120:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23121:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23122:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23123:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23124:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23125:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23126:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23127:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23128:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
23129:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
23130:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23131:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
23132:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23133:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23134:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23135:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23136:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23137:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23138:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23139:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23140:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23141:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23142:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23143:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23144:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23145:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
23146:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23147:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23148:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23149:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
23150:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
23151:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23152:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
23153:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23154:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23155:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23156:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23157:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23158:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
23159:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23160:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23161:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23162:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23163:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23164:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23165:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23166:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
23167:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
23168:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23169:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
23170:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
23171:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23172:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
23173:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23174:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23175:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23176:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
23177:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
23178:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
23179:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23180:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
23181:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23182:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23183:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23184:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23185:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23186:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23187:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23188:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23189:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23190:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23191:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23192:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23193:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23194:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23195:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23196:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
23197:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
23198:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23199:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
23200:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
23201:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
23202:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
23203:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
23204:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23205:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23206:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
23207:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
23208:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23209:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
23210:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
23211:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23212:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
23213:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23214:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23215:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23216:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
23217:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
23218:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
23219:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23220:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
23221:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23222:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23223:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23224:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23225:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23226:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23227:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23228:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23229:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
23230:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
23231:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23232:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
23233:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23234:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23235:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23236:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23237:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23238:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23239:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23240:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23241:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23242:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
23243:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
23244:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23245:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
23246:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23247:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23248:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23249:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23250:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23251:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23252:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23253:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23254:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23255:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
23256:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
23257:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23258:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
23259:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23260:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23261:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23262:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23263:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23264:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23265:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23266:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23267:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23268:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23269:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23270:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23271:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23272:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
23273:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23274:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23275:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23276:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
23277:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
23278:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23279:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
23280:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23281:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23282:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23283:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23284:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23285:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
23286:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23287:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23288:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23289:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23290:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23291:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23292:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23293:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
23294:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
23295:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23296:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
23297:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
23298:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23299:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
23300:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23301:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23302:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23303:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
23304:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
23305:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
23306:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23307:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
23308:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23309:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23310:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23311:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23312:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23313:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23314:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23315:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23316:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23317:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23318:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23319:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23320:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23321:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23322:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23323:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
23324:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
23325:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23326:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
23327:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
23328:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23329:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
23330:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23331:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23332:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23333:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
23334:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
23335:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
23336:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23337:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
23338:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23339:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23340:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23341:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23342:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23343:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23344:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23345:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23346:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
23347:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
23348:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23349:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
23350:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23351:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23352:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23353:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23354:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23355:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23356:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23357:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23358:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23359:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23360:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23361:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23362:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23363:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
23364:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23365:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23366:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
23367:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
23368:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
23369:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23370:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
23371:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23372:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23373:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23374:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23375:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23376:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
23377:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23378:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23379:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23380:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23381:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23382:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23383:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23384:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
23385:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
23386:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23387:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
23388:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
23389:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
23390:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
23391:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
23392:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23393:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23394:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
23395:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
23396:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23397:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
23398:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
23399:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
23400:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
23401:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
23402:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23403:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23404:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
23405:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
23406:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23407:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
23408:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
23409:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
23410:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
23411:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
23412:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23413:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23414:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
23415:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
23416:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23417:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
23418:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
23419:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23420:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
23421:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23422:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23423:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23424:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3976] = 34 accepted 1
23425:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3968] accepted 1
23426:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=9  BUS_LOAD  MEM[64] accepted 1
23427:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23428:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=7  BUS_LOAD  MEM[72] accepted 1
23429:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23430:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23431:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23432:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23433:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23434:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23435:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23436:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23437:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 72 accepted 1
23438:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 7 accepted 1
23439:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23440:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
23441:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23442:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23443:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23444:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23445:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23446:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23447:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23448:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23449:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23450:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
23451:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 6 accepted 1
23452:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23453:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
23454:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23455:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23456:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23457:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23458:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23459:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23460:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23461:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23462:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23463:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
23464:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
23465:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23466:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
23467:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23468:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23469:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23470:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23471:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23472:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23473:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23474:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23475:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23476:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
23477:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
23478:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23479:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
23480:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23481:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23482:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23483:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23484:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23485:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23486:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23487:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23488:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23489:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
23490:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
23491:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23492:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
23493:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23494:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23495:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23496:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23497:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23498:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23499:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23500:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23501:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23502:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
23503:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
23504:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23505:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
23506:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23507:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23508:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23509:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23510:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23511:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23512:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23513:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23514:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23515:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23516:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23517:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23518:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23519:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
23520:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23521:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23522:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
23523:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
23524:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
23525:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23526:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
23527:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23528:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23529:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23530:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23531:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23532:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
23533:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23534:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23535:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23536:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23537:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23538:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23539:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23540:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
23541:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
23542:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23543:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
23544:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
23545:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23546:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
23547:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23548:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23549:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23550:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
23551:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
23552:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
23553:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23554:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
23555:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23556:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23557:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23558:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23559:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23560:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23561:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23562:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23563:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23564:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23565:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23566:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23567:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23568:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23569:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23570:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
23571:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
23572:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23573:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
23574:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
23575:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23576:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
23577:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23578:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23579:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23580:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
23581:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
23582:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
23583:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23584:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
23585:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23586:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23587:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23588:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23589:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23590:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23591:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23592:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23593:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
23594:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
23595:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23596:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
23597:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23598:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23599:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23600:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23601:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23602:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23603:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23604:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23605:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23606:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23607:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23608:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23609:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23610:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
23611:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23612:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23613:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23614:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
23615:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
23616:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23617:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
23618:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23619:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23620:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23621:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23622:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23623:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
23624:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23625:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23626:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23627:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23628:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23629:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23630:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23631:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
23632:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
23633:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23634:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
23635:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
23636:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
23637:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
23638:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
23639:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23640:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23641:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
23642:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
23643:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23644:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
23645:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
23646:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23647:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
23648:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23649:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23650:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23651:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
23652:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
23653:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
23654:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23655:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
23656:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23657:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23658:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23659:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23660:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23661:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23662:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23663:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23664:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
23665:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
23666:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23667:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
23668:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23669:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23670:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23671:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23672:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23673:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23674:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23675:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23676:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23677:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
23678:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
23679:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23680:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
23681:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23682:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23683:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23684:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23685:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23686:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23687:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23688:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23689:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23690:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23691:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23692:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23693:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23694:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
23695:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23696:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23697:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23698:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
23699:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
23700:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23701:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
23702:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23703:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23704:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23705:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23706:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23707:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
23708:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23709:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23710:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23711:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23712:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23713:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23714:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23715:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
23716:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
23717:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23718:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
23719:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
23720:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23721:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
23722:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23723:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23724:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23725:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
23726:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
23727:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
23728:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23729:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
23730:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23731:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23732:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23733:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23734:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23735:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23736:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23737:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23738:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23739:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23740:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23741:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23742:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23743:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23744:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23745:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
23746:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
23747:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23748:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
23749:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
23750:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
23751:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
23752:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
23753:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23754:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23755:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
23756:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
23757:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23758:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
23759:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
23760:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23761:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
23762:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23763:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23764:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23765:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
23766:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
23767:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
23768:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23769:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
23770:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23771:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23772:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23773:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23774:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23775:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23776:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23777:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23778:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
23779:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
23780:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23781:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
23782:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23783:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23784:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23785:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23786:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23787:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23788:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23789:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23790:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23791:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
23792:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
23793:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23794:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
23795:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23796:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23797:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23798:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23799:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23800:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23801:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23802:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23803:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23804:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
23805:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
23806:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23807:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
23808:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23809:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23810:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23811:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23812:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23813:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23814:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23815:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23816:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23817:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23818:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23819:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23820:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23821:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
23822:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23823:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23824:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
23825:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
23826:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
23827:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23828:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
23829:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23830:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23831:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23832:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23833:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23834:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
23835:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23836:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23837:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23838:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23839:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23840:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23841:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23842:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
23843:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
23844:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23845:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
23846:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
23847:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23848:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
23849:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23850:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23851:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23852:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
23853:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
23854:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
23855:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23856:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
23857:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23858:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23859:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23860:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23861:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23862:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23863:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23864:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23865:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23866:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23867:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23868:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23869:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23870:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23871:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23872:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
23873:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
23874:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23875:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
23876:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
23877:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23878:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
23879:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23880:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23881:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23882:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
23883:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
23884:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
23885:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23886:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
23887:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23888:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23889:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23890:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23891:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23892:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23893:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23894:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23895:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
23896:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
23897:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23898:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
23899:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23900:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23901:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23902:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23903:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23904:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23905:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23906:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
23907:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
23908:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23909:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23910:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23911:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23912:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
23913:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23914:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23915:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
23916:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
23917:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
23918:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23919:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
23920:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23921:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23922:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23923:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23924:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23925:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
23926:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23927:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
23928:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
23929:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
23930:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
23931:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23932:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23933:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
23934:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
23935:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23936:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
23937:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
23938:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
23939:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
23940:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
23941:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23942:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23943:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
23944:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
23945:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23946:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
23947:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
23948:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
23949:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
23950:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
23951:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
23952:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
23953:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
23954:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
23955:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
23956:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
23957:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
23958:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
23959:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
23960:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
23961:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23962:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
23963:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 13 accepted 1
23964:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
23965:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
23966:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
23967:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
23968:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
23969:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
23970:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23971:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23972:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23973:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23974:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23975:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23976:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
23977:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 5 accepted 1
23978:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23979:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
23980:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23981:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23982:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23983:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23984:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23985:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23986:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
23987:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
23988:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
23989:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
23990:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
23991:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
23992:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
23993:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
23994:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
23995:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
23996:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
23997:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
23998:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
23999:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24000:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24001:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24002:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
24003:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
24004:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24005:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
24006:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24007:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24008:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24009:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24010:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24011:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24012:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24013:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24014:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24015:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
24016:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
24017:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24018:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
24019:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24020:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24021:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24022:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24023:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24024:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24025:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24026:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24027:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24028:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24029:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24030:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24031:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24032:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
24033:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24034:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24035:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
24036:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
24037:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
24038:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24039:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
24040:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24041:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24042:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24043:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24044:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24045:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
24046:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24047:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24048:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24049:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24050:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24051:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24052:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24053:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
24054:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
24055:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24056:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
24057:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
24058:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24059:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
24060:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24061:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24062:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24063:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
24064:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
24065:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
24066:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24067:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
24068:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24069:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24070:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24071:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24072:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24073:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24074:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24075:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24076:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24077:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24078:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24079:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24080:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24081:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24082:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24083:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
24084:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
24085:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24086:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
24087:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
24088:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24089:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
24090:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24091:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24092:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24093:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
24094:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
24095:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
24096:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24097:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
24098:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24099:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24100:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24101:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24102:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24103:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24104:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24105:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24106:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
24107:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
24108:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24109:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
24110:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24111:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24112:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24113:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24114:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24115:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24116:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24117:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24118:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24119:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24120:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24121:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24122:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24123:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
24124:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24125:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24126:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
24127:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
24128:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
24129:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24130:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
24131:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24132:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24133:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24134:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24135:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24136:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
24137:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24138:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24139:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24140:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24141:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24142:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24143:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24144:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
24145:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
24146:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24147:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
24148:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
24149:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
24150:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
24151:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
24152:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24153:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24154:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
24155:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
24156:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24157:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
24158:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
24159:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24160:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
24161:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24162:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24163:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24164:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 5 accepted 1
24165:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
24166:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
24167:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24168:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
24169:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24170:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24171:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24172:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24173:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24174:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24175:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24176:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24177:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
24178:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 3 accepted 1
24179:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24180:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
24181:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24182:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24183:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24184:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24185:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24186:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24187:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24188:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24189:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24190:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
24191:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
24192:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24193:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
24194:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24195:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24196:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24197:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24198:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24199:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24200:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24201:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24202:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24203:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24204:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24205:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24206:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24207:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
24208:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24209:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24210:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
24211:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
24212:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
24213:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24214:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
24215:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24216:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24217:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24218:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24219:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24220:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
24221:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24222:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24223:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24224:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24225:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24226:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24227:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24228:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
24229:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
24230:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24231:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
24232:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
24233:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24234:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
24235:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24236:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24237:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24238:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
24239:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
24240:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
24241:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24242:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
24243:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24244:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24245:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24246:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24247:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24248:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24249:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24250:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24251:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24252:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24253:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24254:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24255:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24256:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24257:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24258:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
24259:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
24260:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24261:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
24262:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
24263:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
24264:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
24265:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
24266:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24267:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24268:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
24269:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
24270:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24271:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
24272:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
24273:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
24274:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
24275:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
24276:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24277:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24278:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
24279:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
24280:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24281:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
24282:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
24283:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
24284:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
24285:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
24286:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24287:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24288:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3976] accepted 1
24289:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=34  BUS_LOAD  MEM[80] accepted 1
24290:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24291:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=55  BUS_LOAD  MEM[88] accepted 1
24292:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3992] accepted 1
24293:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24294:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4000  BUS_LOAD  MEM[96] accepted 1
24295:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24296:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24297:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24298:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[4008] = 55 accepted 1
24299:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[4000] accepted 1
24300:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=10  BUS_LOAD  MEM[64] accepted 1
24301:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24302:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=8  BUS_LOAD  MEM[72] accepted 1
24303:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24304:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24305:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24306:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24307:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24308:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24309:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24310:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24311:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3968  BUS_STORE MEM[3992] = 72 accepted 1
24312:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3968] = 8 accepted 1
24313:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24314:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=7  BUS_LOAD  MEM[56] accepted 1
24315:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24316:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24317:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24318:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24319:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24320:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24321:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24322:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24323:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24324:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 56 accepted 1
24325:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 7 accepted 1
24326:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24327:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=6  BUS_LOAD  MEM[56] accepted 1
24328:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24329:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24330:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24331:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24332:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24333:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24334:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24335:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24336:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24337:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
24338:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 6 accepted 1
24339:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24340:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
24341:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24342:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24343:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24344:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24345:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24346:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24347:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24348:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24349:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24350:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
24351:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 5 accepted 1
24352:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24353:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
24354:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24355:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24356:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24357:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24358:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24359:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24360:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24361:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24362:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24363:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
24364:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 4 accepted 1
24365:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24366:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
24367:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24368:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24369:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24370:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24371:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24372:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24373:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24374:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24375:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24376:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
24377:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 3 accepted 1
24378:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24379:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
24380:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24381:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24382:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24383:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24384:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24385:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24386:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24387:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24388:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24389:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3776  BUS_STORE MEM[3800] = 56 accepted 1
24390:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3776] = 2 accepted 1
24391:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24392:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
24393:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24394:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24395:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24396:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24397:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24398:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24399:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24400:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24401:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24402:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24403:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24404:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24405:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24406:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
24407:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24408:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24409:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3784] = 1 accepted 1
24410:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3776] accepted 1
24411:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
24412:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24413:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
24414:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24415:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24416:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24417:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24418:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24419:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
24420:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24421:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24422:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24423:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24424:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24425:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24426:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24427:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3784] accepted 1
24428:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
24429:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24430:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
24431:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3800] accepted 1
24432:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24433:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3808  BUS_LOAD  MEM[96] accepted 1
24434:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24435:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24436:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24437:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 2 accepted 1
24438:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
24439:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
24440:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24441:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
24442:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24443:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24444:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24445:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24446:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24447:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24448:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24449:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24450:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24451:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24452:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24453:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24454:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24455:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24456:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24457:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
24458:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
24459:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24460:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
24461:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
24462:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24463:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
24464:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24465:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24466:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24467:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 3 accepted 1
24468:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
24469:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
24470:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24471:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
24472:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24473:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24474:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24475:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24476:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24477:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24478:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24479:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24480:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 72 accepted 1
24481:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
24482:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24483:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
24484:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24485:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24486:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24487:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24488:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24489:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24490:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24491:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24492:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24493:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24494:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24495:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24496:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24497:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
24498:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24499:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24500:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
24501:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
24502:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
24503:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24504:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
24505:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24506:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24507:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24508:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24509:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24510:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
24511:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24512:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24513:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24514:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24515:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24516:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24517:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24518:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
24519:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
24520:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24521:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
24522:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
24523:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
24524:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
24525:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
24526:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24527:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24528:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
24529:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
24530:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24531:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
24532:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
24533:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24534:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
24535:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24536:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24537:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24538:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 5 accepted 1
24539:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
24540:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
24541:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24542:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
24543:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24544:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24545:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24546:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24547:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24548:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24549:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24550:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24551:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
24552:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
24553:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24554:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
24555:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24556:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24557:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24558:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24559:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24560:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24561:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24562:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24563:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24564:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
24565:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
24566:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24567:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
24568:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24569:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24570:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24571:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24572:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24573:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24574:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24575:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24576:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24577:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24578:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24579:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24580:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24581:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
24582:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24583:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24584:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
24585:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
24586:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
24587:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24588:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
24589:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24590:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24591:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24592:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24593:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24594:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
24595:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24596:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24597:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24598:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24599:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24600:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24601:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24602:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
24603:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
24604:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24605:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
24606:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
24607:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24608:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
24609:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24610:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24611:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24612:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
24613:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
24614:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
24615:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24616:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
24617:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24618:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24619:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24620:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24621:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24622:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24623:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24624:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24625:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24626:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24627:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24628:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24629:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24630:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24631:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24632:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
24633:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
24634:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24635:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
24636:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
24637:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
24638:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
24639:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
24640:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24641:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24642:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
24643:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
24644:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24645:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
24646:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
24647:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24648:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
24649:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24650:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24651:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24652:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 8 accepted 1
24653:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
24654:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
24655:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24656:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
24657:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24658:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24659:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24660:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24661:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24662:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24663:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24664:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24665:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
24666:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
24667:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24668:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
24669:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24670:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24671:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24672:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24673:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24674:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24675:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24676:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24677:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24678:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
24679:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
24680:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24681:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
24682:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24683:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24684:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24685:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24686:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24687:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24688:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24689:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24690:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24691:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
24692:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
24693:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24694:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
24695:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24696:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24697:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24698:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24699:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24700:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24701:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24702:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24703:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24704:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24705:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24706:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24707:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24708:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
24709:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24710:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24711:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
24712:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
24713:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
24714:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24715:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
24716:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24717:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24718:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24719:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24720:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24721:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
24722:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24723:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24724:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24725:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24726:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24727:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24728:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24729:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
24730:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
24731:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24732:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
24733:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
24734:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24735:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
24736:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24737:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24738:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24739:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
24740:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
24741:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
24742:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24743:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
24744:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24745:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24746:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24747:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24748:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24749:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24750:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24751:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24752:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24753:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24754:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24755:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24756:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24757:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24758:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24759:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
24760:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
24761:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24762:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
24763:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
24764:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24765:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
24766:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24767:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24768:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24769:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
24770:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
24771:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
24772:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24773:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
24774:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24775:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24776:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24777:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24778:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24779:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24780:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24781:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24782:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
24783:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
24784:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24785:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
24786:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24787:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24788:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24789:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24790:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24791:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24792:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24793:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24794:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24795:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24796:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24797:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24798:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24799:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
24800:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24801:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24802:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
24803:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
24804:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
24805:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24806:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
24807:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24808:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24809:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24810:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24811:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24812:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
24813:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24814:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24815:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24816:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24817:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24818:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24819:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24820:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
24821:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
24822:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24823:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
24824:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
24825:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
24826:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
24827:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
24828:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24829:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24830:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
24831:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
24832:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24833:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
24834:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
24835:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
24836:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
24837:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
24838:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24839:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24840:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
24841:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
24842:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24843:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
24844:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
24845:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24846:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
24847:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24848:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24849:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24850:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 13 accepted 1
24851:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
24852:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=7  BUS_LOAD  MEM[64] accepted 1
24853:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24854:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=5  BUS_LOAD  MEM[72] accepted 1
24855:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24856:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24857:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24858:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24859:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24860:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24861:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24862:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24863:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
24864:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 5 accepted 1
24865:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24866:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
24867:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24868:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24869:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24870:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24871:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24872:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24873:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24874:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24875:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24876:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
24877:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
24878:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24879:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
24880:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24881:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24882:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24883:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24884:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24885:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24886:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24887:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24888:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24889:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
24890:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
24891:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24892:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
24893:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24894:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24895:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24896:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24897:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24898:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24899:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24900:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24901:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24902:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
24903:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
24904:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24905:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
24906:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24907:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24908:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
24909:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24910:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24911:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24912:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24913:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24914:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24915:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24916:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24917:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24918:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24919:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
24920:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24921:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24922:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
24923:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
24924:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
24925:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24926:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
24927:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24928:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24929:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24930:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24931:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24932:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
24933:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24934:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24935:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24936:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24937:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24938:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24939:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24940:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
24941:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
24942:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24943:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
24944:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
24945:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24946:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
24947:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24948:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24949:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24950:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
24951:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
24952:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
24953:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24954:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
24955:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24956:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24957:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24958:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24959:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24960:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24961:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
24962:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
24963:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24964:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
24965:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
24966:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
24967:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
24968:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
24969:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
24970:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
24971:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
24972:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
24973:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
24974:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
24975:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
24976:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
24977:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
24978:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24979:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
24980:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
24981:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
24982:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
24983:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
24984:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
24985:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
24986:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
24987:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
24988:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
24989:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
24990:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
24991:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
24992:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
24993:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
24994:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
24995:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
24996:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
24997:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
24998:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
24999:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25000:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25001:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25002:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25003:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25004:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25005:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25006:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25007:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25008:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25009:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25010:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
25011:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25012:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25013:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
25014:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
25015:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
25016:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25017:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
25018:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25019:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25020:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25021:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25022:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25023:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
25024:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25025:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25026:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25027:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25028:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25029:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25030:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25031:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
25032:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
25033:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25034:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
25035:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
25036:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25037:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
25038:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25039:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25040:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25041:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
25042:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
25043:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25044:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
25045:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
25046:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
25047:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
25048:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
25049:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25050:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25051:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 5 accepted 1
25052:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
25053:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
25054:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25055:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
25056:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25057:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25058:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25059:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25060:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25061:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25062:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25063:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25064:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
25065:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 3 accepted 1
25066:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25067:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
25068:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25069:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25070:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25071:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25072:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25073:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25074:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25075:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25076:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25077:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
25078:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
25079:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25080:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
25081:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25082:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25083:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25084:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25085:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25086:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25087:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25088:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25089:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25090:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25091:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25092:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25093:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25094:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
25095:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25096:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25097:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
25098:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
25099:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
25100:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25101:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
25102:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25103:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25104:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25105:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25106:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25107:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
25108:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25109:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25110:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25111:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25112:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25113:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25114:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25115:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
25116:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
25117:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25118:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
25119:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
25120:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
25121:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
25122:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
25123:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25124:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25125:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
25126:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
25127:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
25128:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25129:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
25130:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25131:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25132:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25133:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25134:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25135:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25136:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25137:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25138:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25139:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25140:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25141:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25142:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25143:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25144:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25145:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
25146:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
25147:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25148:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
25149:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
25150:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25151:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
25152:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25153:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25154:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25155:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
25156:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
25157:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25158:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
25159:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
25160:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25161:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
25162:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25163:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25164:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25165:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
25166:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=13  BUS_LOAD  MEM[80] accepted 1
25167:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25168:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=21  BUS_LOAD  MEM[88] accepted 1
25169:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
25170:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
25171:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
25172:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
25173:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25174:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25175:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3976] = 21 accepted 1
25176:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3968] accepted 1
25177:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=8  BUS_LOAD  MEM[64] accepted 1
25178:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25179:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=6  BUS_LOAD  MEM[72] accepted 1
25180:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25181:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25182:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25183:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25184:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25185:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25186:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25187:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25188:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3936  BUS_STORE MEM[3960] = 72 accepted 1
25189:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3936] = 6 accepted 1
25190:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25191:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=5  BUS_LOAD  MEM[56] accepted 1
25192:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25193:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25194:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25195:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25196:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25197:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25198:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25199:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25200:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25201:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 56 accepted 1
25202:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 5 accepted 1
25203:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25204:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=4  BUS_LOAD  MEM[56] accepted 1
25205:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25206:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25207:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25208:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25209:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25210:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25211:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25212:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25213:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25214:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
25215:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 4 accepted 1
25216:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25217:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
25218:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25219:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25220:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25221:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25222:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25223:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25224:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25225:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25226:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25227:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
25228:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 3 accepted 1
25229:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25230:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
25231:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25232:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25233:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25234:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25235:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25236:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25237:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25238:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25239:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25240:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3808  BUS_STORE MEM[3832] = 56 accepted 1
25241:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3808] = 2 accepted 1
25242:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25243:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
25244:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25245:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25246:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25247:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25248:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25249:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25250:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25251:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25252:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25253:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25254:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25255:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25256:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25257:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
25258:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25259:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25260:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3816] = 1 accepted 1
25261:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3808] accepted 1
25262:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
25263:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25264:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
25265:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25266:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25267:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25268:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25269:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25270:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
25271:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25272:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25273:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25274:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25275:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25276:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25277:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25278:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3816] accepted 1
25279:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
25280:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25281:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
25282:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3832] accepted 1
25283:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
25284:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3840  BUS_LOAD  MEM[96] accepted 1
25285:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
25286:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25287:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25288:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 2 accepted 1
25289:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
25290:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
25291:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25292:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
25293:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25294:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25295:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25296:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25297:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25298:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25299:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25300:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25301:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25302:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25303:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25304:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25305:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25306:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25307:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25308:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
25309:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
25310:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25311:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
25312:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
25313:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
25314:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
25315:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
25316:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25317:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25318:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 3 accepted 1
25319:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
25320:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
25321:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25322:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
25323:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25324:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25325:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25326:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25327:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25328:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25329:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25330:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25331:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 72 accepted 1
25332:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
25333:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25334:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
25335:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25336:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25337:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25338:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25339:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25340:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25341:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25342:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25343:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25344:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25345:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25346:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25347:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25348:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
25349:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25350:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25351:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
25352:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
25353:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
25354:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25355:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
25356:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25357:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25358:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25359:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25360:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25361:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
25362:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25363:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25364:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25365:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25366:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25367:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25368:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25369:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
25370:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
25371:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25372:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
25373:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
25374:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25375:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
25376:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25377:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25378:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25379:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
25380:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
25381:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25382:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
25383:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
25384:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
25385:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
25386:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
25387:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25388:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25389:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 5 accepted 1
25390:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
25391:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=5  BUS_LOAD  MEM[64] accepted 1
25392:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25393:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=3  BUS_LOAD  MEM[72] accepted 1
25394:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25395:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25396:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25397:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25398:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25399:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25400:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25401:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25402:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
25403:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 3 accepted 1
25404:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25405:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
25406:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25407:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25408:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25409:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25410:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25411:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25412:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25413:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25414:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25415:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
25416:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
25417:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25418:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
25419:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25420:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25421:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25422:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25423:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25424:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25425:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25426:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25427:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25428:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25429:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25430:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25431:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25432:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
25433:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25434:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25435:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
25436:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
25437:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
25438:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25439:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
25440:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25441:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25442:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25443:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25444:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25445:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
25446:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25447:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25448:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25449:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25450:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25451:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25452:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25453:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
25454:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
25455:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25456:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
25457:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
25458:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
25459:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
25460:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
25461:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25462:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25463:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
25464:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
25465:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
25466:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25467:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
25468:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25469:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25470:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25471:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25472:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25473:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25474:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25475:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25476:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25477:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25478:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25479:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25480:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25481:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25482:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25483:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
25484:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
25485:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25486:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
25487:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
25488:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25489:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
25490:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25491:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25492:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25493:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
25494:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=5  BUS_LOAD  MEM[80] accepted 1
25495:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25496:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=8  BUS_LOAD  MEM[88] accepted 1
25497:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
25498:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
25499:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
25500:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
25501:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25502:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25503:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3944] = 8 accepted 1
25504:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3936] accepted 1
25505:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=6  BUS_LOAD  MEM[64] accepted 1
25506:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25507:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=4  BUS_LOAD  MEM[72] accepted 1
25508:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25509:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25510:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25511:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25512:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25513:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25514:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25515:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25516:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3904  BUS_STORE MEM[3928] = 72 accepted 1
25517:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3904] = 4 accepted 1
25518:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25519:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=3  BUS_LOAD  MEM[56] accepted 1
25520:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25521:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25522:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25523:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25524:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25525:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25526:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25527:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25528:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25529:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 56 accepted 1
25530:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 3 accepted 1
25531:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25532:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=2  BUS_LOAD  MEM[56] accepted 1
25533:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25534:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25535:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25536:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25537:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25538:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25539:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25540:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25541:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25542:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3840  BUS_STORE MEM[3864] = 56 accepted 1
25543:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3840] = 2 accepted 1
25544:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25545:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
25546:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25547:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25548:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25549:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25550:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25551:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25552:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25553:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25554:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25555:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25556:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25557:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25558:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25559:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
25560:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25561:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25562:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3848] = 1 accepted 1
25563:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3840] accepted 1
25564:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
25565:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25566:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
25567:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25568:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25569:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25570:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25571:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25572:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
25573:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25574:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25575:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25576:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25577:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25578:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25579:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25580:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3848] accepted 1
25581:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
25582:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25583:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
25584:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3864] accepted 1
25585:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
25586:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3872  BUS_LOAD  MEM[96] accepted 1
25587:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
25588:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25589:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25590:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 2 accepted 1
25591:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
25592:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=3  BUS_LOAD  MEM[64] accepted 1
25593:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25594:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=1  BUS_LOAD  MEM[72] accepted 1
25595:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25596:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25597:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25598:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25599:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25600:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25601:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25602:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25603:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25604:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25605:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25606:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25607:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25608:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25609:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25610:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
25611:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=2  BUS_LOAD  MEM[80] accepted 1
25612:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25613:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=3  BUS_LOAD  MEM[88] accepted 1
25614:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
25615:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=56  BUS_LOAD  MEM[88] accepted 1
25616:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
25617:   60:stq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[56] accepted 1
25618:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25619:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25620:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3912] = 3 accepted 1
25621:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3904] accepted 1
25622:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=4  BUS_LOAD  MEM[64] accepted 1
25623:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25624:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=2  BUS_LOAD  MEM[72] accepted 1
25625:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25626:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25627:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25628:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25629:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25630:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25631:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=0  BUS_LOAD  MEM[40] accepted 1
25632:   52:subq    |  48:stq     |  44:stq     |  40:subq    |  36:bne     BUS_LOAD  MEM[48] accepted 1
25633:    0:-       |  52:subq    |  48:stq     |  44:stq     |  40:subq    r30=3872  BUS_STORE MEM[3896] = 72 accepted 1
25634:    0:-       |   0:-       |  52:subq    |  48:stq     |  44:stq     BUS_STORE MEM[3872] = 2 accepted 1
25635:   56:bsr     |   0:-       |   0:-       |  52:subq    |  48:stq     BUS_LOAD  MEM[48] accepted 1
25636:   60:stq     |  56:bsr     |   0:-       |   0:-       |  52:subq    r16=1  BUS_LOAD  MEM[56] accepted 1
25637:   64:ldq     |  60:stq     |  56:bsr     |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25638:   68:subq    |  64:ldq     |  60:stq     |  56:bsr     |   0:-       BUS_LOAD  MEM[64] accepted 1
25639:   28:beq     |   0:-       |   0:-       |   0:-       |  56:bsr     r26=56  BUS_LOAD  MEM[24] accepted 1
25640:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25641:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25642:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25643:   44:stq     |  40:subq    |  36:bne     |  32:cmpeq   |  28:beq     BUS_LOAD  MEM[40] accepted 1
25644:   48:stq     |  44:stq     |  40:subq    |  36:bne     |  32:cmpeq   r1=1  BUS_LOAD  MEM[40] accepted 1
25645:   96:bis     |   0:-       |   0:-       |   0:-       |  36:bne     BUS_LOAD  MEM[88] accepted 1
25646:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25647:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25648:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25649:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25650:   60:stq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[56] accepted 1
25651:   64:ldq     |  60:stq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[56] accepted 1
25652:   68:subq    |  64:ldq     |  60:stq     |   0:-       |   0:-       BUS_LOAD  MEM[64] accepted 1
25653:    0:-       |  68:subq    |  64:ldq     |  60:stq     |   0:-       BUS_STORE MEM[3880] = 1 accepted 1
25654:    0:-       |  68:subq    |   0:-       |  64:ldq     |  60:stq     BUS_LOAD  MEM[3872] accepted 1
25655:   72:bsr     |   0:-       |  68:subq    |   0:-       |  64:ldq     r16=2  BUS_LOAD  MEM[64] accepted 1
25656:   76:ldq     |  72:bsr     |   0:-       |  68:subq    |   0:-       BUS_LOAD  MEM[72] accepted 1
25657:   80:addq    |  76:ldq     |  72:bsr     |   0:-       |  68:subq    r16=0  BUS_LOAD  MEM[72] accepted 1
25658:   84:ldq     |  80:addq    |  76:ldq     |  72:bsr     |   0:-       BUS_LOAD  MEM[80] accepted 1
25659:   28:beq     |   0:-       |   0:-       |   0:-       |  72:bsr     r26=72  BUS_LOAD  MEM[24] accepted 1
25660:   32:cmpeq   |  28:beq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
25661:   36:bne     |  32:cmpeq   |  28:beq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
25662:   40:subq    |  36:bne     |  32:cmpeq   |  28:beq     |   0:-       BUS_LOAD  MEM[32] accepted 1
25663:   96:bis     |   0:-       |   0:-       |   0:-       |  28:beq     BUS_LOAD  MEM[88] accepted 1
25664:  100:jsr     |  96:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25665:  104:call_pal| 100:jsr     |  96:bis     |   0:-       |   0:-       BUS_LOAD  MEM[96] accepted 1
25666:  108:call_pal| 104:call_pal| 100:jsr     |  96:bis     |   0:-       BUS_LOAD  MEM[104] accepted 1
25667:  112:call_pal| 108:call_pal| 104:-       | 100:jsr     |  96:bis     r0=1  BUS_LOAD  MEM[104] accepted 1
25668:   76:ldq     |   0:-       |   0:-       |   0:-       | 100:jsr     BUS_LOAD  MEM[72] accepted 1
25669:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25670:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25671:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3880] accepted 1
25672:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=1  BUS_LOAD  MEM[80] accepted 1
25673:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25674:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=2  BUS_LOAD  MEM[88] accepted 1
25675:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3896] accepted 1
25676:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25677:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3904  BUS_LOAD  MEM[96] accepted 1
25678:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25679:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25680:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25681:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3912] accepted 1
25682:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=3  BUS_LOAD  MEM[80] accepted 1
25683:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25684:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=5  BUS_LOAD  MEM[88] accepted 1
25685:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3928] accepted 1
25686:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25687:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3936  BUS_LOAD  MEM[96] accepted 1
25688:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25689:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25690:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25691:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3944] accepted 1
25692:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=8  BUS_LOAD  MEM[80] accepted 1
25693:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25694:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=13  BUS_LOAD  MEM[88] accepted 1
25695:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3960] accepted 1
25696:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25697:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=3968  BUS_LOAD  MEM[96] accepted 1
25698:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25699:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25700:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25701:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[3976] accepted 1
25702:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=21  BUS_LOAD  MEM[80] accepted 1
25703:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25704:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=34  BUS_LOAD  MEM[88] accepted 1
25705:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[3992] accepted 1
25706:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25707:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4000  BUS_LOAD  MEM[96] accepted 1
25708:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25709:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25710:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25711:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[4008] accepted 1
25712:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=55  BUS_LOAD  MEM[80] accepted 1
25713:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25714:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=89  BUS_LOAD  MEM[88] accepted 1
25715:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[4024] accepted 1
25716:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25717:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4032  BUS_LOAD  MEM[96] accepted 1
25718:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25719:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25720:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25721:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[4040] accepted 1
25722:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=144  BUS_LOAD  MEM[80] accepted 1
25723:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25724:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=233  BUS_LOAD  MEM[88] accepted 1
25725:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[4056] accepted 1
25726:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=72  BUS_LOAD  MEM[88] accepted 1
25727:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4064  BUS_LOAD  MEM[96] accepted 1
25728:   76:ldq     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[72] accepted 1
25729:   80:addq    |  76:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[72] accepted 1
25730:   84:ldq     |  80:addq    |  76:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[80] accepted 1
25731:    0:-       |  80:addq    |   0:-       |  76:ldq     |   0:-       BUS_LOAD  MEM[4072] accepted 1
25732:   84:ldq     |   0:-       |  80:addq    |   0:-       |  76:ldq     r1=377  BUS_LOAD  MEM[80] accepted 1
25733:   88:addq    |  84:ldq     |   0:-       |  80:addq    |   0:-       BUS_LOAD  MEM[80] accepted 1
25734:   92:jsr     |  88:addq    |  84:ldq     |   0:-       |  80:addq    r0=610  BUS_LOAD  MEM[88] accepted 1
25735:    0:-       |  92:jsr     |  88:addq    |  84:ldq     |   0:-       BUS_LOAD  MEM[4088] accepted 1
25736:   96:bis     |   0:-       |  92:jsr     |  88:addq    |  84:ldq     r26=12  BUS_LOAD  MEM[88] accepted 1
25737:  100:jsr     |  96:bis     |   0:-       |  92:jsr     |  88:addq    r30=4096  BUS_LOAD  MEM[96] accepted 1
25738:   16:lda     |   0:-       |   0:-       |   0:-       |  92:jsr     BUS_LOAD  MEM[8] accepted 1
25739:   20:stq     |  16:lda     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
25740:   24:halt    |  20:stq     |  16:lda     |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
25741:   28:beq     |  24:halt    |  20:stq     |  16:lda     |   0:-       BUS_LOAD  MEM[24] accepted 1
25742:    0:-       |  28:beq     |  24:halt    |  20:stq     |  16:lda     r1=1024  BUS_STORE MEM[1024] = 610 accepted 1
25743:   32:cmpeq   |   0:-       |  28:beq     |  24:halt    |  20:stq     BUS_LOAD  MEM[24] accepted 1
25744:   36:bne     |  32:cmpeq   |   0:-       |  28:beq     |  24:halt    BUS_LOAD  MEM[32] accepted 1
