name: memory_block

signals:
  in:
    - clk
    - rst

parameters:
  WIDTH: 32
  DEPTH: 0

interfaces:
  bus:
    type: wishbone
    mode: subordinate
    signals:
      in:
        cyc: i_cyc
        stb: i_stb
        adr: [i_adr, 31, 0]
        dat_w: [i_dat, WIDTH-1, 0]
        we: i_we
      out:
        dat_r: [o_dat, WIDTH-1, 0]
        ack: o_ack
        stall: o_stall
        err: o_err
