#Timing report of worst 49 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
a_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   6.317    68.284
a_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    69.535
d_dffe_Q.QEN[0] (Q_FRAG)                                                                    4.474    74.009
data arrival time                                                                                    74.009

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                                   12.314    12.314
clock uncertainty                                                                           0.000    12.314
cell setup time                                                                            -0.591    11.723
data required time                                                                                   11.723
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.723
data arrival time                                                                                   -74.009
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -62.286


#Path 2
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
a_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   6.317    68.284
a_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    69.535
e_dffe_Q.QEN[0] (Q_FRAG)                                                                    3.223    72.758
data arrival time                                                                                    72.758

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                                                   11.208    11.208
clock uncertainty                                                                           0.000    11.208
cell setup time                                                                            -0.591    10.617
data required time                                                                                   10.617
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.617
data arrival time                                                                                   -72.758
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -62.141


#Path 3
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
a_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   6.317    68.284
a_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    69.535
g_dffe_Q.QEN[0] (Q_FRAG)                                                                    3.623    73.158
data arrival time                                                                                    73.158

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                                                   12.072    12.072
clock uncertainty                                                                           0.000    12.072
cell setup time                                                                            -0.591    11.482
data required time                                                                                   11.482
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.482
data arrival time                                                                                   -73.158
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -61.676


#Path 4
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
a_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   6.317    68.284
a_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    69.535
clock1_dffe_Q.QEN[0] (Q_FRAG)                                                               4.228    73.763
data arrival time                                                                                    73.763

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
clock1_dffe_Q.QCK[0] (Q_FRAG)                                                              12.928    12.928
clock uncertainty                                                                           0.000    12.928
cell setup time                                                                            -0.591    12.337
data required time                                                                                   12.337
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.337
data arrival time                                                                                   -73.763
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -61.426


#Path 5
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
a_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   6.317    68.284
a_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    69.535
a_dffe_Q.QEN[0] (Q_FRAG)                                                                    3.290    72.825
data arrival time                                                                                    72.825

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                                   13.036    13.036
clock uncertainty                                                                           0.000    13.036
cell setup time                                                                            -0.591    12.446
data required time                                                                                   12.446
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.446
data arrival time                                                                                   -72.825
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -60.379


#Path 6
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
a_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   6.317    68.284
a_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    69.535
c_dffe_Q.QEN[0] (Q_FRAG)                                                                    2.363    71.898
data arrival time                                                                                    71.898

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                                   12.141    12.141
clock uncertainty                                                                           0.000    12.141
cell setup time                                                                            -0.591    11.550
data required time                                                                                   11.550
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.550
data arrival time                                                                                   -71.898
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -60.348


#Path 7
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
a_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                   6.317    68.284
a_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.251    69.535
f_dffe_Q.QEN[0] (Q_FRAG)                                                                    3.090    72.625
data arrival time                                                                                    72.625

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                                   13.006    13.006
clock uncertainty                                                                           0.000    13.006
cell setup time                                                                            -0.591    12.415
data required time                                                                                   12.415
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.415
data arrival time                                                                                   -72.625
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -60.211


#Path 8
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_4.c_frag.TBS[0] (C_FRAG)                                             6.112    68.079
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                              0.996    69.075
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                0.000    69.075
data arrival time                                                                                    69.075

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                              10.299    10.299
clock uncertainty                                                                           0.000    10.299
cell setup time                                                                             0.105    10.405
data required time                                                                                   10.405
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.405
data arrival time                                                                                   -69.075
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -58.670


#Path 9
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_3.c_frag.TBS[0] (C_FRAG)                                             5.451    67.418
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                              0.996    68.413
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                0.000    68.413
data arrival time                                                                                    68.413

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                              10.441    10.441
clock uncertainty                                                                           0.000    10.441
cell setup time                                                                             0.105    10.546
data required time                                                                                   10.546
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.546
data arrival time                                                                                   -68.413
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.867


#Path 10
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               5.304    67.271
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    68.267
delay_dff_Q_26.QD[0] (Q_FRAG)                                                               0.000    68.267
data arrival time                                                                                    68.267

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                             10.352    10.352
clock uncertainty                                                                           0.000    10.352
cell setup time                                                                             0.105    10.457
data required time                                                                                   10.457
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.457
data arrival time                                                                                   -68.267
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.810


#Path 11
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_2.c_frag.TBS[0] (C_FRAG)                                             6.273    68.240
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                              0.996    69.236
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                0.000    69.236
data arrival time                                                                                    69.236

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                              11.328    11.328
clock uncertainty                                                                           0.000    11.328
cell setup time                                                                             0.105    11.433
data required time                                                                                   11.433
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.433
data arrival time                                                                                   -69.236
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.803


#Path 12
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : input2_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
clock1_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                                       3.540    65.507
clock1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                        0.996    66.503
input2_dffe_Q.QEN[0] (Q_FRAG)                                                               2.470    68.973
data arrival time                                                                                    68.973

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
input2_dffe_Q.QCK[0] (Q_FRAG)                                                              12.144    12.144
clock uncertainty                                                                           0.000    12.144
cell setup time                                                                            -0.591    11.553
data required time                                                                                   11.553
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.553
data arrival time                                                                                   -68.973
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.419


#Path 13
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               5.368    67.336
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.462    68.798
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                0.000    68.798
data arrival time                                                                                    68.798

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                              11.301    11.301
clock uncertainty                                                                           0.000    11.301
cell setup time                                                                             0.105    11.406
data required time                                                                                   11.406
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.406
data arrival time                                                                                   -68.798
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.391


#Path 14
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : input1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
clock1_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                                       3.540    65.507
clock1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                        0.996    66.503
input1_dffe_Q.QEN[0] (Q_FRAG)                                                               3.151    69.654
data arrival time                                                                                    69.654

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
input1_dffe_Q.QCK[0] (Q_FRAG)                                                              13.347    13.347
clock uncertainty                                                                           0.000    13.347
cell setup time                                                                            -0.591    12.756
data required time                                                                                   12.756
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.756
data arrival time                                                                                   -69.654
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -56.897


#Path 15
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_21.c_frag.TBS[0] (C_FRAG)                                            4.394    66.361
delay_dff_Q_9_D_LUT4_O_21.c_frag.CZ[0] (C_FRAG)                                             0.996    67.357
delay_dff_Q_25.QD[0] (Q_FRAG)                                                               0.000    67.357
data arrival time                                                                                    67.357

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             10.468    10.468
clock uncertainty                                                                           0.000    10.468
cell setup time                                                                             0.105    10.573
data required time                                                                                   10.573
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.573
data arrival time                                                                                   -67.357
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -56.783


#Path 16
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_18.c_frag.TBS[0] (C_FRAG)                                            5.014    66.981
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                                             0.996    67.976
delay_dff_Q_22.QD[0] (Q_FRAG)                                                               0.000    67.976
data arrival time                                                                                    67.976

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                             11.160    11.160
clock uncertainty                                                                           0.000    11.160
cell setup time                                                                             0.105    11.265
data required time                                                                                   11.265
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.265
data arrival time                                                                                   -67.976
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -56.711


#Path 17
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_17.c_frag.TBS[0] (C_FRAG)                                            5.276    67.244
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                                             0.996    68.239
delay_dff_Q_21.QD[0] (Q_FRAG)                                                               0.000    68.239
data arrival time                                                                                    68.239

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                             12.042    12.042
clock uncertainty                                                                           0.000    12.042
cell setup time                                                                             0.105    12.147
data required time                                                                                   12.147
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.147
data arrival time                                                                                   -68.239
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -56.092


#Path 18
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_14.c_frag.TBS[0] (C_FRAG)                                            5.234    67.201
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                                             0.996    68.197
delay_dff_Q_18.QD[0] (Q_FRAG)                                                               0.000    68.197
data arrival time                                                                                    68.197

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                             12.069    12.069
clock uncertainty                                                                           0.000    12.069
cell setup time                                                                             0.105    12.175
data required time                                                                                   12.175
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.175
data arrival time                                                                                   -68.197
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -56.022


#Path 19
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_12.c_frag.TBS[0] (C_FRAG)                                            5.958    67.925
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                             0.996    68.920
delay_dff_Q_16.QD[0] (Q_FRAG)                                                               0.000    68.920
data arrival time                                                                                    68.920

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                             12.881    12.881
clock uncertainty                                                                           0.000    12.881
cell setup time                                                                             0.105    12.986
data required time                                                                                   12.986
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.986
data arrival time                                                                                   -68.920
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -55.934


#Path 20
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_16.c_frag.TBS[0] (C_FRAG)                                            4.185    66.152
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                                             0.996    67.148
delay_dff_Q_20.QD[0] (Q_FRAG)                                                               0.000    67.148
data arrival time                                                                                    67.148

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                             11.153    11.153
clock uncertainty                                                                           0.000    11.153
cell setup time                                                                             0.105    11.258
data required time                                                                                   11.258
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.258
data arrival time                                                                                   -67.148
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -55.889


#Path 21
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_20.c_frag.TBS[0] (C_FRAG)                                            4.036    66.003
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                             0.996    66.999
delay_dff_Q_24.QD[0] (Q_FRAG)                                                               0.000    66.999
data arrival time                                                                                    66.999

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             11.209    11.209
clock uncertainty                                                                           0.000    11.209
cell setup time                                                                             0.105    11.314
data required time                                                                                   11.314
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.314
data arrival time                                                                                   -66.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -55.685


#Path 22
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_5.c_frag.TBS[0] (C_FRAG)                                             4.555    66.523
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                                              0.996    67.518
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                0.000    67.518
data arrival time                                                                                    67.518

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                              12.188    12.188
clock uncertainty                                                                           0.000    12.188
cell setup time                                                                             0.105    12.294
data required time                                                                                   12.294
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.294
data arrival time                                                                                   -67.518
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -55.224


#Path 23
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_19.c_frag.TBS[0] (C_FRAG)                                            4.440    66.408
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                             0.996    67.403
delay_dff_Q_23.QD[0] (Q_FRAG)                                                               0.000    67.403
data arrival time                                                                                    67.403

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
clock uncertainty                                                                           0.000    12.105
cell setup time                                                                             0.105    12.211
data required time                                                                                   12.211
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.211
data arrival time                                                                                   -67.403
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -55.193


#Path 24
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_10.c_frag.TBS[0] (C_FRAG)                                            5.375    67.343
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                                             0.996    68.338
delay_dff_Q_14.QD[0] (Q_FRAG)                                                               0.000    68.338
data arrival time                                                                                    68.338

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                             13.049    13.049
clock uncertainty                                                                           0.000    13.049
cell setup time                                                                             0.105    13.155
data required time                                                                                   13.155
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.155
data arrival time                                                                                   -68.338
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -55.184


#Path 25
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_6.c_frag.TBS[0] (C_FRAG)                                             4.366    66.333
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                                              0.996    67.329
delay_dff_Q_10.QD[0] (Q_FRAG)                                                               0.000    67.329
data arrival time                                                                                    67.329

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                             12.067    12.067
clock uncertainty                                                                           0.000    12.067
cell setup time                                                                             0.105    12.173
data required time                                                                                   12.173
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.173
data arrival time                                                                                   -67.329
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -55.156


#Path 26
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_9.c_frag.TBS[0] (C_FRAG)                                             4.457    66.424
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                                              0.996    67.420
delay_dff_Q_13.QD[0] (Q_FRAG)                                                               0.000    67.420
data arrival time                                                                                    67.420

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                             12.161    12.161
clock uncertainty                                                                           0.000    12.161
cell setup time                                                                             0.105    12.267
data required time                                                                                   12.267
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.267
data arrival time                                                                                   -67.420
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -55.153


#Path 27
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_11.c_frag.TBS[0] (C_FRAG)                                            4.126    66.093
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                                             0.996    67.089
delay_dff_Q_15.QD[0] (Q_FRAG)                                                               0.000    67.089
data arrival time                                                                                    67.089

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                             12.095    12.095
clock uncertainty                                                                           0.000    12.095
cell setup time                                                                             0.105    12.200
data required time                                                                                   12.200
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.200
data arrival time                                                                                   -67.089
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -54.888


#Path 28
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_13.c_frag.TBS[0] (C_FRAG)                                            5.710    67.677
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                                             0.996    68.673
delay_dff_Q_17.QD[0] (Q_FRAG)                                                               0.000    68.673
data arrival time                                                                                    68.673

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                             13.799    13.799
clock uncertainty                                                                           0.000    13.799
cell setup time                                                                             0.105    13.904
data required time                                                                                   13.904
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.904
data arrival time                                                                                   -68.673
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -54.769


#Path 29
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_7.c_frag.TBS[0] (C_FRAG)                                             5.474    67.441
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                                              0.996    68.437
delay_dff_Q_11.QD[0] (Q_FRAG)                                                               0.000    68.437
data arrival time                                                                                    68.437

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                             13.761    13.761
clock uncertainty                                                                           0.000    13.761
cell setup time                                                                             0.105    13.866
data required time                                                                                   13.866
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.866
data arrival time                                                                                   -68.437
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -54.571


#Path 30
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_15.c_frag.TBS[0] (C_FRAG)                                            5.997    67.964
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                                             0.996    68.960
delay_dff_Q_19.QD[0] (Q_FRAG)                                                               0.000    68.960
data arrival time                                                                                    68.960

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                             14.659    14.659
clock uncertainty                                                                           0.000    14.659
cell setup time                                                                             0.105    14.764
data required time                                                                                   14.764
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.764
data arrival time                                                                                   -68.960
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -54.195


#Path 31
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_1.c_frag.TBS[0] (C_FRAG)                                             4.179    66.146
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                              0.996    67.142
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                0.000    67.142
data arrival time                                                                                    67.142

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                              12.938    12.938
clock uncertainty                                                                           0.000    12.938
cell setup time                                                                             0.105    13.044
data required time                                                                                   13.044
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.044
data arrival time                                                                                   -67.142
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -54.098


#Path 32
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                         2.600    41.970
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.251    43.221
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.696    48.917
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.222
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   5.332    55.554
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549    57.103
clock1_LUT4_I0_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                                             3.427    60.530
clock1_LUT4_I0_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              1.437    61.967
delay_dff_Q_9_D_LUT4_O_8.c_frag.TBS[0] (C_FRAG)                                             4.962    66.929
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                                              0.996    67.924
delay_dff_Q_12.QD[0] (Q_FRAG)                                                               0.000    67.924
data arrival time                                                                                    67.924

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                             13.901    13.901
clock uncertainty                                                                           0.000    13.901
cell setup time                                                                             0.105    14.007
data required time                                                                                   14.007
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.007
data arrival time                                                                                   -67.924
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -53.917


#Path 33
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.555    42.925
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    43.920
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.648    46.569
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    47.564
clock1_LUT4_I0_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   5.424    52.988
clock1_LUT4_I0_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    54.293
clock1_LUT4_I0_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             2.882    57.175
clock1_LUT4_I0_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.406    58.581
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                             4.348    62.929
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                              1.305    64.234
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                0.000    64.234
data arrival time                                                                                    64.234

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                              11.284    11.284
clock uncertainty                                                                           0.000    11.284
cell setup time                                                                             0.105    11.389
data required time                                                                                   11.389
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.389
data arrival time                                                                                   -64.234
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -52.845


#Path 34
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             12.105    12.105
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    13.807
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        4.464    18.271
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    19.823
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.978    23.801
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.797
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.681    28.478
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.474
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.936    33.410
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    34.405
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.969    38.374
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    39.370
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.555    42.925
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    43.920
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        2.648    46.569
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    47.564
clock1_LUT4_I0_I2_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   5.424    52.988
clock1_LUT4_I0_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    54.293
clock1_LUT4_I0_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             2.882    57.175
clock1_LUT4_I0_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.406    58.581
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                             3.547    62.128
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                              1.305    63.433
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                0.000    63.433
data arrival time                                                                                    63.433

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                              12.040    12.040
clock uncertainty                                                                           0.000    12.040
cell setup time                                                                             0.105    12.146
data required time                                                                                   12.146
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.146
data arrival time                                                                                   -63.433
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -51.288


#Path 35
Startpoint: a_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                                 13.036    13.036
a_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    14.738
$iopadmap$disp_counter.a.O_DAT[0] (BIDIR_CELL)                            7.297    22.035
$iopadmap$disp_counter.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.844
out:a.outpad[0] (.output)                                                 0.000    31.844
data arrival time                                                                  31.844

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -31.844
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -31.844


#Path 36
Startpoint: d_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                                 12.314    12.314
d_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    14.015
$iopadmap$disp_counter.d.O_DAT[0] (BIDIR_CELL)                            6.728    20.743
$iopadmap$disp_counter.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.552
out:d.outpad[0] (.output)                                                 0.000    30.552
data arrival time                                                                  30.552

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -30.552
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -30.552


#Path 37
Startpoint: c_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                                 12.141    12.141
c_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    13.842
$iopadmap$disp_counter.c.O_DAT[0] (BIDIR_CELL)                            6.789    20.632
$iopadmap$disp_counter.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.441
out:c.outpad[0] (.output)                                                 0.000    30.441
data arrival time                                                                  30.441

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -30.441
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -30.441


#Path 38
Startpoint: f_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                                 13.006    13.006
f_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    14.707
$iopadmap$disp_counter.f.O_DAT[0] (BIDIR_CELL)                            4.980    19.688
$iopadmap$disp_counter.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    29.497
out:f.outpad[0] (.output)                                                 0.000    29.497
data arrival time                                                                  29.497

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -29.497
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -29.497


#Path 39
Startpoint: g_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                                 12.072    12.072
g_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    13.774
$iopadmap$disp_counter.g.O_DAT[0] (BIDIR_CELL)                            5.892    19.666
$iopadmap$disp_counter.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    29.475
out:g.outpad[0] (.output)                                                 0.000    29.475
data arrival time                                                                  29.475

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -29.475
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -29.475


#Path 40
Startpoint: e_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                  0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                                 11.208    11.208
e_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    12.909
$iopadmap$disp_counter.e.O_DAT[0] (BIDIR_CELL)                            5.032    17.941
$iopadmap$disp_counter.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    27.750
out:e.outpad[0] (.output)                                                 0.000    27.750
data arrival time                                                                  27.750

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -27.750
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -27.750


#Path 41
Startpoint: input2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
input2_dffe_Q.QCK[0] (Q_FRAG)                                   12.144    12.144
input2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.701    13.846
a_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                         8.225    22.071
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462    23.533
d_dffe_Q.QD[0] (Q_FRAG)                                          5.597    29.130
data arrival time                                                         29.130

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d_dffe_Q.QCK[0] (Q_FRAG)                                        12.314    12.314
clock uncertainty                                                0.000    12.314
cell setup time                                                  0.105    12.419
data required time                                                        12.419
--------------------------------------------------------------------------------
data required time                                                        12.419
data arrival time                                                        -29.130
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.711


#Path 42
Startpoint: input1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
input1_dffe_Q.QCK[0] (Q_FRAG)                                   13.347    13.347
input1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.701    15.049
e_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                         6.698    21.747
e_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    23.153
e_dffe_Q.QD[0] (Q_FRAG)                                          4.283    27.436
data arrival time                                                         27.436

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
e_dffe_Q.QCK[0] (Q_FRAG)                                        11.208    11.208
clock uncertainty                                                0.000    11.208
cell setup time                                                  0.105    11.313
data required time                                                        11.313
--------------------------------------------------------------------------------
data required time                                                        11.313
data arrival time                                                        -27.436
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.123


#Path 43
Startpoint: input1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : input1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
input1_dffe_Q.QCK[0] (Q_FRAG)                                   13.347    13.347
input1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.701    15.049
e_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                         6.698    21.747
e_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    23.153
input1_dffe_Q.QD[0] (Q_FRAG)                                     5.822    28.975
data arrival time                                                         28.975

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
input1_dffe_Q.QCK[0] (Q_FRAG)                                   13.347    13.347
clock uncertainty                                                0.000    13.347
cell setup time                                                  0.105    13.453
data required time                                                        13.453
--------------------------------------------------------------------------------
data required time                                                        13.453
data arrival time                                                        -28.975
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.522


#Path 44
Startpoint: input2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
input2_dffe_Q.QCK[0] (Q_FRAG)                                   12.144    12.144
input2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.701    13.846
a_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                         8.225    22.071
a_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462    23.533
a_dffe_Q.QD[0] (Q_FRAG)                                          2.478    26.011
data arrival time                                                         26.011

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
a_dffe_Q.QCK[0] (Q_FRAG)                                        13.036    13.036
clock uncertainty                                                0.000    13.036
cell setup time                                                  0.105    13.142
data required time                                                        13.142
--------------------------------------------------------------------------------
data required time                                                        13.142
data arrival time                                                        -26.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.869


#Path 45
Startpoint: input1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
input1_dffe_Q.QCK[0] (Q_FRAG)                                   13.347    13.347
input1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.701    15.049
c_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                         8.006    23.055
c_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462    24.517
c_dffe_Q.QD[0] (Q_FRAG)                                          0.000    24.517
data arrival time                                                         24.517

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
c_dffe_Q.QCK[0] (Q_FRAG)                                        12.141    12.141
clock uncertainty                                                0.000    12.141
cell setup time                                                  0.105    12.246
data required time                                                        12.246
--------------------------------------------------------------------------------
data required time                                                        12.246
data arrival time                                                        -24.517
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.270


#Path 46
Startpoint: input1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
input1_dffe_Q.QCK[0] (Q_FRAG)                                   13.347    13.347
input1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.701    15.049
f_dffe_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                         6.675    21.724
f_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462    23.186
f_dffe_Q.QD[0] (Q_FRAG)                                          0.000    23.186
data arrival time                                                         23.186

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
f_dffe_Q.QCK[0] (Q_FRAG)                                        13.006    13.006
clock uncertainty                                                0.000    13.006
cell setup time                                                  0.105    13.111
data required time                                                        13.111
--------------------------------------------------------------------------------
data required time                                                        13.111
data arrival time                                                        -23.186
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.074


#Path 47
Startpoint: clock1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
clock1_dffe_Q.QCK[0] (Q_FRAG)                                   12.928    12.928
clock1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.701    14.629
clock1_LUT1_I0.f_frag.FS[0] (F_FRAG)                             3.265    17.895
clock1_LUT1_I0.f_frag.FZ[0] (F_FRAG)                             0.612    18.506
clock1_dffe_Q.QD[0] (Q_FRAG)                                     3.482    21.989
data arrival time                                                         21.989

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
clock1_dffe_Q.QCK[0] (Q_FRAG)                                   12.928    12.928
clock uncertainty                                                0.000    12.928
cell setup time                                                  0.105    13.033
data required time                                                        13.033
--------------------------------------------------------------------------------
data required time                                                        13.033
data arrival time                                                        -21.989
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.956


#Path 48
Startpoint: input2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : input2_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
input2_dffe_Q.QCK[0] (Q_FRAG)                                     12.144    12.144
input2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    13.846
input2_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                       2.855    16.700
input2_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612    17.312
input2_dffe_Q.QD[0] (Q_FRAG)                                       3.423    20.735
data arrival time                                                           20.735

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
input2_dffe_Q.QCK[0] (Q_FRAG)                                     12.144    12.144
clock uncertainty                                                  0.000    12.144
cell setup time                                                    0.105    12.250
data required time                                                          12.250
----------------------------------------------------------------------------------
data required time                                                          12.250
data arrival time                                                          -20.735
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -8.485


#Path 49
Startpoint: input2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
input2_dffe_Q.QCK[0] (Q_FRAG)                                   12.144    12.144
input2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                   1.701    13.846
g_dffe_Q.QD[0] (Q_FRAG)                                          6.591    20.436
data arrival time                                                         20.436

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
g_dffe_Q.QCK[0] (Q_FRAG)                                        12.072    12.072
clock uncertainty                                                0.000    12.072
cell setup time                                                  0.105    12.178
data required time                                                        12.178
--------------------------------------------------------------------------------
data required time                                                        12.178
data arrival time                                                        -20.436
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.259


#End of timing report
