// Seed: 1014001021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout tri id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  assign module_1.id_4 = 0;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_14 = -1'b0 != -1;
  wire id_25;
  wire id_26;
  parameter id_27 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd75,
    parameter id_4 = 32'd55,
    parameter id_7 = 32'd38,
    parameter id_8 = 32'd0
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_11,
      id_1,
      id_2,
      id_1,
      id_6,
      id_10,
      id_10,
      id_6,
      id_12,
      id_12,
      id_1,
      id_9,
      id_6,
      id_12,
      id_11,
      id_11,
      id_1,
      id_9,
      id_12,
      id_12,
      id_1,
      id_12,
      id_10,
      id_10
  );
  inout wire _id_8;
  input wire _id_7;
  output wire id_6;
  output logic [7:0] id_5;
  inout wire _id_4;
  input wire _id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5[(id_8||(id_7)||1||1||id_4||id_3)] = -1;
endmodule
