.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__DR, CYREG_GPIO_PRT2_DR
.set LED__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED__0__HSIOM_MASK, 0x0F000000
.set LED__0__HSIOM_SHIFT, 24
.set LED__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED__0__MASK, 0x40
.set LED__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED__0__PC, CYREG_GPIO_PRT2_PC
.set LED__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED__0__PORT, 2
.set LED__0__PS, CYREG_GPIO_PRT2_PS
.set LED__0__SHIFT, 6
.set LED__DR, CYREG_GPIO_PRT2_DR
.set LED__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED__INTR, CYREG_GPIO_PRT2_INTR
.set LED__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED__MASK, 0x40
.set LED__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED__PC, CYREG_GPIO_PRT2_PC
.set LED__PC2, CYREG_GPIO_PRT2_PC2
.set LED__PORT, 2
.set LED__PS, CYREG_GPIO_PRT2_PS
.set LED__SHIFT, 6

/* Pin_1 */
.set Pin_1__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_1__0__HSIOM_MASK, 0x0000000F
.set Pin_1__0__HSIOM_SHIFT, 0
.set Pin_1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_1__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Pin_1__0__OUT_SEL_SHIFT, 0
.set Pin_1__0__OUT_SEL_VAL, 2
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_1__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_1__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_1__0__PORT, 3
.set Pin_1__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_1__0__SHIFT, 0
.set Pin_1__DR, CYREG_GPIO_PRT3_DR
.set Pin_1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_1__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_1__MASK, 0x01
.set Pin_1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_1__PC, CYREG_GPIO_PRT3_PC
.set Pin_1__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_1__PORT, 3
.set Pin_1__PS, CYREG_GPIO_PRT3_PS
.set Pin_1__SHIFT, 0

/* Pin_2 */
.set Pin_2__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_2__0__HSIOM_MASK, 0x000000F0
.set Pin_2__0__HSIOM_SHIFT, 4
.set Pin_2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_2__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_2__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_2__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_2__0__PORT, 0
.set Pin_2__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_2__0__SHIFT, 1
.set Pin_2__DR, CYREG_GPIO_PRT0_DR
.set Pin_2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_2__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_2__MASK, 0x02
.set Pin_2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_2__PC, CYREG_GPIO_PRT0_PC
.set Pin_2__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_2__PORT, 0
.set Pin_2__PS, CYREG_GPIO_PRT0_PS
.set Pin_2__SHIFT, 1

/* Pin_3 */
.set Pin_3__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_3__0__HSIOM_MASK, 0x0000000F
.set Pin_3__0__HSIOM_SHIFT, 0
.set Pin_3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_3__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_3__0__MASK, 0x01
.set Pin_3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_3__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_3__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_3__0__PORT, 1
.set Pin_3__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_3__0__SHIFT, 0
.set Pin_3__DR, CYREG_GPIO_PRT1_DR
.set Pin_3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_3__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_3__MASK, 0x01
.set Pin_3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_3__PC, CYREG_GPIO_PRT1_PC
.set Pin_3__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_3__PORT, 1
.set Pin_3__PS, CYREG_GPIO_PRT1_PS
.set Pin_3__SHIFT, 0

/* Pin_4 */
.set Pin_4__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_4__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_4__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_4__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_4__0__HSIOM_MASK, 0x000F0000
.set Pin_4__0__HSIOM_SHIFT, 16
.set Pin_4__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_4__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_4__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_4__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_4__0__MASK, 0x10
.set Pin_4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_4__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_4__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_4__0__PORT, 0
.set Pin_4__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_4__0__SHIFT, 4
.set Pin_4__DR, CYREG_GPIO_PRT0_DR
.set Pin_4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_4__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_4__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_4__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_4__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_4__MASK, 0x10
.set Pin_4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_4__PC, CYREG_GPIO_PRT0_PC
.set Pin_4__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_4__PORT, 0
.set Pin_4__PS, CYREG_GPIO_PRT0_PS
.set Pin_4__SHIFT, 4

/* Pin_5 */
.set Pin_5__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_5__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_5__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_5__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_5__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_5__0__HSIOM_MASK, 0x0000000F
.set Pin_5__0__HSIOM_SHIFT, 0
.set Pin_5__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_5__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_5__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_5__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_5__0__MASK, 0x01
.set Pin_5__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_5__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_5__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_5__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_5__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_5__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_5__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_5__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_5__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_5__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_5__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_5__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_5__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_5__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_5__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_5__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_5__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_5__0__PORT, 0
.set Pin_5__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_5__0__SHIFT, 0
.set Pin_5__DR, CYREG_GPIO_PRT0_DR
.set Pin_5__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_5__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_5__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_5__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_5__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_5__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_5__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_5__MASK, 0x01
.set Pin_5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_5__PC, CYREG_GPIO_PRT0_PC
.set Pin_5__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_5__PORT, 0
.set Pin_5__PS, CYREG_GPIO_PRT0_PS
.set Pin_5__SHIFT, 0

/* Pin_6 */
.set Pin_6__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_6__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_6__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_6__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_6__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_6__0__HSIOM_MASK, 0x00000F00
.set Pin_6__0__HSIOM_SHIFT, 8
.set Pin_6__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_6__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_6__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_6__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_6__0__MASK, 0x04
.set Pin_6__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_6__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_6__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_6__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_6__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_6__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_6__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_6__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_6__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_6__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_6__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_6__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_6__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_6__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_6__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_6__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_6__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_6__0__PORT, 0
.set Pin_6__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_6__0__SHIFT, 2
.set Pin_6__DR, CYREG_GPIO_PRT0_DR
.set Pin_6__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_6__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_6__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_6__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_6__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_6__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_6__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_6__MASK, 0x04
.set Pin_6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_6__PC, CYREG_GPIO_PRT0_PC
.set Pin_6__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_6__PORT, 0
.set Pin_6__PS, CYREG_GPIO_PRT0_PS
.set Pin_6__SHIFT, 2

/* Pin_7 */
.set Pin_7__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_7__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_7__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_7__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_7__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_7__0__HSIOM_MASK, 0x00F00000
.set Pin_7__0__HSIOM_SHIFT, 20
.set Pin_7__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_7__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_7__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_7__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_7__0__MASK, 0x20
.set Pin_7__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_7__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_7__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_7__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_7__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_7__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_7__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_7__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_7__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_7__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_7__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_7__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_7__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_7__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_7__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_7__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_7__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_7__0__PORT, 0
.set Pin_7__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_7__0__SHIFT, 5
.set Pin_7__DR, CYREG_GPIO_PRT0_DR
.set Pin_7__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_7__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_7__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_7__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_7__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_7__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_7__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_7__MASK, 0x20
.set Pin_7__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_7__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_7__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_7__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_7__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_7__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_7__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_7__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_7__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_7__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_7__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_7__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_7__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_7__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_7__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_7__PC, CYREG_GPIO_PRT0_PC
.set Pin_7__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_7__PORT, 0
.set Pin_7__PS, CYREG_GPIO_PRT0_PS
.set Pin_7__SHIFT, 5

/* Pin_8 */
.set Pin_8__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_8__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_8__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_8__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_8__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_8__0__HSIOM_MASK, 0x0000F000
.set Pin_8__0__HSIOM_SHIFT, 12
.set Pin_8__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_8__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_8__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_8__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_8__0__MASK, 0x08
.set Pin_8__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_8__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_8__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_8__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_8__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_8__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_8__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_8__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_8__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_8__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_8__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_8__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_8__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_8__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_8__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_8__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_8__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_8__0__PORT, 0
.set Pin_8__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_8__0__SHIFT, 3
.set Pin_8__DR, CYREG_GPIO_PRT0_DR
.set Pin_8__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_8__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_8__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_8__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_8__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_8__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_8__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_8__MASK, 0x08
.set Pin_8__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_8__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_8__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_8__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_8__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_8__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_8__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_8__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_8__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_8__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_8__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_8__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_8__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_8__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_8__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_8__PC, CYREG_GPIO_PRT0_PC
.set Pin_8__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_8__PORT, 0
.set Pin_8__PS, CYREG_GPIO_PRT0_PS
.set Pin_8__SHIFT, 3

/* OneWire_clock_delay */
.set OneWire_clock_delay__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set OneWire_clock_delay__DIV_ID, 0x00000040
.set OneWire_clock_delay__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set OneWire_clock_delay__PA_DIV_ID, 0x000000FF

/* OneWire_ControlReg_DRV */
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__0__MASK, 0x01
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__0__POS, 0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__MASK, 0x01
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set OneWire_ControlReg_DRV_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK0

/* OneWire_ControlReg_SEL */
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__0__MASK, 0x01
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__0__POS, 0
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__MASK, 0x01
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set OneWire_ControlReg_SEL_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3

/* OneWire_isr_DataReady */
.set OneWire_isr_DataReady__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set OneWire_isr_DataReady__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set OneWire_isr_DataReady__INTC_MASK, 0x02
.set OneWire_isr_DataReady__INTC_NUMBER, 1
.set OneWire_isr_DataReady__INTC_PRIOR_MASK, 0xC000
.set OneWire_isr_DataReady__INTC_PRIOR_NUM, 3
.set OneWire_isr_DataReady__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set OneWire_isr_DataReady__INTC_SET_EN_REG, CYREG_CM0_ISER
.set OneWire_isr_DataReady__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* OneWire_StatusReg_BUS */
.set OneWire_StatusReg_BUS_sts_sts_reg__0__MASK, 0x01
.set OneWire_StatusReg_BUS_sts_sts_reg__0__POS, 0
.set OneWire_StatusReg_BUS_sts_sts_reg__1__MASK, 0x02
.set OneWire_StatusReg_BUS_sts_sts_reg__1__POS, 1
.set OneWire_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set OneWire_StatusReg_BUS_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set OneWire_StatusReg_BUS_sts_sts_reg__2__MASK, 0x04
.set OneWire_StatusReg_BUS_sts_sts_reg__2__POS, 2
.set OneWire_StatusReg_BUS_sts_sts_reg__3__MASK, 0x08
.set OneWire_StatusReg_BUS_sts_sts_reg__3__POS, 3
.set OneWire_StatusReg_BUS_sts_sts_reg__4__MASK, 0x10
.set OneWire_StatusReg_BUS_sts_sts_reg__4__POS, 4
.set OneWire_StatusReg_BUS_sts_sts_reg__5__MASK, 0x20
.set OneWire_StatusReg_BUS_sts_sts_reg__5__POS, 5
.set OneWire_StatusReg_BUS_sts_sts_reg__6__MASK, 0x40
.set OneWire_StatusReg_BUS_sts_sts_reg__6__POS, 6
.set OneWire_StatusReg_BUS_sts_sts_reg__7__MASK, 0x80
.set OneWire_StatusReg_BUS_sts_sts_reg__7__POS, 7
.set OneWire_StatusReg_BUS_sts_sts_reg__MASK, 0xFF
.set OneWire_StatusReg_BUS_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK2
.set OneWire_StatusReg_BUS_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set OneWire_StatusReg_BUS_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set OneWire_StatusReg_BUS_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set OneWire_StatusReg_BUS_sts_sts_reg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST2
.set OneWire_StatusReg_BUS_sts_sts_reg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST2
.set OneWire_StatusReg_BUS_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST2

/* OneWire_TimerDelay_TimerUDB */
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__0__POS, 0
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__2__POS, 2
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__3__POS, 3
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set OneWire_TimerDelay_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST3
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK, 0x10
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS, 4
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x90
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set OneWire_TimerDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK2
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_UDB_W8_A02
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_UDB_W8_A12
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_UDB_W8_D02
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_UDB_W8_D12
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_UDB_W8_F02
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_UDB_W8_F12
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A3
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_UDB_W8_A03
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_UDB_W8_A13
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D3
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_UDB_W8_D03
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_UDB_W8_D13
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F3
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_UDB_W8_F03
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_UDB_W8_F13
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set OneWire_TimerDelay_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3

/* OneWire_Trigger */
.set OneWire_Trigger_Sync_ctrl_reg__0__MASK, 0x01
.set OneWire_Trigger_Sync_ctrl_reg__0__POS, 0
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set OneWire_Trigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set OneWire_Trigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set OneWire_Trigger_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL1
.set OneWire_Trigger_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set OneWire_Trigger_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL1
.set OneWire_Trigger_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set OneWire_Trigger_Sync_ctrl_reg__MASK, 0x01
.set OneWire_Trigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set OneWire_Trigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set OneWire_Trigger_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK1

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1A1711AA
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 21
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 2
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
