TimeQuest Timing Analyzer report for DDS_RIKEN
Tue May 24 10:03:59 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_dds'
 15. Slow 1200mV 85C Model Setup: 'clk_system'
 16. Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'
 17. Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'
 18. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk_system'
 20. Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'
 21. Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'
 22. Slow 1200mV 85C Model Hold: 'clk_dds'
 23. Slow 1200mV 85C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 24. Slow 1200mV 85C Model Recovery: 'dds_step_to_next_freq_sampled'
 25. Slow 1200mV 85C Model Removal: 'dds_step_to_next_freq_sampled'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 34. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'clk_system'
 36. Slow 1200mV 0C Model Setup: 'clk_dds'
 37. Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'
 38. Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 39. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'clk_system'
 41. Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 42. Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'
 43. Slow 1200mV 0C Model Hold: 'clk_dds'
 44. Slow 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 45. Slow 1200mV 0C Model Recovery: 'dds_step_to_next_freq_sampled'
 46. Slow 1200mV 0C Model Removal: 'dds_step_to_next_freq_sampled'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 54. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Setup: 'clk_dds'
 56. Fast 1200mV 0C Model Setup: 'clk_system'
 57. Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'
 58. Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'
 59. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'clk_system'
 61. Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'
 62. Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'
 63. Fast 1200mV 0C Model Hold: 'clk_dds'
 64. Fast 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'
 65. Fast 1200mV 0C Model Recovery: 'dds_step_to_next_freq_sampled'
 66. Fast 1200mV 0C Model Removal: 'dds_step_to_next_freq_sampled'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths Summary
 81. Clock Status Summary
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Unconstrained Input Ports
 85. Unconstrained Output Ports
 86. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DDS_RIKEN                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Clock Name                                                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                                                                          ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+
; clk_dds                                                                                      ; Base      ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_dds }                                                                                      ;
; clk_system                                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_system }                                                                                   ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] } ;
; dds_ram_wrclock                                                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_ram_wrclock }                                                                              ;
; dds_step_to_next_freq_sampled                                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { dds_step_to_next_freq_sampled }                                                                ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; Generated ; 32.000 ; 31.25 MHz  ; 0.000 ; 16.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk_dds ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] }                                              ;
+----------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                   ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; 38.56 MHz  ; 38.56 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ;      ;
; 95.53 MHz  ; 95.53 MHz       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ;      ;
; 226.76 MHz ; 226.76 MHz      ; clk_system                                                                                   ;      ;
; 364.03 MHz ; 364.03 MHz      ; dds_step_to_next_freq_sampled                                                                ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                        ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -12.503 ; -24.586       ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -8.835  ; -5149.638     ;
; clk_dds                                                                                      ; -3.467  ; -186.023      ;
; clk_system                                                                                   ; -3.410  ; -149.691      ;
; dds_ram_wrclock                                                                              ; -2.849  ; -437.493      ;
; dds_step_to_next_freq_sampled                                                                ; -1.747  ; -15.015       ;
+----------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -0.280 ; -0.280        ;
; clk_system                                                                                   ; 0.436  ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.466  ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.495  ; 0.000         ;
; clk_dds                                                                                      ; 0.781  ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.387  ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; dds_step_to_next_freq_sampled ; -3.169 ; -38.028       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                 ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; dds_step_to_next_freq_sampled ; 2.257 ; 0.000         ;
+-------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -3.201 ; -614.592      ;
; clk_system                                                                                   ; -1.487 ; -105.577      ;
; dds_step_to_next_freq_sampled                                                                ; -1.487 ; -17.844       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.595 ; -8.930        ;
; clk_dds                                                                                      ; 3.480  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.658 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -12.503 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.979      ; 14.962     ;
; -12.415 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.436      ; 14.331     ;
; -12.083 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.967      ; 14.724     ;
; -11.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 3.181      ; 14.646     ;
; -11.635 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.683      ; 13.992     ;
; -11.395 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.849      ; 13.918     ;
; -11.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.463      ; 13.298     ;
; -11.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.771      ; 13.737     ;
; -8.277  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.383      ; 10.140     ;
; -7.851  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.384      ; 9.909      ;
; -4.734  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 5.661      ; 10.340     ;
; -4.667  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 5.660      ; 10.078     ;
; -4.336  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 5.661      ; 10.442     ;
; -4.263  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 5.660      ; 10.174     ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -8.835 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.473      ;
; -8.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 9.748      ;
; -8.695 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 9.748      ;
; -8.688 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 13.493     ;
; -8.626 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.324      ; 9.662      ;
; -8.584 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.223      ;
; -8.584 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.223      ;
; -8.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.194      ;
; -8.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.194      ;
; -8.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.194      ;
; -8.555 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 9.194      ;
; -8.548 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.731     ; 13.768     ;
; -8.548 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.731     ; 13.768     ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.506 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.360      ; 9.578      ;
; -8.479 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[4]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.748     ; 13.682     ;
; -8.464 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.102      ;
; -8.464 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.102      ;
; -8.464 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.102      ;
; -8.464 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.102      ;
; -8.464 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.074     ; 9.102      ;
; -8.446 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; freq_step_size_var[24]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.145     ; 13.252     ;
; -8.446 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; freq_step_size_var[26]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.145     ; 13.252     ;
; -8.446 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; freq_step_size_var[28]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.145     ; 13.252     ;
; -8.446 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; freq_step_size_var[30]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.145     ; 13.252     ;
; -8.439 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.074     ; 9.577      ;
; -8.437 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.145     ; 13.243     ;
; -8.437 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.145     ; 13.243     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[12] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[13] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[11] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[10] ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[5]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[0]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[1]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[3]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[2]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[7]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[6]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[9]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.359 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; \process_5:main_amplitude_var[8]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.712     ; 13.598     ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; freq_step_size_var[18]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 13.160     ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; freq_step_size_var[16]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 13.160     ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; freq_step_size_var[20]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 13.160     ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; freq_step_size_var[22]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 13.160     ;
; -8.355 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; freq_step_size_var[23]            ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.146     ; 13.160     ;
; -8.321 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.159     ; 13.113     ;
; -8.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.341      ; 9.852      ;
; -8.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.341      ; 9.852      ;
; -8.275 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.159     ; 13.067     ;
; -8.248 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.157     ; 13.042     ;
; -8.230 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.324      ; 9.766      ;
; -8.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.861      ;
; -8.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.861      ;
; -8.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.861      ;
; -8.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.861      ;
; -8.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.861      ;
; -8.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.861      ;
; -8.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.861      ;
; -8.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.861      ;
; -8.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.861      ;
; -8.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 8.861      ;
; -8.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 9.327      ;
; -8.188 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 9.327      ;
; -8.181 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.744     ; 13.388     ;
; -8.181 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.744     ; 13.388     ;
; -8.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.422      ; 9.308      ;
; -8.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.422      ; 9.308      ;
; -8.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.422      ; 9.308      ;
; -8.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.422      ; 9.308      ;
; -8.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.422      ; 9.308      ;
; -8.159 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 9.298      ;
; -8.159 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 9.298      ;
; -8.159 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 9.298      ;
; -8.159 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 9.298      ;
; -8.150 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.065     ; 8.797      ;
; -8.150 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.065     ; 8.797      ;
; -8.147 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.153     ; 12.945     ;
; -8.135 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.744     ; 13.342     ;
; -8.135 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.744     ; 13.342     ;
; -8.135 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.402      ; 9.249      ;
; -8.135 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.402      ; 9.249      ;
; -8.134 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.423      ; 9.269      ;
; -8.133 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 8.753      ;
; -8.133 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 8.753      ;
; -8.133 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 8.753      ;
; -8.133 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 8.753      ;
; -8.127 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -3.142     ; 12.936     ;
; -8.117 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.363      ; 9.192      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_dds'                                                                                                                                                                                            ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.467 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.532     ; 3.973      ;
; -3.462 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.052      ; 4.552      ;
; -3.391 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.045      ; 4.474      ;
; -3.368 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.052      ; 4.458      ;
; -3.360 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.043      ; 4.441      ;
; -3.359 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.056      ; 4.453      ;
; -3.354 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.045      ; 4.437      ;
; -3.332 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.183      ; 4.553      ;
; -3.331 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.532     ; 3.837      ;
; -3.284 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.054      ; 4.376      ;
; -3.272 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.048      ; 4.358      ;
; -3.253 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.041      ; 4.332      ;
; -3.228 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.050      ; 4.316      ;
; -3.161 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.031      ; 4.230      ;
; -3.159 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.056      ; 4.253      ;
; -3.106 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.052      ; 4.196      ;
; -3.092 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.050      ; 4.180      ;
; -3.075 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.037      ; 4.150      ;
; -3.071 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.050      ; 4.159      ;
; -3.063 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.051      ; 4.152      ;
; -3.059 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.049      ; 4.146      ;
; -3.053 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.041      ; 4.132      ;
; -3.052 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.044      ; 4.134      ;
; -3.043 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.213     ; 3.868      ;
; -3.038 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.042      ; 4.118      ;
; -3.035 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.045      ; 4.118      ;
; -3.029 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.037      ; 4.104      ;
; -3.026 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.043      ; 4.107      ;
; -3.012 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.052      ; 4.102      ;
; -3.008 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.047      ; 4.093      ;
; -3.004 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.043      ; 4.085      ;
; -2.998 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.045      ; 4.081      ;
; -2.976 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.183      ; 4.197      ;
; -2.949 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.051      ; 4.038      ;
; -2.947 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.038      ; 4.023      ;
; -2.939 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.052      ; 4.029      ;
; -2.936 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.055      ; 4.029      ;
; -2.928 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.054      ; 4.020      ;
; -2.927 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.051      ; 4.016      ;
; -2.924 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.039      ; 4.001      ;
; -2.916 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.048      ; 4.002      ;
; -2.907 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.044      ; 3.989      ;
; -2.877 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.037      ; 3.952      ;
; -2.876 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.050      ; 3.964      ;
; -2.873 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.053     ; 3.858      ;
; -2.871 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.052      ; 3.961      ;
; -2.867 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.137     ; 3.768      ;
; -2.862 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.049      ; 3.949      ;
; -2.853 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.055      ; 3.946      ;
; -2.845 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.044      ; 3.927      ;
; -2.844 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.037      ; 3.919      ;
; -2.843 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.213     ; 3.668      ;
; -2.841 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.036      ; 3.915      ;
; -2.839 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.137     ; 3.740      ;
; -2.834 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.040      ; 3.912      ;
; -2.833 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.043      ; 3.914      ;
; -2.810 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.047      ; 3.895      ;
; -2.809 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.045      ; 3.892      ;
; -2.805 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.031      ; 3.874      ;
; -2.792 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.041      ; 3.871      ;
; -2.791 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.043      ; 3.872      ;
; -2.776 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.051      ; 3.865      ;
; -2.765 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.051      ; 3.854      ;
; -2.761 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.031      ; 3.830      ;
; -2.758 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.157      ; 3.953      ;
; -2.747 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.049      ; 3.834      ;
; -2.747 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.038      ; 3.823      ;
; -2.736 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.041      ; 3.815      ;
; -2.735 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.056      ; 3.829      ;
; -2.733 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.049      ; 3.820      ;
; -2.732 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.052      ; 3.822      ;
; -2.731 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.137     ; 3.632      ;
; -2.729 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.042      ; 3.809      ;
; -2.729 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.043      ; 3.810      ;
; -2.728 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.051      ; 3.817      ;
; -2.726 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.266     ; 3.451      ;
; -2.724 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.050      ; 3.812      ;
; -2.724 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.039      ; 3.801      ;
; -2.721 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.042      ; 3.801      ;
; -2.708 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.037      ; 3.783      ;
; -2.705 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.036      ; 3.779      ;
; -2.703 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.039      ; 3.780      ;
; -2.698 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.040      ; 3.776      ;
; -2.696 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.043      ; 3.777      ;
; -2.696 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.044      ; 3.778      ;
; -2.693 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.050      ; 3.781      ;
; -2.688 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.048      ; 3.774      ;
; -2.684 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.052      ; 3.774      ;
; -2.682 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.042      ; 3.762      ;
; -2.674 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.042      ; 3.754      ;
; -2.674 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.055      ; 3.767      ;
; -2.674 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.041      ; 3.753      ;
; -2.673 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.052      ; 3.763      ;
; -2.673 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.037      ; 3.748      ;
; -2.671 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.041      ; 3.750      ;
; -2.661 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.041      ; 3.740      ;
; -2.661 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.044      ; 3.743      ;
; -2.658 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.037      ; 3.733      ;
; -2.656 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.041      ; 3.735      ;
; -2.652 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.051      ; 3.741      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_system'                                                                                                      ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                 ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.410 ; ram_process_count[0] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 4.325      ;
; -3.396 ; ram_process_count[1] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 4.311      ;
; -3.364 ; ram_process_count[2] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 4.279      ;
; -2.647 ; write_ram_address[0] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.572      ;
; -2.591 ; write_ram_address[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.516      ;
; -2.569 ; dds_step_count[2]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.101      ; 3.671      ;
; -2.537 ; write_ram_address[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.462      ;
; -2.507 ; write_ram_address[0] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.432      ;
; -2.498 ; write_ram_address[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.423      ;
; -2.492 ; write_ram_address[0] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.417      ;
; -2.474 ; write_ram_address[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.399      ;
; -2.473 ; ram_process_count[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.378      ;
; -2.473 ; ram_process_count[1] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.378      ;
; -2.473 ; ram_process_count[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.378      ;
; -2.473 ; ram_process_count[1] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.378      ;
; -2.473 ; ram_process_count[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.378      ;
; -2.473 ; ram_process_count[1] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.378      ;
; -2.473 ; ram_process_count[1] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.378      ;
; -2.473 ; ram_process_count[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.378      ;
; -2.469 ; ram_process_count[0] ; dds_ram_wraddress[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.371      ;
; -2.468 ; dds_step_count[1]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.101      ; 3.570      ;
; -2.460 ; ram_process_count[0] ; dds_ram_wraddress[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.100     ; 3.361      ;
; -2.455 ; ram_process_count[0] ; dds_ram_data_in[9]      ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.369      ;
; -2.455 ; ram_process_count[0] ; dds_ram_data_in[13]     ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.369      ;
; -2.455 ; ram_process_count[0] ; dds_ram_data_in[8]      ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.369      ;
; -2.455 ; ram_process_count[0] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.369      ;
; -2.455 ; ram_process_count[0] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.369      ;
; -2.445 ; write_ram_address[3] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.370      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[5]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.417 ; ram_process_count[0] ; write_ram_address[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.319      ;
; -2.402 ; ram_process_count[2] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.307      ;
; -2.402 ; ram_process_count[2] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.307      ;
; -2.402 ; ram_process_count[2] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.307      ;
; -2.402 ; ram_process_count[2] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.307      ;
; -2.402 ; ram_process_count[2] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.307      ;
; -2.402 ; ram_process_count[2] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.307      ;
; -2.402 ; ram_process_count[2] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.307      ;
; -2.402 ; ram_process_count[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.307      ;
; -2.397 ; write_ram_address[1] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.322      ;
; -2.392 ; ram_process_count[0] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.297      ;
; -2.392 ; ram_process_count[0] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.297      ;
; -2.392 ; ram_process_count[0] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.297      ;
; -2.392 ; ram_process_count[0] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.297      ;
; -2.392 ; ram_process_count[0] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.297      ;
; -2.392 ; ram_process_count[0] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.297      ;
; -2.392 ; ram_process_count[0] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.297      ;
; -2.392 ; ram_process_count[0] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.096     ; 3.297      ;
; -2.391 ; write_ram_address[3] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.316      ;
; -2.375 ; write_ram_address[0] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.300      ;
; -2.358 ; write_ram_address[2] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.283      ;
; -2.356 ; write_ram_address[2] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.281      ;
; -2.353 ; write_ram_address[4] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.278      ;
; -2.343 ; write_ram_address[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.268      ;
; -2.328 ; write_ram_address[3] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.253      ;
; -2.312 ; write_ram_address[1] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.237      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[5]    ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_wraddress[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_data_in[11]     ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_data_in[12]     ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_data_in[10]     ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_data_in[4]      ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.299 ; ram_process_count[0] ; dds_ram_data_in[6]      ; clk_system                    ; clk_system  ; 1.000        ; -0.086     ; 3.214      ;
; -2.297 ; write_ram_address[5] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.222      ;
; -2.268 ; dds_step_count[0]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.101      ; 3.370      ;
; -2.267 ; write_ram_address[0] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.192      ;
; -2.260 ; write_ram_address[0] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.185      ;
; -2.251 ; write_ram_address[3] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.176      ;
; -2.244 ; write_ram_address[0] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.169      ;
; -2.243 ; write_ram_address[5] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.168      ;
; -2.240 ; ram_process_count[1] ; dds_ram_wraddress[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.099     ; 3.142      ;
; -2.239 ; write_ram_address[2] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.164      ;
; -2.226 ; ram_process_count[1] ; dds_ram_wraddress[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.100     ; 3.127      ;
; -2.213 ; write_ram_address[4] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.138      ;
; -2.213 ; write_ram_address[0] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.138      ;
; -2.210 ; write_ram_address[6] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.135      ;
; -2.210 ; write_ram_address[4] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.135      ;
; -2.209 ; ram_process_count[1] ; dds_ram_data_in[9]      ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.123      ;
; -2.209 ; ram_process_count[1] ; dds_ram_data_in[13]     ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.123      ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -2.849 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.135      ; 4.532      ;
; -2.849 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.129      ; 4.526      ;
; -2.849 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.129      ; 4.526      ;
; -2.843 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.132      ; 4.523      ;
; -2.843 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.126      ; 4.517      ;
; -2.843 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.126      ; 4.517      ;
; -2.729 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.144      ; 4.421      ;
; -2.729 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.415      ;
; -2.729 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.415      ;
; -2.648 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.125      ; 4.321      ;
; -2.648 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.119      ; 4.315      ;
; -2.648 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.119      ; 4.315      ;
; -2.606 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.135      ; 4.289      ;
; -2.606 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.129      ; 4.283      ;
; -2.606 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.129      ; 4.283      ;
; -2.601 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.144      ; 4.293      ;
; -2.601 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.287      ;
; -2.601 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.287      ;
; -2.600 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.132      ; 4.280      ;
; -2.600 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.126      ; 4.274      ;
; -2.600 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.126      ; 4.274      ;
; -2.570 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.146      ; 4.264      ;
; -2.570 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.146      ; 4.264      ;
; -2.569 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.152      ; 4.269      ;
; -2.563 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.144      ; 4.255      ;
; -2.563 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.249      ;
; -2.563 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.249      ;
; -2.560 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.140      ; 4.248      ;
; -2.560 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.134      ; 4.242      ;
; -2.560 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.134      ; 4.242      ;
; -2.541 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.154      ; 4.243      ;
; -2.541 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.148      ; 4.237      ;
; -2.541 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.148      ; 4.237      ;
; -2.539 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.125      ; 4.212      ;
; -2.539 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.119      ; 4.206      ;
; -2.539 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.119      ; 4.206      ;
; -2.537 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.156      ; 4.241      ;
; -2.537 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.150      ; 4.235      ;
; -2.537 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.150      ; 4.235      ;
; -2.529 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.144      ; 4.221      ;
; -2.529 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.215      ;
; -2.529 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.215      ;
; -2.510 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.196      ;
; -2.510 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.132      ; 4.190      ;
; -2.510 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.132      ; 4.190      ;
; -2.502 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.143      ; 4.193      ;
; -2.502 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.137      ; 4.187      ;
; -2.502 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.137      ; 4.187      ;
; -2.498 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.142      ; 4.188      ;
; -2.498 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.136      ; 4.182      ;
; -2.498 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.136      ; 4.182      ;
; -2.494 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.144      ; 4.186      ;
; -2.494 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.180      ;
; -2.494 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.180      ;
; -2.484 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.131      ; 4.163      ;
; -2.484 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.125      ; 4.157      ;
; -2.484 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.125      ; 4.157      ;
; -2.476 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.144      ; 4.168      ;
; -2.476 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.162      ;
; -2.476 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.162      ;
; -2.475 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.125      ; 4.148      ;
; -2.475 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.119      ; 4.142      ;
; -2.475 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.119      ; 4.142      ;
; -2.470 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.135      ; 4.153      ;
; -2.470 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.129      ; 4.147      ;
; -2.470 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.129      ; 4.147      ;
; -2.465 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.135      ; 4.148      ;
; -2.465 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.129      ; 4.142      ;
; -2.465 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.129      ; 4.142      ;
; -2.459 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.132      ; 4.139      ;
; -2.459 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.126      ; 4.133      ;
; -2.459 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.126      ; 4.133      ;
; -2.454 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.144      ; 4.146      ;
; -2.454 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.140      ;
; -2.454 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.140      ;
; -2.452 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.139      ; 4.139      ;
; -2.452 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.133      ; 4.133      ;
; -2.452 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.133      ; 4.133      ;
; -2.449 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.135      ;
; -2.449 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.132      ; 4.129      ;
; -2.449 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.132      ; 4.129      ;
; -2.443 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.146      ; 4.137      ;
; -2.443 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.146      ; 4.137      ;
; -2.442 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.152      ; 4.142      ;
; -2.440 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.134      ; 4.122      ;
; -2.440 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.128      ; 4.116      ;
; -2.440 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.128      ; 4.116      ;
; -2.433 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.143      ; 4.124      ;
; -2.433 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.137      ; 4.118      ;
; -2.433 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.137      ; 4.118      ;
; -2.431 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.142      ; 4.121      ;
; -2.431 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.136      ; 4.115      ;
; -2.431 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.136      ; 4.115      ;
; -2.430 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.134      ; 4.112      ;
; -2.430 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.128      ; 4.106      ;
; -2.430 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.128      ; 4.106      ;
; -2.424 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.144      ; 4.116      ;
; -2.424 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.110      ;
; -2.424 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.138      ; 4.110      ;
; -2.417 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.134      ; 4.099      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                              ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.747 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.668      ;
; -1.728 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.649      ;
; -1.630 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.551      ;
; -1.601 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.522      ;
; -1.582 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.503      ;
; -1.531 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.452      ;
; -1.515 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.436      ;
; -1.510 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.431      ;
; -1.484 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.405      ;
; -1.455 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.376      ;
; -1.454 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.375      ;
; -1.436 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.357      ;
; -1.420 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.341      ;
; -1.392 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.313      ;
; -1.385 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.306      ;
; -1.369 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.290      ;
; -1.364 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.285      ;
; -1.338 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.259      ;
; -1.337 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.258      ;
; -1.334 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.255      ;
; -1.309 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.230      ;
; -1.308 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.229      ;
; -1.290 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.211      ;
; -1.274 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.195      ;
; -1.249 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.170      ;
; -1.246 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.167      ;
; -1.239 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.160      ;
; -1.223 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.144      ;
; -1.222 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.143      ;
; -1.219 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.140      ;
; -1.218 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.139      ;
; -1.192 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.113      ;
; -1.191 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.112      ;
; -1.188 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.109      ;
; -1.163 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.084      ;
; -1.162 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.083      ;
; -1.161 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.082      ;
; -1.144 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.065      ;
; -1.128 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.049      ;
; -1.121 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.042      ;
; -1.104 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.025      ;
; -1.103 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.024      ;
; -1.100 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.021      ;
; -1.096 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.017      ;
; -1.093 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 2.014      ;
; -1.077 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.998      ;
; -1.076 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.997      ;
; -1.073 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.994      ;
; -1.072 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.993      ;
; -1.046 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.967      ;
; -1.045 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.966      ;
; -1.043 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.964      ;
; -1.042 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.963      ;
; -1.016 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.937      ;
; -1.015 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.936      ;
; -0.982 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.903      ;
; -0.975 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.896      ;
; -0.958 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.879      ;
; -0.957 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.878      ;
; -0.954 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.875      ;
; -0.950 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.871      ;
; -0.947 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.868      ;
; -0.934 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.855      ;
; -0.931 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.852      ;
; -0.930 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.851      ;
; -0.560 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.481      ;
; -0.398 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.319      ;
; -0.397 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.318      ;
; -0.390 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.311      ;
; -0.374 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.295      ;
; -0.373 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.373 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.294      ;
; -0.365 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.286      ;
; -0.362 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.283      ;
; -0.347 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.268      ;
; -0.347 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.268      ;
; -0.173 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 1.094      ;
; 0.063  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 0.858      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.280 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 0.764      ;
; 0.202  ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.471      ; 0.746      ;
; 0.341  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[41]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.389      ;
; 0.347  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[35]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.395      ;
; 0.434  ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.445  ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.758      ;
; 0.446  ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.758      ;
; 0.454  ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466  ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.496  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[40]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.544      ;
; 0.512  ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.512  ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.521  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[36]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.569      ;
; 0.524  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.816      ;
; 0.595  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[37]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.643      ;
; 0.628  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[27]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.676      ;
; 0.644  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[33]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.692      ;
; 0.648  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[34]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.696      ;
; 0.652  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[32]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.700      ;
; 0.675  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[11]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.699      ;
; 0.687  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[15]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.738      ;
; 0.693  ; \process_6:main_amplitude_var[10]                                                            ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.984      ;
; 0.695  ; main_frequency_var[7]                                                                        ; main_frequency[7]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.498      ;
; 0.695  ; \process_6:main_amplitude_var[6]                                                             ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.986      ;
; 0.695  ; \process_6:main_amplitude_var[0]                                                             ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.986      ;
; 0.702  ; \process_6:main_amplitude_var[12]                                                            ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.703  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[9]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.727      ;
; 0.706  ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.998      ;
; 0.708  ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.709  ; \process_6:main_amplitude_var[5]                                                             ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.000      ;
; 0.714  ; adder_input[8]                                                                               ; comparer_dataa2[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.493      ;
; 0.714  ; adder_input[44]                                                                              ; comparer_dataa2[44]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.493      ;
; 0.716  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[13]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.767      ;
; 0.716  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.008      ;
; 0.722  ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.014      ;
; 0.725  ; old_freq[23]                                                                                 ; adder_input[23]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.726  ; old_freq[28]                                                                                 ; adder_input[28]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726  ; old_freq[41]                                                                                 ; adder_input[41]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726  ; adder_input[30]                                                                              ; comparer_dataa2[30]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 1.506      ;
; 0.727  ; adder_input[23]                                                                              ; comparer_dataa2[23]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 1.507      ;
; 0.730  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[16]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.778      ;
; 0.732  ; main_count[1]                                                                                ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.024      ;
; 0.734  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[32]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.782      ;
; 0.736  ; adder_input[11]                                                                              ; comparer_dataa2[11]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.515      ;
; 0.738  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[42]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.786      ;
; 0.742  ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.054      ;
; 0.743  ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.055      ;
; 0.745  ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.746  ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.058      ;
; 0.747  ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.059      ;
; 0.747  ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.059      ;
; 0.750  ; adder_input[46]                                                                              ; comparer_dataa2[46]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.529      ;
; 0.755  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[35]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.787      ;
; 0.756  ; adder_input[9]                                                                               ; comparer_dataa2[9]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.535      ;
; 0.756  ; adder_input[10]                                                                              ; comparer_dataa2[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.535      ;
; 0.758  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[41]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.797      ;
; 0.759  ; sub_count[1]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 1.540      ;
; 0.762  ; main_count[5]                                                                                ; main_count[5]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.072      ;
; 0.762  ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762  ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.764  ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764  ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765  ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[57]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.804      ;
; 0.765  ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766  ; adder_input[43]                                                                              ; comparer_dataa2[43]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.545      ;
; 0.766  ; adder_input[45]                                                                              ; comparer_dataa2[45]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.545      ;
; 0.766  ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767  ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.079      ;
; 0.767  ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[5]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.799      ;
; 0.768  ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768  ; sub_count[1]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 1.549      ;
; 0.769  ; adder_input[47]                                                                              ; comparer_dataa2[47]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.548      ;
; 0.780  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[10]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.804      ;
; 0.782  ; old_amp[11]                                                                                  ; amp_adder_input[11]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.082      ;
; 0.784  ; adder_input[29]                                                                              ; comparer_dataa2[29]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 1.564      ;
; 0.785  ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.085      ;
; 0.787  ; old_amp[10]                                                                                  ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.087      ;
; 0.793  ; \process_6:main_count[1]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.085      ;
; 0.797  ; adder_input[7]                                                                               ; comparer_dataa2[7]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.576      ;
; 0.797  ; adder_input[40]                                                                              ; comparer_dataa2[40]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 1.576      ;
; 0.798  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[39]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.846      ;
; 0.801  ; old_amp[1]                                                                                   ; amp_adder_input[1]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.101      ;
; 0.802  ; \process_7:count[0]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.094      ;
; 0.811  ; main_frequency_var[11]                                                                       ; main_frequency[11]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.614      ;
; 0.822  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.947      ; 2.342      ;
; 0.827  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[3]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.861      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_system'                                                                                        ;
+-------+-----------------------+------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------+-----------------+-------------+--------------+------------+------------+
; 0.436 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.098      ; 0.746      ;
; 0.449 ; count_serial[0]       ; count_serial[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.097      ; 0.758      ;
; 0.455 ; LED_LE~reg0           ; LED_LE~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[3]       ; count_serial[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[4]       ; count_serial[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[1]       ; count_serial[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; count_serial[2]       ; count_serial[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_dds_rd_en        ; fifo_dds_rd_en         ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ram_process_count[3]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ram_process_count[2]  ; ram_process_count[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk        ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; dds_ram_wren          ; dds_ram_wren           ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; ram_process_count[0]  ; ram_process_count[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.758      ;
; 0.566 ; ram_process_count[2]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.857      ;
; 0.586 ; ram_process_count[2]  ; ram_process_count[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 0.877      ;
; 0.762 ; write_ram_address[8]  ; dds_ram_wraddress[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.078      ; 1.052      ;
; 0.763 ; write_ram_address[5]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; write_ram_address[1]  ; write_ram_address[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; write_ram_address[13] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; write_ram_address[11] ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; write_ram_address[10] ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; write_ram_address[9]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; write_ram_address[7]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; write_ram_address[4]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; write_ram_address[2]  ; write_ram_address[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; write_ram_address[12] ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; write_ram_address[14] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; write_ram_address[8]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; write_ram_address[6]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.058      ;
; 0.788 ; dds_ram_wrclock       ; dds_ram_wrclock        ; dds_ram_wrclock ; clk_system  ; 0.000        ; 2.699      ; 3.980      ;
; 0.788 ; write_ram_address[0]  ; write_ram_address[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.079      ;
; 0.817 ; count_serial[1]       ; count_serial[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.108      ;
; 0.835 ; ram_process_count[0]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.126      ;
; 0.839 ; ram_process_count[0]  ; ram_process_count[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.130      ;
; 0.842 ; ram_process_count[1]  ; ram_process_count[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.133      ;
; 0.844 ; ram_process_count[1]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.135      ;
; 0.864 ; ram_process_count[0]  ; ram_process_count[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.155      ;
; 0.914 ; count_serial[1]       ; LED_LE~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.205      ;
; 0.930 ; count_serial[4]       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.565      ; 1.707      ;
; 0.969 ; ram_process_count[2]  ; fifo_dds_rd_en         ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.260      ;
; 0.985 ; dds_ram_wrclock       ; dds_ram_wrclock        ; dds_ram_wrclock ; clk_system  ; -0.500       ; 2.699      ; 3.677      ;
; 0.986 ; ram_process_count[2]  ; ram_process_count[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.277      ;
; 1.004 ; write_ram_address[14] ; dds_ram_wraddress[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.082      ; 1.298      ;
; 1.010 ; count_serial[0]       ; count_serial[2]        ; clk_system      ; clk_system  ; 0.000        ; -0.387     ; 0.835      ;
; 1.038 ; ram_process_count[3]  ; ram_process_count[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.329      ;
; 1.056 ; count_serial[4]       ; LED_LE~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.347      ;
; 1.072 ; ram_process_count[3]  ; fifo_dds_rd_en         ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.363      ;
; 1.078 ; count_serial[4]       ; LED_CLK~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.369      ;
; 1.079 ; write_ram_address[13] ; dds_ram_wraddress[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.082      ; 1.373      ;
; 1.118 ; write_ram_address[3]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; write_ram_address[1]  ; write_ram_address[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; write_ram_address[5]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; write_ram_address[9]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; write_ram_address[11] ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; write_ram_address[13] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; write_ram_address[7]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.410      ;
; 1.126 ; write_ram_address[4]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; write_ram_address[0]  ; write_ram_address[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; write_ram_address[10] ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; write_ram_address[12] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; write_ram_address[8]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; write_ram_address[6]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; count_serial[1]       ; count_serial[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.422      ;
; 1.135 ; write_ram_address[2]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; write_ram_address[0]  ; write_ram_address[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; write_ram_address[4]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; write_ram_address[10] ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; write_ram_address[12] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; count_serial[3]       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.563      ; 1.912      ;
; 1.137 ; write_ram_address[8]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.428      ;
; 1.137 ; write_ram_address[6]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.428      ;
; 1.161 ; write_ram_address[4]  ; dds_ram_wraddress[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.452      ;
; 1.195 ; count_serial[4]       ; count_serial[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.486      ;
; 1.220 ; count_serial[2]       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.565      ; 1.997      ;
; 1.249 ; write_ram_address[3]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.540      ;
; 1.249 ; write_ram_address[5]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; write_ram_address[9]  ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; write_ram_address[11] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; write_ram_address[7]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.541      ;
; 1.258 ; write_ram_address[1]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; write_ram_address[3]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.549      ;
; 1.258 ; write_ram_address[5]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; write_ram_address[9]  ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; write_ram_address[11] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; write_ram_address[7]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.550      ;
; 1.266 ; write_ram_address[2]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; write_ram_address[4]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; write_ram_address[10] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.557      ;
; 1.268 ; write_ram_address[8]  ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.559      ;
; 1.268 ; write_ram_address[6]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.559      ;
; 1.272 ; count_serial[2]       ; count_serial[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.563      ;
; 1.275 ; count_serial[2]       ; LED_CLK~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; write_ram_address[0]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; write_ram_address[2]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; write_ram_address[4]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; write_ram_address[10] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.566      ;
; 1.277 ; write_ram_address[8]  ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.568      ;
; 1.277 ; write_ram_address[6]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.079      ; 1.568      ;
; 1.286 ; count_serial[0]       ; count_serial[1]        ; clk_system      ; clk_system  ; 0.000        ; -0.387     ; 1.111      ;
; 1.296 ; ram_process_count[3]  ; number_lines_in_ram[7] ; clk_system      ; clk_system  ; 0.000        ; 0.584      ; 2.092      ;
+-------+-----------------------+------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                              ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.466 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 0.758      ;
; 0.716 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.008      ;
; 0.763 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.059      ;
; 0.783 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.075      ;
; 0.788 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.080      ;
; 0.788 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.081      ;
; 0.791 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.083      ;
; 0.799 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.091      ;
; 1.007 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.299      ;
; 1.118 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.410      ;
; 1.126 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.418      ;
; 1.128 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.420      ;
; 1.135 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.427      ;
; 1.137 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.429      ;
; 1.142 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.435      ;
; 1.149 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.441      ;
; 1.152 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.444      ;
; 1.153 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.445      ;
; 1.158 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.450      ;
; 1.161 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.453      ;
; 1.249 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.541      ;
; 1.258 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.550      ;
; 1.266 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.558      ;
; 1.273 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.565      ;
; 1.274 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.567      ;
; 1.282 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.574      ;
; 1.283 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.575      ;
; 1.289 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.581      ;
; 1.292 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.584      ;
; 1.298 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.590      ;
; 1.301 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.593      ;
; 1.340 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.632      ;
; 1.359 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.651      ;
; 1.389 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.389 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.681      ;
; 1.398 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.398 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.690      ;
; 1.406 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.698      ;
; 1.413 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.705      ;
; 1.415 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.707      ;
; 1.422 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.714      ;
; 1.429 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.721      ;
; 1.438 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.730      ;
; 1.480 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.772      ;
; 1.499 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.791      ;
; 1.529 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.821      ;
; 1.538 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.830      ;
; 1.546 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.838      ;
; 1.553 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.845      ;
; 1.555 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.847      ;
; 1.562 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.854      ;
; 1.569 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.861      ;
; 1.578 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.870      ;
; 1.620 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.912      ;
; 1.639 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.931      ;
; 1.669 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.961      ;
; 1.678 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.970      ;
; 1.686 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.978      ;
; 1.695 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 1.987      ;
; 1.760 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.052      ;
; 1.779 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.071      ;
; 1.900 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.192      ;
; 1.919 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 2.211      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.495 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.446      ; 1.715      ;
; 0.500 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.722      ;
; 0.500 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.452      ; 1.726      ;
; 0.504 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.445      ; 1.723      ;
; 0.508 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.446      ; 1.728      ;
; 0.513 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.443      ; 1.730      ;
; 0.523 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.745      ;
; 0.528 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.449      ; 1.751      ;
; 0.532 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.442      ; 1.748      ;
; 0.535 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.452      ; 1.761      ;
; 0.535 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.757      ;
; 0.537 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.450      ; 1.761      ;
; 0.539 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.443      ; 1.756      ;
; 0.542 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.441      ; 1.757      ;
; 0.543 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.444      ; 1.761      ;
; 0.544 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.444      ; 1.762      ;
; 0.548 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.445      ; 1.767      ;
; 0.549 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.445      ; 1.768      ;
; 0.552 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.440      ; 1.766      ;
; 0.553 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.442      ; 1.769      ;
; 0.557 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.451      ; 1.782      ;
; 0.558 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.446      ; 1.778      ;
; 0.560 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.446      ; 1.780      ;
; 0.561 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.444      ; 1.779      ;
; 0.568 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.790      ;
; 0.568 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.790      ;
; 0.569 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.445      ; 1.788      ;
; 0.578 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.445      ; 1.797      ;
; 0.580 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.445      ; 1.799      ;
; 0.582 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.444      ; 1.800      ;
; 0.582 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.443      ; 1.799      ;
; 0.583 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.805      ;
; 0.584 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.444      ; 1.802      ;
; 0.585 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.807      ;
; 0.586 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.808      ;
; 0.587 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.443      ; 1.804      ;
; 0.588 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.810      ;
; 0.589 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.811      ;
; 0.592 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.814      ;
; 0.595 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.441      ; 1.810      ;
; 0.600 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.822      ;
; 0.601 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.823      ;
; 0.603 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.825      ;
; 0.604 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.446      ; 1.824      ;
; 0.604 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.442      ; 1.820      ;
; 0.605 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.442      ; 1.821      ;
; 0.606 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.828      ;
; 0.607 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.829      ;
; 0.611 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.833      ;
; 0.622 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.844      ;
; 0.622 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.446      ; 1.842      ;
; 0.624 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.846      ;
; 0.625 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.847      ;
; 0.628 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.850      ;
; 0.629 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.851      ;
; 0.635 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.451      ; 1.860      ;
; 0.639 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.444      ; 1.857      ;
; 0.643 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.865      ;
; 0.654 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.446      ; 1.874      ;
; 0.654 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.443      ; 1.871      ;
; 0.658 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.447      ; 1.879      ;
; 0.659 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.445      ; 1.878      ;
; 0.663 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.885      ;
; 0.669 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.453      ; 1.896      ;
; 0.684 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.463      ; 1.921      ;
; 0.685 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.433      ; 1.892      ;
; 0.686 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.908      ;
; 0.701 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.445      ; 1.920      ;
; 0.702 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.924      ;
; 0.703 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.447      ; 1.924      ;
; 0.710 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.437      ; 1.921      ;
; 0.710 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.458      ; 1.942      ;
; 0.710 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.455      ; 1.939      ;
; 0.722 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.444      ; 1.940      ;
; 0.728 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.439      ; 1.941      ;
; 0.735 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.444      ; 1.953      ;
; 0.736 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.440      ; 1.950      ;
; 0.746 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.434      ; 1.954      ;
; 0.754 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.432      ; 1.960      ;
; 0.754 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.976      ;
; 0.756 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.445      ; 1.975      ;
; 0.762 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.439      ; 1.975      ;
; 0.762 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 1.984      ;
; 0.763 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.438      ; 1.975      ;
; 0.768 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.462      ; 2.004      ;
; 0.769 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.433      ; 1.976      ;
; 0.772 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.437      ; 1.983      ;
; 0.772 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.438      ; 1.984      ;
; 0.779 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.454      ; 2.007      ;
; 0.779 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.458      ; 2.011      ;
; 0.780 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.459      ; 2.013      ;
; 0.790 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.444      ; 2.008      ;
; 0.792 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.457      ; 2.023      ;
; 0.793 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.450      ; 2.017      ;
; 0.795 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.449      ; 2.018      ;
; 0.797 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.450      ; 2.021      ;
; 0.802 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 2.024      ;
; 0.803 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.448      ; 2.025      ;
; 0.810 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.443      ; 2.027      ;
; 0.811 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.443      ; 2.028      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_dds'                                                                                                                                                                                            ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.781 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.184      ; 1.249      ;
; 0.792 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.184      ; 1.260      ;
; 0.831 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.184      ; 1.299      ;
; 0.994 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.562      ;
; 1.008 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.576      ;
; 1.012 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.580      ;
; 1.014 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.574      ;
; 1.020 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.588      ;
; 1.034 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.430      ; 1.748      ;
; 1.038 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.598      ;
; 1.047 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.607      ;
; 1.058 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.618      ;
; 1.061 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.620      ;
; 1.063 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.483      ; 1.788      ;
; 1.064 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.632      ;
; 1.064 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.274      ; 1.622      ;
; 1.068 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.628      ;
; 1.074 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.642      ;
; 1.086 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.654      ;
; 1.087 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.646      ;
; 1.090 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.650      ;
; 1.091 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.659      ;
; 1.094 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.662      ;
; 1.100 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.659      ;
; 1.100 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.274      ; 1.658      ;
; 1.103 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.663      ;
; 1.116 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.676      ;
; 1.174 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.733      ;
; 1.194 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.754      ;
; 1.285 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.403      ; 1.972      ;
; 1.331 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.891      ;
; 1.332 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.274      ; 1.890      ;
; 1.338 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.906      ;
; 1.341 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.281      ; 1.906      ;
; 1.341 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.901      ;
; 1.341 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.184      ; 1.809      ;
; 1.344 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.274      ; 1.902      ;
; 1.346 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.906      ;
; 1.352 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.281      ; 1.917      ;
; 1.353 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 1.909      ;
; 1.359 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.918      ;
; 1.362 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.281      ; 1.927      ;
; 1.368 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.281      ; 1.933      ;
; 1.372 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.278      ; 1.934      ;
; 1.375 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.935      ;
; 1.377 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.278      ; 1.939      ;
; 1.391 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.959      ;
; 1.393 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 1.949      ;
; 1.400 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 1.956      ;
; 1.400 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 1.956      ;
; 1.400 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 1.956      ;
; 1.402 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.274      ; 1.960      ;
; 1.404 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.269      ; 1.957      ;
; 1.408 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.269      ; 1.961      ;
; 1.408 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.968      ;
; 1.412 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.971      ;
; 1.413 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.274      ; 1.971      ;
; 1.414 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.278      ; 1.976      ;
; 1.417 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 1.973      ;
; 1.419 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.978      ;
; 1.424 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.984      ;
; 1.425 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 1.993      ;
; 1.427 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 1.983      ;
; 1.431 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.269      ; 1.984      ;
; 1.432 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.281      ; 1.997      ;
; 1.433 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 1.992      ;
; 1.434 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.274      ; 1.992      ;
; 1.435 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 1.995      ;
; 1.436 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 1.992      ;
; 1.437 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.403      ; 2.124      ;
; 1.439 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.269      ; 1.992      ;
; 1.445 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.275      ; 2.004      ;
; 1.446 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.113     ; 1.617      ;
; 1.447 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 2.003      ;
; 1.447 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.113     ; 1.618      ;
; 1.451 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.403      ; 2.138      ;
; 1.456 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.100     ; 1.640      ;
; 1.457 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.282      ; 2.023      ;
; 1.458 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.184      ; 1.926      ;
; 1.461 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.184      ; 1.929      ;
; 1.465 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.286      ; 2.035      ;
; 1.465 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.268      ; 2.017      ;
; 1.469 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.113     ; 1.640      ;
; 1.472 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.184      ; 1.940      ;
; 1.473 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.274      ; 2.031      ;
; 1.474 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.274      ; 2.032      ;
; 1.479 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 2.039      ;
; 1.482 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 2.038      ;
; 1.486 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.100     ; 1.670      ;
; 1.492 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 2.060      ;
; 1.493 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.100     ; 1.677      ;
; 1.495 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.272      ; 2.051      ;
; 1.497 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.278      ; 2.059      ;
; 1.498 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.281      ; 2.063      ;
; 1.506 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.113     ; 1.677      ;
; 1.517 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.278      ; 2.079      ;
; 1.524 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.269      ; 2.077      ;
; 1.527 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.276      ; 2.087      ;
; 1.527 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.284      ; 2.095      ;
; 1.532 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.184      ; 2.000      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.387 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 6.848      ; 8.496      ;
; 1.731 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 6.848      ; 8.360      ;
; 1.961 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 6.846      ; 9.068      ;
; 2.328 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 6.846      ; 8.955      ;
; 5.509 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.697      ; 8.736      ;
; 5.585 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.695      ; 8.810      ;
; 8.739 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.755      ; 12.024     ;
; 8.819 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 4.051      ; 12.400     ;
; 8.850 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 4.127      ; 12.507     ;
; 9.049 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.967      ; 12.546     ;
; 9.222 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 4.444      ; 13.196     ;
; 9.390 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 4.240      ; 13.160     ;
; 9.679 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.729      ; 12.938     ;
; 9.685 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 4.250      ; 13.465     ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'dds_step_to_next_freq_sampled'                                                                                           ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -3.169 ; dds_step_count[11] ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.169 ; dds_step_count[11] ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.090      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -3.127 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 4.048      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.868 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.789      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.858 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.779      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.738      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.813 ; dds_step_count[10] ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.734      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.739 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.660      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.610 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.531      ;
; -2.549 ; dds_step_count[7]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.470      ;
; -2.549 ; dds_step_count[7]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.470      ;
; -2.549 ; dds_step_count[7]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.470      ;
; -2.549 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.080     ; 3.470      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'dds_step_to_next_freq_sampled'                                                                                                ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.257 ; number_lines_in_ram[9]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.845      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.349 ; number_lines_in_ram[11] ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.937      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.364 ; number_lines_in_ram[3]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.952      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.370 ; number_lines_in_ram[8]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.958      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.380 ; number_lines_in_ram[6]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 2.968      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.504 ; number_lines_in_ram[4]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.092      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.519 ; number_lines_in_ram[5]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; 0.356      ; 3.107      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[6]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[3]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[2]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[10] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[11] ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[8]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[1]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.544 ; number_lines_in_ram[7]  ; dds_step_count[9]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 0.000        ; -0.109     ; 2.667      ;
; 2.756 ; dds_step_count[9]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.048      ;
; 2.756 ; dds_step_count[9]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.048      ;
; 2.756 ; dds_step_count[9]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.048      ;
; 2.756 ; dds_step_count[9]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.080      ; 3.048      ;
+-------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                   ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
; 40.21 MHz  ; 40.21 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ;      ;
; 91.98 MHz  ; 91.98 MHz       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ;      ;
; 237.08 MHz ; 237.08 MHz      ; clk_system                                                                                   ;      ;
; 401.28 MHz ; 401.28 MHz      ; dds_step_to_next_freq_sampled                                                                ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                     ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                        ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------+---------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -12.082 ; -23.799       ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -8.037  ; -4581.434     ;
; clk_system                                                                                   ; -3.218  ; -134.399      ;
; clk_dds                                                                                      ; -3.159  ; -170.057      ;
; dds_ram_wrclock                                                                              ; -2.664  ; -409.556      ;
; dds_step_to_next_freq_sampled                                                                ; -1.492  ; -12.604       ;
+----------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -0.366 ; -0.366        ;
; clk_system                                                                                   ; 0.385  ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.418  ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.521  ; 0.000         ;
; clk_dds                                                                                      ; 0.716  ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.227  ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                  ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; dds_step_to_next_freq_sampled ; -2.877 ; -34.524       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                  ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; dds_step_to_next_freq_sampled ; 2.020 ; 0.000         ;
+-------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -3.201 ; -614.592      ;
; clk_system                                                                                   ; -1.487 ; -105.577      ;
; dds_step_to_next_freq_sampled                                                                ; -1.487 ; -17.844       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.821 ; -7.556        ;
; clk_dds                                                                                      ; 3.415  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.634 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -12.082 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.588      ; 14.230     ;
; -11.984 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.102      ; 13.646     ;
; -11.717 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.576      ; 14.024     ;
; -11.616 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.773      ; 13.949     ;
; -11.263 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.329      ; 13.323     ;
; -11.054 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.479      ; 13.264     ;
; -10.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.125      ; 12.664     ;
; -10.949 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.406      ; 13.086     ;
; -8.137  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.050      ; 9.747      ;
; -7.759  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.051      ; 9.541      ;
; -4.936  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 5.053      ; 9.970      ;
; -4.849  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 5.052      ; 9.711      ;
; -4.479  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 5.053      ; 10.013     ;
; -4.408  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 5.052      ; 9.770      ;
+---------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -8.037 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.764      ;
; -7.943 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.400      ; 9.035      ;
; -7.943 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.400      ; 9.035      ;
; -7.872 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.383      ; 8.947      ;
; -7.807 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 9.034      ;
; -7.784 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.512      ;
; -7.784 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.512      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.754 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 8.867      ;
; -7.713 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.400      ; 9.305      ;
; -7.713 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.400      ; 9.305      ;
; -7.685 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.413      ;
; -7.685 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.413      ;
; -7.685 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.413      ;
; -7.685 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.413      ;
; -7.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.383      ; 9.217      ;
; -7.586 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.313      ;
; -7.586 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.313      ;
; -7.586 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.313      ;
; -7.586 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.313      ;
; -7.586 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 8.313      ;
; -7.554 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 8.782      ;
; -7.554 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 8.782      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.524 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 9.137      ;
; -7.500 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_count[2]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.752     ; 12.700     ;
; -7.455 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 8.683      ;
; -7.455 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 8.683      ;
; -7.455 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 8.683      ;
; -7.455 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.036      ; 8.683      ;
; -7.417 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.145      ;
; -7.417 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.145      ;
; -7.417 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.145      ;
; -7.417 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.145      ;
; -7.417 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.145      ;
; -7.417 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.145      ;
; -7.417 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.145      ;
; -7.417 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.145      ;
; -7.417 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.145      ;
; -7.417 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 8.145      ;
; -7.406 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_count[5]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.387     ; 12.971     ;
; -7.406 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_count[0]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.387     ; 12.971     ;
; -7.360 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 8.522      ;
; -7.360 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 8.522      ;
; -7.360 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 8.522      ;
; -7.360 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 8.522      ;
; -7.360 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 8.522      ;
; -7.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 8.583      ;
; -7.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 8.583      ;
; -7.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 8.583      ;
; -7.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 8.583      ;
; -7.356 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 8.583      ;
; -7.335 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; \process_5:main_amplitude_var[4]  ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.404     ; 12.883     ;
; -7.330 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.451      ; 8.473      ;
; -7.330 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.451      ; 8.473      ;
; -7.323 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.470      ; 8.485      ;
; -7.301 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 8.035      ;
; -7.301 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 8.035      ;
; -7.300 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.420      ; 8.412      ;
; -7.300 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.420      ; 8.412      ;
; -7.300 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.420      ; 8.412      ;
; -7.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.018      ; 8.002      ;
; -7.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.018      ; 8.002      ;
; -7.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.018      ; 8.002      ;
; -7.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.018      ; 8.002      ;
; -7.266 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 7.961      ;
; -7.266 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 7.961      ;
; -7.266 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 7.961      ;
; -7.266 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; low_ramp_limit_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.003      ; 7.961      ;
; -7.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_count[3]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.751     ; 12.448     ;
; -7.247 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0 ; main_count[1]                     ; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.751     ; 12.448     ;
; -7.243 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; high_ramp_limit_var[30]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 7.977      ;
; -7.243 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; high_ramp_limit_var[31]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 7.977      ;
; -7.243 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; high_ramp_limit_var[16]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 7.977      ;
; -7.243 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; high_ramp_limit_var[17]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 7.977      ;
; -7.243 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; high_ramp_limit_var[14]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 7.977      ;
; -7.243 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; high_ramp_limit_var[15]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.042      ; 7.977      ;
; -7.240 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.036      ; 7.968      ;
+--------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_system'                                                                                                       ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                 ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.218 ; ram_process_count[0] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.077     ; 4.143      ;
; -3.205 ; ram_process_count[1] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.077     ; 4.130      ;
; -3.175 ; ram_process_count[2] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.077     ; 4.100      ;
; -2.389 ; dds_step_count[2]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.084      ; 3.475      ;
; -2.342 ; write_ram_address[0] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.276      ;
; -2.314 ; dds_step_count[1]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.084      ; 3.400      ;
; -2.272 ; ram_process_count[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.190      ;
; -2.272 ; ram_process_count[1] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.190      ;
; -2.272 ; ram_process_count[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.190      ;
; -2.272 ; ram_process_count[1] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.190      ;
; -2.272 ; ram_process_count[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.190      ;
; -2.272 ; ram_process_count[1] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.190      ;
; -2.272 ; ram_process_count[1] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.190      ;
; -2.272 ; ram_process_count[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.190      ;
; -2.272 ; write_ram_address[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.206      ;
; -2.234 ; ram_process_count[0] ; dds_ram_wraddress[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.149      ;
; -2.226 ; ram_process_count[0] ; dds_ram_wraddress[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.141      ;
; -2.226 ; write_ram_address[0] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.160      ;
; -2.225 ; ram_process_count[0] ; dds_ram_data_in[9]      ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.149      ;
; -2.225 ; ram_process_count[0] ; dds_ram_data_in[13]     ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.149      ;
; -2.225 ; ram_process_count[0] ; dds_ram_data_in[8]      ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.149      ;
; -2.225 ; ram_process_count[0] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.149      ;
; -2.225 ; ram_process_count[0] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.078     ; 3.149      ;
; -2.223 ; write_ram_address[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.157      ;
; -2.213 ; write_ram_address[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.147      ;
; -2.181 ; write_ram_address[0] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.115      ;
; -2.176 ; write_ram_address[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.110      ;
; -2.174 ; ram_process_count[2] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.092      ;
; -2.174 ; ram_process_count[2] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.092      ;
; -2.174 ; ram_process_count[2] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.092      ;
; -2.174 ; ram_process_count[2] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.092      ;
; -2.174 ; ram_process_count[2] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.092      ;
; -2.174 ; ram_process_count[2] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.092      ;
; -2.174 ; ram_process_count[2] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.092      ;
; -2.174 ; ram_process_count[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.092      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[5]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.170 ; ram_process_count[0] ; write_ram_address[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 3.085      ;
; -2.162 ; ram_process_count[0] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.080      ;
; -2.162 ; ram_process_count[0] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.080      ;
; -2.162 ; ram_process_count[0] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.080      ;
; -2.162 ; ram_process_count[0] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.080      ;
; -2.162 ; ram_process_count[0] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.080      ;
; -2.162 ; ram_process_count[0] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.080      ;
; -2.162 ; ram_process_count[0] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.080      ;
; -2.162 ; ram_process_count[0] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.084     ; 3.080      ;
; -2.146 ; write_ram_address[3] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.080      ;
; -2.117 ; dds_step_count[0]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.084      ; 3.203      ;
; -2.107 ; write_ram_address[1] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.041      ;
; -2.097 ; write_ram_address[2] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.031      ;
; -2.097 ; write_ram_address[3] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.031      ;
; -2.087 ; write_ram_address[4] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.021      ;
; -2.085 ; write_ram_address[0] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.019      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[5]    ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_wraddress[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_data_in[11]     ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_data_in[12]     ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_data_in[10]     ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_data_in[4]      ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.080 ; ram_process_count[0] ; dds_ram_data_in[6]      ; clk_system                    ; clk_system  ; 1.000        ; -0.076     ; 3.006      ;
; -2.077 ; write_ram_address[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 3.011      ;
; -2.064 ; write_ram_address[2] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 2.998      ;
; -2.050 ; write_ram_address[3] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.068     ; 2.984      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[5]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.038 ; ram_process_count[3] ; write_ram_address[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.953      ;
; -2.032 ; ram_process_count[1] ; dds_ram_wraddress[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.087     ; 2.947      ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -3.159 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.468     ; 3.720      ;
; -3.145 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.036      ; 4.210      ;
; -3.090 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.029      ; 4.148      ;
; -3.090 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.040      ; 4.159      ;
; -3.072 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.035      ; 4.136      ;
; -3.064 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.027      ; 4.120      ;
; -3.058 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.029      ; 4.116      ;
; -3.031 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.468     ; 3.592      ;
; -3.021 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.177      ; 4.227      ;
; -2.988 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.024      ; 4.041      ;
; -2.987 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.038      ; 4.054      ;
; -2.978 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.031      ; 4.038      ;
; -2.977 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.032      ; 4.038      ;
; -2.922 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.040      ; 3.991      ;
; -2.874 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.012      ; 3.915      ;
; -2.849 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.032      ; 3.910      ;
; -2.832 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.036      ; 3.897      ;
; -2.820 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.024      ; 3.873      ;
; -2.817 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.034      ; 3.880      ;
; -2.810 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.020      ; 3.859      ;
; -2.804 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.033      ; 3.866      ;
; -2.792 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.032      ; 3.853      ;
; -2.777 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.029      ; 3.835      ;
; -2.771 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.027      ; 3.827      ;
; -2.759 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.027      ; 3.815      ;
; -2.759 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.035      ; 3.823      ;
; -2.751 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.027      ; 3.807      ;
; -2.749 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.020      ; 3.798      ;
; -2.749 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.026      ; 3.804      ;
; -2.747 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.185     ; 3.591      ;
; -2.745 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.029      ; 3.803      ;
; -2.742 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.031      ; 3.802      ;
; -2.708 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.177      ; 3.914      ;
; -2.698 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.036      ; 3.763      ;
; -2.690 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.020      ; 3.739      ;
; -2.689 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.021      ; 3.739      ;
; -2.689 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.034      ; 3.752      ;
; -2.680 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.039      ; 3.748      ;
; -2.676 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.034      ; 3.739      ;
; -2.674 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.038      ; 3.741      ;
; -2.668 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.026      ; 3.723      ;
; -2.665 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.031      ; 3.725      ;
; -2.659 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.114     ; 3.574      ;
; -2.647 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.029      ; 3.705      ;
; -2.642 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.020      ; 3.691      ;
; -2.636 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.033      ; 3.698      ;
; -2.626 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.034      ; 3.689      ;
; -2.624 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.032      ; 3.685      ;
; -2.618 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.036      ; 3.683      ;
; -2.616 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.154      ; 3.799      ;
; -2.615 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.019      ; 3.663      ;
; -2.612 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.018      ; 3.659      ;
; -2.608 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.114     ; 3.523      ;
; -2.602 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.023      ; 3.654      ;
; -2.600 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.039      ; 3.668      ;
; -2.597 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.032      ; 3.658      ;
; -2.591 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.027      ; 3.647      ;
; -2.588 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.026      ; 3.643      ;
; -2.587 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.036      ; 3.652      ;
; -2.579 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.185     ; 3.423      ;
; -2.575 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.026      ; 3.630      ;
; -2.574 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.031      ; 3.634      ;
; -2.572 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.024      ; 3.625      ;
; -2.572 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.022      ; 3.623      ;
; -2.572 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.246     ; 3.318      ;
; -2.566 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.040     ; 3.555      ;
; -2.561 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.012      ; 3.602      ;
; -2.554 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.031      ; 3.614      ;
; -2.554 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.021      ; 3.604      ;
; -2.550 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.027      ; 3.606      ;
; -2.548 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.032      ; 3.609      ;
; -2.548 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.034      ; 3.611      ;
; -2.543 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.036      ; 3.608      ;
; -2.541 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.026      ; 3.596      ;
; -2.539 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.039      ; 3.607      ;
; -2.533 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.035      ; 3.597      ;
; -2.522 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.020      ; 3.571      ;
; -2.521 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.021      ; 3.571      ;
; -2.520 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.024      ; 3.573      ;
; -2.518 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.024      ; 3.571      ;
; -2.516 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.034      ; 3.579      ;
; -2.516 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.027      ; 3.572      ;
; -2.510 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.024      ; 3.563      ;
; -2.509 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.039      ; 3.577      ;
; -2.507 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.032      ; 3.568      ;
; -2.506 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.020      ; 3.555      ;
; -2.505 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.029      ; 3.563      ;
; -2.505 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.038      ; 3.572      ;
; -2.502 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.024      ; 3.555      ;
; -2.492 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.024      ; 3.545      ;
; -2.489 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.029      ; 3.547      ;
; -2.489 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.014      ; 3.532      ;
; -2.487 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.019      ; 3.535      ;
; -2.484 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.036      ; 3.549      ;
; -2.484 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.018      ; 3.531      ;
; -2.480 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.114     ; 3.395      ;
; -2.477 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.034      ; 3.540      ;
; -2.477 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.177      ; 3.683      ;
; -2.476 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.026      ; 3.531      ;
; -2.476 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a21~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.033      ; 3.538      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -2.664 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.007      ; 4.210      ;
; -2.664 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.001      ; 4.204      ;
; -2.664 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.001      ; 4.204      ;
; -2.659 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.009      ; 4.207      ;
; -2.659 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.003      ; 4.201      ;
; -2.659 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.003      ; 4.201      ;
; -2.589 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.018      ; 4.146      ;
; -2.589 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.012      ; 4.140      ;
; -2.589 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.012      ; 4.140      ;
; -2.476 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.007      ; 4.022      ;
; -2.476 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.001      ; 4.016      ;
; -2.476 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.001      ; 4.016      ;
; -2.471 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.009      ; 4.019      ;
; -2.471 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.003      ; 4.013      ;
; -2.471 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.003      ; 4.013      ;
; -2.466 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.997      ; 4.002      ;
; -2.466 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.991      ; 3.996      ;
; -2.466 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.991      ; 3.996      ;
; -2.464 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.018      ; 4.021      ;
; -2.464 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.012      ; 4.015      ;
; -2.464 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.012      ; 4.015      ;
; -2.383 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.024      ; 3.946      ;
; -2.383 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.018      ; 3.940      ;
; -2.383 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.018      ; 3.940      ;
; -2.382 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.012      ; 3.933      ;
; -2.382 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.006      ; 3.927      ;
; -2.382 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.006      ; 3.927      ;
; -2.375 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.011      ; 3.925      ;
; -2.375 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.005      ; 3.919      ;
; -2.375 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.005      ; 3.919      ;
; -2.373 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.017      ; 3.929      ;
; -2.373 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.011      ; 3.923      ;
; -2.373 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.011      ; 3.923      ;
; -2.363 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.029      ; 3.931      ;
; -2.363 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.023      ; 3.925      ;
; -2.363 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.023      ; 3.925      ;
; -2.359 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.027      ; 3.925      ;
; -2.359 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.021      ; 3.919      ;
; -2.359 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.021      ; 3.919      ;
; -2.357 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.000      ; 3.896      ;
; -2.357 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.994      ; 3.890      ;
; -2.357 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.994      ; 3.890      ;
; -2.352 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.004      ; 3.895      ;
; -2.352 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.998      ; 3.889      ;
; -2.352 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.998      ; 3.889      ;
; -2.342 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.007      ; 3.888      ;
; -2.342 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.001      ; 3.882      ;
; -2.342 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.001      ; 3.882      ;
; -2.337 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.009      ; 3.885      ;
; -2.337 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.003      ; 3.879      ;
; -2.337 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.003      ; 3.879      ;
; -2.334 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.017      ; 3.890      ;
; -2.334 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.011      ; 3.884      ;
; -2.334 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.011      ; 3.884      ;
; -2.328 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.014      ; 3.881      ;
; -2.328 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.008      ; 3.875      ;
; -2.328 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.008      ; 3.875      ;
; -2.325 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.018      ; 3.882      ;
; -2.325 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.012      ; 3.876      ;
; -2.325 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.012      ; 3.876      ;
; -2.320 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.997      ; 3.856      ;
; -2.320 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.991      ; 3.850      ;
; -2.320 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.991      ; 3.850      ;
; -2.317 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.017      ; 3.873      ;
; -2.317 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.011      ; 3.867      ;
; -2.317 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.011      ; 3.867      ;
; -2.313 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.007      ; 3.859      ;
; -2.313 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.001      ; 3.853      ;
; -2.313 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.001      ; 3.853      ;
; -2.311 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.016      ; 3.866      ;
; -2.311 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.010      ; 3.860      ;
; -2.311 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.010      ; 3.860      ;
; -2.307 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.017      ; 3.863      ;
; -2.307 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.011      ; 3.857      ;
; -2.307 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.011      ; 3.857      ;
; -2.305 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.008      ; 3.852      ;
; -2.305 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.002      ; 3.846      ;
; -2.305 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.002      ; 3.846      ;
; -2.302 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.006      ; 3.847      ;
; -2.302 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.016      ; 3.857      ;
; -2.302 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.000      ; 3.841      ;
; -2.302 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.010      ; 3.851      ;
; -2.302 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.010      ; 3.851      ;
; -2.302 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.000      ; 3.841      ;
; -2.299 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.018      ; 3.856      ;
; -2.299 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.012      ; 3.850      ;
; -2.299 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.012      ; 3.850      ;
; -2.298 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.009      ; 3.846      ;
; -2.298 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.003      ; 3.840      ;
; -2.298 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.003      ; 3.840      ;
; -2.296 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.011      ; 3.846      ;
; -2.296 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.005      ; 3.840      ;
; -2.296 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.005      ; 3.840      ;
; -2.280 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.008      ; 3.827      ;
; -2.280 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.002      ; 3.821      ;
; -2.280 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.002      ; 3.821      ;
; -2.278 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.002      ; 3.819      ;
; -2.278 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.996      ; 3.813      ;
; -2.278 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.996      ; 3.813      ;
; -2.276 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 1.012      ; 3.827      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.492 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.423      ;
; -1.453 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.384      ;
; -1.366 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.297      ;
; -1.343 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.274      ;
; -1.327 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.258      ;
; -1.263 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.194      ;
; -1.252 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.183      ;
; -1.240 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.171      ;
; -1.240 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.171      ;
; -1.217 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.148      ;
; -1.201 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.132      ;
; -1.178 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.109      ;
; -1.157 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.088      ;
; -1.157 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.088      ;
; -1.137 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.068      ;
; -1.126 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.057      ;
; -1.114 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.045      ;
; -1.114 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.045      ;
; -1.091 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.022      ;
; -1.088 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.019      ;
; -1.075 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.006      ;
; -1.075 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 2.006      ;
; -1.052 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.983      ;
; -1.031 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.962      ;
; -1.031 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.962      ;
; -1.011 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.942      ;
; -1.009 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.940      ;
; -1.008 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.939      ;
; -1.000 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.931      ;
; -0.990 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.921      ;
; -0.988 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.919      ;
; -0.988 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.919      ;
; -0.965 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.896      ;
; -0.962 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.893      ;
; -0.949 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.880      ;
; -0.949 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.880      ;
; -0.926 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.857      ;
; -0.923 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.854      ;
; -0.910 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.841      ;
; -0.905 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.836      ;
; -0.905 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.836      ;
; -0.899 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.830      ;
; -0.885 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.816      ;
; -0.883 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.814      ;
; -0.882 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.813      ;
; -0.881 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.812      ;
; -0.874 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.805      ;
; -0.864 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.795      ;
; -0.862 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.793      ;
; -0.839 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.770      ;
; -0.836 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.767      ;
; -0.825 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.756      ;
; -0.823 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.754      ;
; -0.800 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.731      ;
; -0.797 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.728      ;
; -0.784 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.715      ;
; -0.779 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.710      ;
; -0.779 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.710      ;
; -0.773 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.704      ;
; -0.761 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.692      ;
; -0.759 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.690      ;
; -0.757 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.688      ;
; -0.756 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.687      ;
; -0.751 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.682      ;
; -0.748 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.679      ;
; -0.399 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.330      ;
; -0.259 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.190      ;
; -0.258 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.189      ;
; -0.253 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.184      ;
; -0.241 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.172      ;
; -0.239 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.170      ;
; -0.237 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.168      ;
; -0.231 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.162      ;
; -0.228 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.159      ;
; -0.216 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.147      ;
; -0.215 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.146      ;
; -0.083 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 1.014      ;
; 0.161  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 0.770      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.366 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 0.693      ;
; 0.110  ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.524      ; 0.669      ;
; 0.250  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[41]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.313      ;
; 0.258  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[35]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.321      ;
; 0.351  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[40]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.414      ;
; 0.369  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[36]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.432      ;
; 0.384  ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.398  ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.684      ;
; 0.399  ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.402  ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405  ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.406  ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.417  ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.420  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.480  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[37]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.543      ;
; 0.482  ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.745      ;
; 0.483  ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.746      ;
; 0.497  ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.761      ;
; 0.521  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[27]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.584      ;
; 0.534  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[33]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.597      ;
; 0.534  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[34]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.597      ;
; 0.539  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[32]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.602      ;
; 0.564  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[11]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 1.607      ;
; 0.568  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[15]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.638      ;
; 0.594  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[9]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 1.637      ;
; 0.595  ; main_frequency_var[7]                                                                        ; main_frequency[7]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.556      ; 1.346      ;
; 0.597  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[13]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.667      ;
; 0.602  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[16]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.665      ;
; 0.605  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[32]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.668      ;
; 0.607  ; adder_input[44]                                                                              ; comparer_dataa2[44]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.337      ;
; 0.608  ; adder_input[8]                                                                               ; comparer_dataa2[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.338      ;
; 0.613  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[42]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.676      ;
; 0.617  ; adder_input[23]                                                                              ; comparer_dataa2[23]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.348      ;
; 0.617  ; adder_input[30]                                                                              ; comparer_dataa2[30]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.348      ;
; 0.620  ; \process_6:main_amplitude_var[0]                                                             ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.883      ;
; 0.620  ; \process_6:main_amplitude_var[10]                                                            ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.883      ;
; 0.622  ; \process_6:main_amplitude_var[6]                                                             ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.885      ;
; 0.629  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[35]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 1.682      ;
; 0.630  ; adder_input[11]                                                                              ; comparer_dataa2[11]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.360      ;
; 0.635  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[41]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 1.689      ;
; 0.636  ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.638  ; adder_input[46]                                                                              ; comparer_dataa2[46]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.368      ;
; 0.639  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[5]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 1.692      ;
; 0.643  ; adder_input[10]                                                                              ; comparer_dataa2[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.373      ;
; 0.643  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[57]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 1.697      ;
; 0.644  ; adder_input[9]                                                                               ; comparer_dataa2[9]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.374      ;
; 0.644  ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.908      ;
; 0.645  ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.909      ;
; 0.647  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[10]                ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 1.690      ;
; 0.651  ; adder_input[43]                                                                              ; comparer_dataa2[43]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.381      ;
; 0.651  ; \process_6:main_amplitude_var[12]                                                            ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.914      ;
; 0.652  ; adder_input[47]                                                                              ; comparer_dataa2[47]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.382      ;
; 0.653  ; adder_input[45]                                                                              ; comparer_dataa2[45]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.383      ;
; 0.659  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[48]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 1.713      ;
; 0.659  ; \process_6:main_amplitude_var[5]                                                             ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.922      ;
; 0.659  ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.922      ;
; 0.661  ; sub_count[1]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.393      ;
; 0.666  ; adder_input[29]                                                                              ; comparer_dataa2[29]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.397      ;
; 0.667  ; old_freq[23]                                                                                 ; adder_input[23]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.668  ; old_freq[28]                                                                                 ; adder_input[28]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669  ; old_freq[41]                                                                                 ; adder_input[41]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.674  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[39]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 1.737      ;
; 0.677  ; adder_input[7]                                                                               ; comparer_dataa2[7]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.407      ;
; 0.677  ; adder_input[40]                                                                              ; comparer_dataa2[40]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.407      ;
; 0.678  ; main_count[1]                                                                                ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.942      ;
; 0.688  ; sub_count[1]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 1.420      ;
; 0.688  ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.973      ;
; 0.688  ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.973      ;
; 0.690  ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.975      ;
; 0.691  ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.976      ;
; 0.694  ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.979      ;
; 0.694  ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.979      ;
; 0.695  ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.980      ;
; 0.695  ; main_frequency_var[11]                                                                       ; main_frequency[11]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.556      ; 1.446      ;
; 0.700  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; delay[3]                 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 1.755      ;
; 0.704  ; old_amp[11]                                                                                  ; amp_adder_input[11]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.975      ;
; 0.705  ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.976      ;
; 0.707  ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708  ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708  ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708  ; main_count[5]                                                                                ; main_count[5]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.988      ;
; 0.708  ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.708  ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.709  ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709  ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.709  ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.710  ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.712  ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.713  ; old_amp[10]                                                                                  ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.984      ;
; 0.713  ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713  ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.977      ;
; 0.714  ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.978      ;
; 0.715  ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.979      ;
; 0.716  ; old_amp[1]                                                                                   ; amp_adder_input[1]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.987      ;
; 0.716  ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.001      ;
; 0.720  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; amp_comparer_datab1[4]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 2.224      ;
; 0.721  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; comparer_datab[52]       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.791      ;
+--------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_system'                                                                                         ;
+-------+-----------------------+------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------+-----------------+-------------+--------------+------------+------------+
; 0.385 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; count_serial[0]       ; count_serial[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.089      ; 0.684      ;
; 0.403 ; LED_LE~reg0           ; LED_LE~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[3]       ; count_serial[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[4]       ; count_serial[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[1]       ; count_serial[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; count_serial[2]       ; count_serial[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; dds_ram_wren          ; dds_ram_wren           ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; fifo_dds_rd_en        ; fifo_dds_rd_en         ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ram_process_count[3]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ram_process_count[2]  ; ram_process_count[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; ram_process_count[0]  ; ram_process_count[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.684      ;
; 0.520 ; ram_process_count[2]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.785      ;
; 0.545 ; ram_process_count[2]  ; ram_process_count[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.810      ;
; 0.678 ; write_ram_address[8]  ; dds_ram_wraddress[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 0.943      ;
; 0.707 ; write_ram_address[5]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; write_ram_address[2]  ; write_ram_address[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; write_ram_address[1]  ; write_ram_address[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; write_ram_address[12] ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; write_ram_address[10] ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; write_ram_address[4]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; write_ram_address[13] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[11] ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[9]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; write_ram_address[7]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; write_ram_address[14] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; write_ram_address[8]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; write_ram_address[6]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 0.979      ;
; 0.735 ; write_ram_address[0]  ; write_ram_address[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.001      ;
; 0.763 ; count_serial[1]       ; count_serial[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.029      ;
; 0.786 ; ram_process_count[0]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.051      ;
; 0.791 ; ram_process_count[0]  ; ram_process_count[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.056      ;
; 0.791 ; ram_process_count[1]  ; ram_process_count[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.056      ;
; 0.793 ; ram_process_count[1]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.058      ;
; 0.805 ; count_serial[4]       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.531      ; 1.531      ;
; 0.821 ; ram_process_count[0]  ; ram_process_count[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.086      ;
; 0.855 ; count_serial[1]       ; LED_LE~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.121      ;
; 0.896 ; dds_ram_wrclock       ; dds_ram_wrclock        ; dds_ram_wrclock ; clk_system  ; -0.500       ; 2.440      ; 3.291      ;
; 0.896 ; write_ram_address[14] ; dds_ram_wraddress[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.074      ; 1.165      ;
; 0.902 ; ram_process_count[2]  ; fifo_dds_rd_en         ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.167      ;
; 0.906 ; dds_ram_wrclock       ; dds_ram_wrclock        ; dds_ram_wrclock ; clk_system  ; 0.000        ; 2.440      ; 3.801      ;
; 0.919 ; ram_process_count[2]  ; ram_process_count[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.184      ;
; 0.923 ; ram_process_count[3]  ; ram_process_count[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.188      ;
; 0.942 ; count_serial[0]       ; count_serial[2]        ; clk_system      ; clk_system  ; 0.000        ; -0.369     ; 0.768      ;
; 0.947 ; count_serial[4]       ; LED_LE~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.213      ;
; 0.959 ; write_ram_address[13] ; dds_ram_wraddress[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.074      ; 1.228      ;
; 0.990 ; count_serial[4]       ; LED_CLK~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.256      ;
; 1.001 ; ram_process_count[3]  ; fifo_dds_rd_en         ; clk_system      ; clk_system  ; 0.000        ; 0.070      ; 1.266      ;
; 1.003 ; count_serial[1]       ; count_serial[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.073      ; 1.271      ;
; 1.028 ; write_ram_address[0]  ; write_ram_address[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; write_ram_address[4]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; write_ram_address[12] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; write_ram_address[10] ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; write_ram_address[5]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.295      ;
; 1.031 ; write_ram_address[8]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; write_ram_address[6]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; write_ram_address[1]  ; write_ram_address[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; write_ram_address[3]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; write_ram_address[11] ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; write_ram_address[9]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; write_ram_address[13] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; write_ram_address[7]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.300      ;
; 1.042 ; write_ram_address[2]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.308      ;
; 1.043 ; write_ram_address[4]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; write_ram_address[10] ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; write_ram_address[12] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.309      ;
; 1.045 ; write_ram_address[0]  ; write_ram_address[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.311      ;
; 1.047 ; write_ram_address[4]  ; dds_ram_wraddress[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; write_ram_address[8]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; write_ram_address[6]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.313      ;
; 1.064 ; count_serial[2]       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.531      ; 1.790      ;
; 1.065 ; count_serial[3]       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.529      ; 1.789      ;
; 1.114 ; count_serial[4]       ; count_serial[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.380      ;
; 1.122 ; write_ram_address[5]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.388      ;
; 1.127 ; write_ram_address[3]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.393      ;
; 1.129 ; write_ram_address[7]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.395      ;
; 1.129 ; write_ram_address[9]  ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.395      ;
; 1.129 ; write_ram_address[11] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.395      ;
; 1.130 ; ram_process_count[3]  ; number_lines_in_ram[7] ; clk_system      ; clk_system  ; 0.000        ; 0.547      ; 1.872      ;
; 1.149 ; write_ram_address[2]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.415      ;
; 1.150 ; write_ram_address[4]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.416      ;
; 1.150 ; write_ram_address[10] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; write_ram_address[5]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.417      ;
; 1.153 ; write_ram_address[6]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.419      ;
; 1.153 ; write_ram_address[8]  ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.419      ;
; 1.154 ; write_ram_address[1]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.420      ;
; 1.155 ; write_ram_address[3]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.421      ;
; 1.156 ; write_ram_address[9]  ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.422      ;
; 1.156 ; write_ram_address[11] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.422      ;
; 1.156 ; write_ram_address[7]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.422      ;
; 1.164 ; write_ram_address[2]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.430      ;
; 1.165 ; write_ram_address[4]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.431      ;
; 1.165 ; write_ram_address[10] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.431      ;
; 1.167 ; write_ram_address[0]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.433      ;
; 1.169 ; write_ram_address[5]  ; dds_ram_wraddress[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.081      ; 1.445      ;
; 1.169 ; write_ram_address[8]  ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.435      ;
; 1.169 ; write_ram_address[6]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.435      ;
; 1.182 ; count_serial[2]       ; count_serial[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.071      ; 1.448      ;
; 1.186 ; count_serial[0]       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.091      ; 1.472      ;
+-------+-----------------------+------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.418 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.684      ;
; 0.646 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.912      ;
; 0.708 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.976      ;
; 0.714 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.980      ;
; 0.731 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.997      ;
; 0.731 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.997      ;
; 0.732 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.998      ;
; 0.733 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 0.999      ;
; 0.736 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.002      ;
; 0.740 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.006      ;
; 0.897 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.163      ;
; 1.029 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.296      ;
; 1.032 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.299      ;
; 1.044 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.310      ;
; 1.046 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.312      ;
; 1.048 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.314      ;
; 1.050 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.316      ;
; 1.054 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.320      ;
; 1.056 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.322      ;
; 1.057 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.323      ;
; 1.064 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.330      ;
; 1.065 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.331      ;
; 1.070 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.336      ;
; 1.123 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.389      ;
; 1.128 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.394      ;
; 1.151 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.418      ;
; 1.152 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.418      ;
; 1.155 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.421      ;
; 1.166 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.432      ;
; 1.168 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.434      ;
; 1.172 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.438      ;
; 1.176 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.442      ;
; 1.178 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.444      ;
; 1.179 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.445      ;
; 1.187 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.453      ;
; 1.192 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.458      ;
; 1.201 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.467      ;
; 1.245 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.511      ;
; 1.250 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.516      ;
; 1.266 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.532      ;
; 1.273 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.539      ;
; 1.274 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.540      ;
; 1.277 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.543      ;
; 1.288 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.554      ;
; 1.290 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.556      ;
; 1.294 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.560      ;
; 1.300 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.566      ;
; 1.309 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.575      ;
; 1.323 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.589      ;
; 1.372 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.638      ;
; 1.388 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.654      ;
; 1.395 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.661      ;
; 1.395 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.661      ;
; 1.399 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.665      ;
; 1.412 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.678      ;
; 1.416 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.682      ;
; 1.422 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.688      ;
; 1.431 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.697      ;
; 1.445 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.711      ;
; 1.494 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.760      ;
; 1.510 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.776      ;
; 1.517 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.783      ;
; 1.521 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.787      ;
; 1.534 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.800      ;
; 1.567 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.833      ;
; 1.632 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.898      ;
; 1.689 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 1.955      ;
; 1.754 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.071      ; 2.020      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.521 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.283      ; 1.554      ;
; 0.526 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.558      ;
; 0.527 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.283      ; 1.560      ;
; 0.531 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.287      ; 1.568      ;
; 0.533 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.565      ;
; 0.539 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.573      ;
; 0.543 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.277      ; 1.570      ;
; 0.550 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.277      ; 1.577      ;
; 0.554 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.588      ;
; 0.561 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.595      ;
; 0.562 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.276      ; 1.588      ;
; 0.563 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.277      ; 1.590      ;
; 0.564 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.287      ; 1.601      ;
; 0.565 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.594      ;
; 0.566 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.598      ;
; 0.567 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.596      ;
; 0.568 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.600      ;
; 0.569 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.285      ; 1.604      ;
; 0.570 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.599      ;
; 0.572 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.275      ; 1.597      ;
; 0.575 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.283      ; 1.608      ;
; 0.578 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.288      ; 1.616      ;
; 0.580 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.283      ; 1.613      ;
; 0.581 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.610      ;
; 0.585 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.619      ;
; 0.586 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.618      ;
; 0.589 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.623      ;
; 0.594 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.626      ;
; 0.600 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.629      ;
; 0.600 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.277      ; 1.627      ;
; 0.600 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.634      ;
; 0.601 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.630      ;
; 0.601 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.633      ;
; 0.604 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.277      ; 1.631      ;
; 0.605 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.639      ;
; 0.605 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.639      ;
; 0.606 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.638      ;
; 0.607 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.641      ;
; 0.610 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.642      ;
; 0.612 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.283      ; 1.645      ;
; 0.613 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.642      ;
; 0.615 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.278      ; 1.643      ;
; 0.616 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.277      ; 1.643      ;
; 0.619 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.651      ;
; 0.620 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.654      ;
; 0.620 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.652      ;
; 0.621 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.653      ;
; 0.621 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.655      ;
; 0.622 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.654      ;
; 0.636 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.668      ;
; 0.637 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.671      ;
; 0.637 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.669      ;
; 0.640 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.281      ; 1.671      ;
; 0.641 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.283      ; 1.674      ;
; 0.645 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.286      ; 1.681      ;
; 0.647 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.679      ;
; 0.649 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.678      ;
; 0.658 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.690      ;
; 0.662 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.283      ; 1.695      ;
; 0.670 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.281      ; 1.701      ;
; 0.671 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.703      ;
; 0.674 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.277      ; 1.701      ;
; 0.678 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.710      ;
; 0.682 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.285      ; 1.717      ;
; 0.694 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.298      ; 1.742      ;
; 0.697 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.269      ; 1.716      ;
; 0.704 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.736      ;
; 0.705 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.281      ; 1.736      ;
; 0.708 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.280      ; 1.738      ;
; 0.715 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.290      ; 1.755      ;
; 0.716 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.293      ; 1.759      ;
; 0.716 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.750      ;
; 0.728 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.271      ; 1.749      ;
; 0.733 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.280      ; 1.763      ;
; 0.733 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.762      ;
; 0.740 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.275      ; 1.765      ;
; 0.745 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.277      ; 1.772      ;
; 0.759 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.269      ; 1.778      ;
; 0.760 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.266      ; 1.776      ;
; 0.763 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.795      ;
; 0.765 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.282      ; 1.797      ;
; 0.768 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.297      ; 1.815      ;
; 0.769 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.803      ;
; 0.770 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.274      ; 1.794      ;
; 0.773 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.269      ; 1.792      ;
; 0.773 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.272      ; 1.795      ;
; 0.776 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.289      ; 1.815      ;
; 0.777 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.274      ; 1.801      ;
; 0.778 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.272      ; 1.800      ;
; 0.779 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.293      ; 1.822      ;
; 0.780 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.292      ; 1.822      ;
; 0.793 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.292      ; 1.835      ;
; 0.794 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.828      ;
; 0.797 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.826      ;
; 0.797 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.287      ; 1.834      ;
; 0.801 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.835      ;
; 0.807 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.286      ; 1.843      ;
; 0.811 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.284      ; 1.845      ;
; 0.817 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.279      ; 1.846      ;
; 0.818 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.277      ; 1.845      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                             ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.716 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.170      ; 1.146      ;
; 0.718 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.170      ; 1.148      ;
; 0.760 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.170      ; 1.190      ;
; 0.915 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.413      ;
; 0.924 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.396      ; 1.580      ;
; 0.928 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.426      ;
; 0.931 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.429      ;
; 0.938 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.427      ;
; 0.944 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.442      ;
; 0.947 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.448      ; 1.620      ;
; 0.959 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.448      ;
; 0.964 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.453      ;
; 0.975 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.464      ;
; 0.979 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.468      ;
; 0.980 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.478      ;
; 0.982 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.228      ; 1.470      ;
; 0.983 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.472      ;
; 0.986 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.484      ;
; 0.997 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.495      ;
; 1.004 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.502      ;
; 1.005 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.503      ;
; 1.006 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.495      ;
; 1.009 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.498      ;
; 1.014 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.503      ;
; 1.015 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.228      ; 1.503      ;
; 1.025 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.514      ;
; 1.034 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.523      ;
; 1.092 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.581      ;
; 1.109 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.598      ;
; 1.147 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.373      ; 1.780      ;
; 1.205 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.170      ; 1.635      ;
; 1.222 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.711      ;
; 1.223 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.721      ;
; 1.227 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.228      ; 1.715      ;
; 1.231 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.228      ; 1.719      ;
; 1.233 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.722      ;
; 1.235 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.235      ; 1.730      ;
; 1.238 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.235      ; 1.733      ;
; 1.240 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.230      ; 1.730      ;
; 1.240 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.227      ; 1.727      ;
; 1.247 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.235      ; 1.742      ;
; 1.250 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.739      ;
; 1.252 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.235      ; 1.747      ;
; 1.256 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.233      ; 1.749      ;
; 1.260 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.230      ; 1.750      ;
; 1.260 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.233      ; 1.753      ;
; 1.273 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.771      ;
; 1.276 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.227      ; 1.763      ;
; 1.282 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.226      ; 1.768      ;
; 1.284 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.226      ; 1.770      ;
; 1.285 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.224      ; 1.769      ;
; 1.287 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.228      ; 1.775      ;
; 1.287 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.373      ; 1.920      ;
; 1.290 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.226      ; 1.776      ;
; 1.293 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.228      ; 1.781      ;
; 1.294 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.090     ; 1.464      ;
; 1.296 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.224      ; 1.780      ;
; 1.297 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.373      ; 1.930      ;
; 1.298 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.787      ;
; 1.298 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.787      ;
; 1.299 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.788      ;
; 1.301 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.799      ;
; 1.301 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.090     ; 1.471      ;
; 1.303 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.233      ; 1.796      ;
; 1.303 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.227      ; 1.790      ;
; 1.304 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.077     ; 1.487      ;
; 1.305 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.794      ;
; 1.313 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.226      ; 1.799      ;
; 1.314 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.170      ; 1.744      ;
; 1.315 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.235      ; 1.810      ;
; 1.316 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.224      ; 1.800      ;
; 1.316 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.805      ;
; 1.316 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.090     ; 1.486      ;
; 1.317 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.806      ;
; 1.318 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.226      ; 1.804      ;
; 1.319 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.224      ; 1.803      ;
; 1.319 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.170      ; 1.749      ;
; 1.321 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.228      ; 1.809      ;
; 1.323 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.170      ; 1.753      ;
; 1.325 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.229      ; 1.814      ;
; 1.329 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.236      ; 1.825      ;
; 1.329 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.077     ; 1.512      ;
; 1.332 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.227      ; 1.819      ;
; 1.336 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.077     ; 1.519      ;
; 1.337 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.241      ; 1.838      ;
; 1.348 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.228      ; 1.836      ;
; 1.348 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.090     ; 1.518      ;
; 1.350 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.222      ; 1.832      ;
; 1.357 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.227      ; 1.844      ;
; 1.360 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.230      ; 1.850      ;
; 1.364 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.228      ; 1.852      ;
; 1.372 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.870      ;
; 1.373 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.233      ; 1.866      ;
; 1.376 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.235      ; 1.871      ;
; 1.381 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.227      ; 1.868      ;
; 1.388 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.170      ; 1.818      ;
; 1.394 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.233      ; 1.887      ;
; 1.399 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.250      ; 1.909      ;
; 1.405 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.230      ; 1.895      ;
; 1.405 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.238      ; 1.903      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.227 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 6.122      ; 7.589      ;
; 1.610 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 6.122      ; 7.492      ;
; 1.784 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 6.121      ; 8.145      ;
; 2.169 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 6.121      ; 8.050      ;
; 5.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.234      ; 7.796      ;
; 5.146 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.233      ; 7.909      ;
; 7.975 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.286      ; 10.791     ;
; 8.019 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.555      ; 11.104     ;
; 8.048 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.626      ; 11.204     ;
; 8.223 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.481      ; 11.234     ;
; 8.393 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.908      ; 11.831     ;
; 8.541 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.718      ; 11.789     ;
; 8.818 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.263      ; 11.611     ;
; 8.824 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.730      ; 12.084     ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'dds_step_to_next_freq_sampled'                                                                                            ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.877 ; dds_step_count[11] ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.877 ; dds_step_count[11] ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.808      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.802 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.733      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.595 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.526      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.564 ; dds_step_count[10] ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.495      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.549 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.480      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.531 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.462      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.438 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.369      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.328 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.259      ;
; -2.325 ; dds_step_count[4]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.256      ;
; -2.325 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.256      ;
; -2.325 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.256      ;
; -2.325 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.071     ; 3.256      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'dds_step_to_next_freq_sampled'                                                                                ;
+-------+-------------------------+--------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node            ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------+--------------+-------------------------------+--------------+------------+------------+
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.020 ; number_lines_in_ram[9]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.583      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.082 ; number_lines_in_ram[11] ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.645      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.110 ; number_lines_in_ram[3]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.673      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.123 ; number_lines_in_ram[6]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.686      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.124 ; number_lines_in_ram[8]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.687      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.239 ; number_lines_in_ram[4]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.802      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.252 ; number_lines_in_ram[5]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 2.815      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.294 ; number_lines_in_ram[7]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.092     ; 2.417      ;
; 2.483 ; number_lines_in_ram[10] ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 3.046      ;
; 2.483 ; number_lines_in_ram[10] ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 3.046      ;
; 2.483 ; number_lines_in_ram[10] ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 3.046      ;
; 2.483 ; number_lines_in_ram[10] ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.348      ; 3.046      ;
+-------+-------------------------+--------------------+--------------+-------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -4.919 ; -9.615        ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -3.880 ; -2190.167     ;
; clk_dds                                                                                      ; -1.157 ; -56.067       ;
; clk_system                                                                                   ; -1.020 ; -27.179       ;
; dds_ram_wrclock                                                                              ; -0.893 ; -123.891      ;
; dds_step_to_next_freq_sampled                                                                ; -0.201 ; -0.678        ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 0.015 ; 0.000         ;
; clk_system                                                                                   ; 0.127 ; 0.000         ;
; dds_step_to_next_freq_sampled                                                                ; 0.195 ; 0.000         ;
; dds_ram_wrclock                                                                              ; 0.346 ; 0.000         ;
; clk_dds                                                                                      ; 0.368 ; 0.000         ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.422 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                  ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; dds_step_to_next_freq_sampled ; -0.804 ; -9.648        ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                  ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; dds_step_to_next_freq_sampled ; 0.925 ; 0.000         ;
+-------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; dds_ram_wrclock                                                                              ; -1.000 ; -192.000      ;
; clk_system                                                                                   ; -1.000 ; -71.000       ;
; dds_step_to_next_freq_sampled                                                                ; -1.000 ; -12.000       ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.211 ; -1.286        ;
; clk_dds                                                                                      ; 3.211  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 15.743 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.919 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.592      ; 6.557      ;
; -4.906 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.320      ; 6.272      ;
; -4.696 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.585      ; 6.423      ;
; -4.671 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.708      ; 6.425      ;
; -4.492 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.458      ; 6.092      ;
; -4.440 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.332      ; 5.818      ;
; -4.406 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.540      ; 6.088      ;
; -4.393 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.488      ; 6.023      ;
; -3.346 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.286      ; 4.678      ;
; -3.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 1.287      ; 4.582      ;
; -1.753 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.735      ; 4.745      ;
; -1.741 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.500        ; 2.734      ; 4.636      ;
; -1.330 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 2.735      ; 4.822      ;
; -1.313 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 1.000        ; 2.734      ; 4.708      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                           ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -3.880 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[2]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.198      ;
; -3.809 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[5]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.030     ; 4.321      ;
; -3.809 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[0]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.030     ; 4.321      ;
; -3.808 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.040     ; 4.310      ;
; -3.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.110      ;
; -3.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.110      ;
; -3.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[28]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.110      ;
; -3.792 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.110      ;
; -3.781 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[3]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.099      ;
; -3.781 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; main_count[1]                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.099      ;
; -3.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.065      ;
; -3.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.065      ;
; -3.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.065      ;
; -3.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.065      ;
; -3.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 4.065      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.742 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; \process_5:main_amplitude_var[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.264      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.969      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.969      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.969      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.969      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.969      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.969      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[1]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.969      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.969      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.969      ;
; -3.651 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.969      ;
; -3.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 4.161      ;
; -3.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 4.161      ;
; -3.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 4.161      ;
; -3.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 4.161      ;
; -3.612 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 4.161      ;
; -3.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 4.140      ;
; -3.600 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.002     ; 4.140      ;
; -3.596 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 4.145      ;
; -3.586 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.109      ;
; -3.586 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.109      ;
; -3.586 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.109      ;
; -3.584 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[10]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 3.883      ;
; -3.584 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[11]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 3.883      ;
; -3.584 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[26]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 3.883      ;
; -3.584 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[27]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 3.883      ;
; -3.583 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[21]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.904      ;
; -3.583 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[20]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.904      ;
; -3.572 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[18]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.234     ; 3.880      ;
; -3.572 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[19]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.234     ; 3.880      ;
; -3.572 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[2]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.234     ; 3.880      ;
; -3.572 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[3]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.234     ; 3.880      ;
; -3.567 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.224     ; 3.885      ;
; -3.551 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[30]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.872      ;
; -3.551 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[31]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.872      ;
; -3.551 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[16]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.872      ;
; -3.551 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[17]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.872      ;
; -3.551 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[14]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.872      ;
; -3.551 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[15]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.872      ;
; -3.544 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; freq_step_size_var[31]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.001      ; 4.087      ;
; -3.534 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[18]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 3.843      ;
; -3.534 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[19]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 3.843      ;
; -3.489 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[24]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 4.008      ;
; -3.489 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[25]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 4.008      ;
; -3.489 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[8]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 4.008      ;
; -3.489 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[9]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.023     ; 4.008      ;
; -3.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[8]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.800      ;
; -3.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[9]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.800      ;
; -3.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[30]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.800      ;
; -3.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[24]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.800      ;
; -3.487 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[25]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.800      ;
; -3.477 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[12]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.798      ;
; -3.477 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[13]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.798      ;
; -3.477 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[29]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.798      ;
; -3.445 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[12]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.229     ; 3.758      ;
; -3.441 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[16]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 3.750      ;
; -3.441 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[17]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 3.750      ;
; -3.441 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[0]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 3.750      ;
; -3.428 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[4]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 3.738      ;
; -3.428 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[5]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.232     ; 3.738      ;
; -3.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[22]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 3.735      ;
; -3.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[23]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 3.735      ;
; -3.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[6]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 3.735      ;
; -3.426 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[7]             ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.233     ; 3.735      ;
; -3.423 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[15]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.944      ;
; -3.423 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; low_ramp_limit_var[14]            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.021     ; 3.944      ;
; -3.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[20]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 3.969      ;
; -3.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[21]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 3.969      ;
; -3.415 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[26]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.736      ;
; -3.415 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[27]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.736      ;
; -3.415 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[28]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.736      ;
; -3.415 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[29]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.736      ;
; -3.415 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; high_ramp_limit_var[13]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.221     ; 3.736      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_dds'                                                                                                                                                                                             ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.157 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.337     ; 1.819      ;
; -1.088 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.337     ; 1.750      ;
; -1.054 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.073     ; 1.980      ;
; -1.043 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.070     ; 1.972      ;
; -1.036 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.074     ; 1.961      ;
; -1.029 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a23~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.070     ; 1.958      ;
; -1.013 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.932      ;
; -1.002 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.078     ; 1.923      ;
; -1.002 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.078     ; 1.923      ;
; -1.000 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.075     ; 1.924      ;
; -0.985 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.073     ; 1.911      ;
; -0.983 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.075     ; 1.907      ;
; -0.982 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.076     ; 1.905      ;
; -0.974 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.893      ;
; -0.973 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.126     ; 1.846      ;
; -0.965 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.074     ; 1.890      ;
; -0.960 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.083     ; 1.876      ;
; -0.957 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.084     ; 1.872      ;
; -0.954 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.076     ; 1.877      ;
; -0.952 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.086     ; 1.865      ;
; -0.948 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.084     ; 1.863      ;
; -0.946 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.083     ; 1.862      ;
; -0.942 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.073     ; 1.868      ;
; -0.940 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.088     ; 1.851      ;
; -0.938 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.086     ; 1.851      ;
; -0.938 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a28~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.083     ; 1.854      ;
; -0.938 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.086     ; 1.851      ;
; -0.936 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.074     ; 1.861      ;
; -0.934 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.073     ; 1.860      ;
; -0.933 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.086     ; 1.846      ;
; -0.932 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.075     ; 1.856      ;
; -0.931 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.083     ; 1.847      ;
; -0.929 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.079     ; 1.849      ;
; -0.929 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.082     ; 1.846      ;
; -0.928 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.073     ; 1.854      ;
; -0.927 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.075     ; 1.851      ;
; -0.925 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.035      ; 1.959      ;
; -0.924 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.078     ; 1.845      ;
; -0.923 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.842      ;
; -0.922 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.079     ; 1.842      ;
; -0.920 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.081     ; 1.838      ;
; -0.920 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.079     ; 1.840      ;
; -0.918 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.075     ; 1.842      ;
; -0.915 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.073     ; 1.841      ;
; -0.915 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.072     ; 1.842      ;
; -0.913 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a3~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.079     ; 1.833      ;
; -0.913 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.832      ;
; -0.912 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.081     ; 1.830      ;
; -0.911 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a22~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.076     ; 1.834      ;
; -0.911 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.077     ; 1.833      ;
; -0.910 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a18~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.083     ; 1.826      ;
; -0.909 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.828      ;
; -0.907 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.086     ; 1.820      ;
; -0.905 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.071     ; 1.833      ;
; -0.904 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.024      ; 1.927      ;
; -0.903 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.074     ; 1.828      ;
; -0.900 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.074     ; 1.825      ;
; -0.900 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.071     ; 1.828      ;
; -0.899 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.078     ; 1.820      ;
; -0.898 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.817      ;
; -0.897 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.084     ; 1.812      ;
; -0.897 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a20~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.077     ; 1.819      ;
; -0.896 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.815      ;
; -0.893 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a7~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.073     ; 1.819      ;
; -0.889 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.079     ; 1.809      ;
; -0.889 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; 0.035      ; 1.923      ;
; -0.885 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.076     ; 1.808      ;
; -0.884 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.070     ; 1.813      ;
; -0.883 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.802      ;
; -0.883 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a5~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.074     ; 1.808      ;
; -0.880 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.086     ; 1.793      ;
; -0.877 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.083     ; 1.793      ;
; -0.877 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.081     ; 1.795      ;
; -0.873 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.072     ; 1.800      ;
; -0.873 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.086     ; 1.786      ;
; -0.869 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.788      ;
; -0.868 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.078     ; 1.789      ;
; -0.868 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.081     ; 1.786      ;
; -0.865 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.784      ;
; -0.864 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.081     ; 1.782      ;
; -0.863 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.084     ; 1.778      ;
; -0.862 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a55~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.070     ; 1.791      ;
; -0.862 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.081     ; 1.780      ;
; -0.862 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.082     ; 1.779      ;
; -0.860 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a2~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.779      ;
; -0.854 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.073     ; 1.780      ;
; -0.852 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.085     ; 1.766      ;
; -0.850 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.079     ; 1.770      ;
; -0.849 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.081     ; 1.767      ;
; -0.849 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.078     ; 1.770      ;
; -0.847 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.078     ; 1.768      ;
; -0.847 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a13~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.766      ;
; -0.847 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a6~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.075     ; 1.771      ;
; -0.846 ; dds_step_count[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.072     ; 1.773      ;
; -0.840 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.086     ; 1.753      ;
; -0.840 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.218     ; 1.621      ;
; -0.838 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.083     ; 1.754      ;
; -0.835 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a31~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.080     ; 1.754      ;
; -0.834 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.175     ; 1.658      ;
; -0.832 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a38~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 1.000        ; -0.071     ; 1.760      ;
+--------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_system'                                                                                                       ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                 ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.020 ; ram_process_count[0] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.964      ;
; -0.953 ; ram_process_count[1] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.897      ;
; -0.943 ; ram_process_count[2] ; dds_ram_wrclock         ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.887      ;
; -0.709 ; dds_step_count[2]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.041      ; 1.737      ;
; -0.580 ; write_ram_address[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.534      ;
; -0.571 ; write_ram_address[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.525      ;
; -0.565 ; write_ram_address[0] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.519      ;
; -0.541 ; ram_process_count[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.481      ;
; -0.541 ; ram_process_count[1] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.481      ;
; -0.541 ; ram_process_count[1] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.481      ;
; -0.541 ; ram_process_count[1] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.481      ;
; -0.541 ; ram_process_count[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.481      ;
; -0.541 ; ram_process_count[1] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.481      ;
; -0.541 ; ram_process_count[1] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.481      ;
; -0.541 ; ram_process_count[1] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.481      ;
; -0.535 ; dds_step_count[1]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.041      ; 1.563      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[5]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.535 ; ram_process_count[0] ; write_ram_address[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.472      ;
; -0.528 ; dds_step_count[0]    ; LED_SDI[0]~reg0         ; dds_step_to_next_freq_sampled ; clk_system  ; 1.000        ; 0.041      ; 1.556      ;
; -0.522 ; write_ram_address[0] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.476      ;
; -0.516 ; write_ram_address[1] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.470      ;
; -0.513 ; write_ram_address[3] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.467      ;
; -0.512 ; write_ram_address[1] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.466      ;
; -0.504 ; write_ram_address[3] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.458      ;
; -0.501 ; write_ram_address[0] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.455      ;
; -0.498 ; write_ram_address[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.452      ;
; -0.495 ; ram_process_count[1] ; dds_ram_wraddress[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.432      ;
; -0.493 ; ram_process_count[0] ; dds_ram_wraddress[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.430      ;
; -0.486 ; ram_process_count[0] ; dds_ram_wraddress[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.423      ;
; -0.485 ; ram_process_count[1] ; dds_ram_wraddress[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.422      ;
; -0.472 ; ram_process_count[0] ; dds_ram_data_in[9]      ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.416      ;
; -0.472 ; ram_process_count[1] ; dds_ram_data_in[9]      ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.416      ;
; -0.472 ; ram_process_count[0] ; dds_ram_data_in[13]     ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.416      ;
; -0.472 ; ram_process_count[1] ; dds_ram_data_in[13]     ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.416      ;
; -0.472 ; ram_process_count[0] ; dds_ram_data_in[8]      ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.416      ;
; -0.472 ; ram_process_count[1] ; dds_ram_data_in[8]      ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.416      ;
; -0.472 ; ram_process_count[0] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.416      ;
; -0.472 ; ram_process_count[1] ; dds_ram_data_in[15]     ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.416      ;
; -0.472 ; ram_process_count[0] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.416      ;
; -0.472 ; ram_process_count[1] ; dds_ram_data_in[14]     ; clk_system                    ; clk_system  ; 1.000        ; -0.043     ; 1.416      ;
; -0.463 ; write_ram_address[0] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.417      ;
; -0.455 ; write_ram_address[2] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.409      ;
; -0.449 ; write_ram_address[3] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.403      ;
; -0.447 ; write_ram_address[1] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.401      ;
; -0.445 ; write_ram_address[3] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.399      ;
; -0.440 ; write_ram_address[5] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.394      ;
; -0.435 ; ram_process_count[0] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.375      ;
; -0.435 ; ram_process_count[0] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.375      ;
; -0.435 ; ram_process_count[0] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.375      ;
; -0.435 ; ram_process_count[0] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.375      ;
; -0.435 ; ram_process_count[0] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.375      ;
; -0.435 ; ram_process_count[0] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.375      ;
; -0.435 ; ram_process_count[0] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.375      ;
; -0.435 ; ram_process_count[0] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.375      ;
; -0.435 ; write_ram_address[1] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.389      ;
; -0.434 ; write_ram_address[2] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.388      ;
; -0.431 ; ram_process_count[2] ; number_lines_in_ram[8]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.371      ;
; -0.431 ; ram_process_count[2] ; number_lines_in_ram[9]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.371      ;
; -0.431 ; ram_process_count[2] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.371      ;
; -0.431 ; ram_process_count[2] ; number_lines_in_ram[3]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.371      ;
; -0.431 ; ram_process_count[2] ; number_lines_in_ram[4]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.371      ;
; -0.431 ; ram_process_count[2] ; number_lines_in_ram[6]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.371      ;
; -0.431 ; ram_process_count[2] ; number_lines_in_ram[5]  ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.371      ;
; -0.431 ; ram_process_count[2] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.047     ; 1.371      ;
; -0.431 ; write_ram_address[5] ; number_lines_in_ram[10] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.385      ;
; -0.430 ; write_ram_address[4] ; number_lines_in_ram[11] ; clk_system                    ; clk_system  ; 1.000        ; -0.033     ; 1.384      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[0]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[1]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[2]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[3]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[4]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[5]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[8]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[13]   ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.422 ; ram_process_count[3] ; write_ram_address[14]   ; clk_system                    ; clk_system  ; 1.000        ; -0.050     ; 1.359      ;
; -0.404 ; ram_process_count[0] ; dds_ram_wraddress[12]   ; clk_system                    ; clk_system  ; 1.000        ; -0.042     ; 1.349      ;
; -0.404 ; ram_process_count[0] ; dds_ram_wraddress[11]   ; clk_system                    ; clk_system  ; 1.000        ; -0.042     ; 1.349      ;
; -0.404 ; ram_process_count[0] ; dds_ram_wraddress[10]   ; clk_system                    ; clk_system  ; 1.000        ; -0.042     ; 1.349      ;
; -0.404 ; ram_process_count[0] ; dds_ram_wraddress[9]    ; clk_system                    ; clk_system  ; 1.000        ; -0.042     ; 1.349      ;
; -0.404 ; ram_process_count[0] ; dds_ram_wraddress[7]    ; clk_system                    ; clk_system  ; 1.000        ; -0.042     ; 1.349      ;
; -0.404 ; ram_process_count[0] ; dds_ram_wraddress[6]    ; clk_system                    ; clk_system  ; 1.000        ; -0.042     ; 1.349      ;
+--------+----------------------+-------------------------+-------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_ram_wrclock'                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; -0.893 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.605      ; 2.007      ;
; -0.893 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.605      ; 2.007      ;
; -0.892 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.607      ; 2.008      ;
; -0.878 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.985      ;
; -0.878 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.985      ;
; -0.877 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.986      ;
; -0.861 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.968      ;
; -0.861 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.968      ;
; -0.860 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.969      ;
; -0.854 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.609      ; 1.972      ;
; -0.854 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.609      ; 1.972      ;
; -0.853 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.611      ; 1.973      ;
; -0.825 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.932      ;
; -0.825 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.932      ;
; -0.824 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.933      ;
; -0.824 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.605      ; 1.938      ;
; -0.824 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.605      ; 1.938      ;
; -0.823 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.607      ; 1.939      ;
; -0.822 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.597      ; 1.928      ;
; -0.822 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.597      ; 1.928      ;
; -0.821 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.599      ; 1.929      ;
; -0.808 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.915      ;
; -0.808 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.915      ;
; -0.807 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.916      ;
; -0.799 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.906      ;
; -0.799 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.906      ;
; -0.798 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a39~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.907      ;
; -0.792 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.599      ; 1.900      ;
; -0.792 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.599      ; 1.900      ;
; -0.791 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.601      ; 1.901      ;
; -0.790 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.897      ;
; -0.790 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.897      ;
; -0.789 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.898      ;
; -0.787 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.605      ; 1.901      ;
; -0.787 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.605      ; 1.901      ;
; -0.786 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a42~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.607      ; 1.902      ;
; -0.785 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.609      ; 1.903      ;
; -0.785 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.609      ; 1.903      ;
; -0.784 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a54~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.611      ; 1.904      ;
; -0.783 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.607      ; 1.899      ;
; -0.783 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.607      ; 1.899      ;
; -0.782 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.609      ; 1.900      ;
; -0.777 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.886      ;
; -0.777 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.886      ;
; -0.776 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.602      ; 1.887      ;
; -0.768 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.591      ; 1.868      ;
; -0.768 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_we_reg        ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.591      ; 1.868      ;
; -0.767 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.593      ; 1.869      ;
; -0.765 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.596      ; 1.870      ;
; -0.765 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.596      ; 1.870      ;
; -0.764 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a47~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.871      ;
; -0.761 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.595      ; 1.865      ;
; -0.761 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.595      ; 1.865      ;
; -0.760 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.597      ; 1.866      ;
; -0.756 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.599      ; 1.864      ;
; -0.756 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.599      ; 1.864      ;
; -0.755 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.601      ; 1.865      ;
; -0.753 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.597      ; 1.859      ;
; -0.753 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.597      ; 1.859      ;
; -0.752 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.599      ; 1.860      ;
; -0.746 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.604      ; 1.859      ;
; -0.746 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.604      ; 1.859      ;
; -0.746 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.605      ; 1.860      ;
; -0.746 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.605      ; 1.860      ;
; -0.745 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.606      ; 1.860      ;
; -0.745 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a62~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.607      ; 1.861      ;
; -0.737 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.844      ;
; -0.737 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.598      ; 1.844      ;
; -0.736 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.593      ; 1.838      ;
; -0.736 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.593      ; 1.838      ;
; -0.736 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.845      ;
; -0.735 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.595      ; 1.839      ;
; -0.733 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.608      ; 1.850      ;
; -0.733 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.608      ; 1.850      ;
; -0.732 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.610      ; 1.851      ;
; -0.732 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.841      ;
; -0.732 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.841      ;
; -0.731 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.602      ; 1.842      ;
; -0.724 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.833      ;
; -0.724 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.600      ; 1.833      ;
; -0.723 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a15~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.602      ; 1.834      ;
; -0.723 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.599      ; 1.831      ;
; -0.723 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.599      ; 1.831      ;
; -0.722 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a59~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.601      ; 1.832      ;
; -0.720 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.607      ; 1.836      ;
; -0.720 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.607      ; 1.836      ;
; -0.719 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a53~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.609      ; 1.837      ;
; -0.719 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.605      ; 1.833      ;
; -0.719 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.605      ; 1.833      ;
; -0.719 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.593      ; 1.821      ;
; -0.719 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.593      ; 1.821      ;
; -0.718 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a63~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.607      ; 1.834      ;
; -0.718 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.595      ; 1.822      ;
; -0.715 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.609      ; 1.833      ;
; -0.715 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.609      ; 1.833      ;
; -0.714 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a52~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.611      ; 1.834      ;
; -0.714 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.610      ; 1.833      ;
; -0.714 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_we_reg       ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.610      ; 1.833      ;
; -0.713 ; dds_ram_wraddress[14] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a34~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.612      ; 1.834      ;
; -0.712 ; dds_ram_wraddress[13] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; 0.500        ; 0.604      ; 1.825      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dds_step_to_next_freq_sampled'                                                                                               ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.201 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.153      ;
; -0.161 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.113      ;
; -0.156 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.108      ;
; -0.133 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.085      ;
; -0.107 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.059      ;
; -0.099 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.051      ;
; -0.093 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.045      ;
; -0.092 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.044      ;
; -0.088 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.040      ;
; -0.077 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.029      ;
; -0.065 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.017      ;
; -0.051 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.003      ;
; -0.039 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.991      ;
; -0.035 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.987      ;
; -0.031 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.983      ;
; -0.025 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.977      ;
; -0.024 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.976      ;
; -0.022 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.974      ;
; -0.020 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.972      ;
; -0.016 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.968      ;
; -0.009 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.961      ;
; 0.003  ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.949      ;
; 0.017  ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.935      ;
; 0.029  ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.029  ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.923      ;
; 0.033  ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.919      ;
; 0.036  ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.916      ;
; 0.037  ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.915      ;
; 0.043  ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.909      ;
; 0.044  ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.908      ;
; 0.046  ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.906      ;
; 0.048  ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.048  ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.904      ;
; 0.052  ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.900      ;
; 0.058  ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.894      ;
; 0.059  ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.893      ;
; 0.071  ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.881      ;
; 0.084  ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.868      ;
; 0.085  ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.867      ;
; 0.093  ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.859      ;
; 0.097  ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.097  ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.855      ;
; 0.100  ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.852      ;
; 0.101  ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.851      ;
; 0.104  ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.848      ;
; 0.105  ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.847      ;
; 0.111  ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.841      ;
; 0.112  ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.840      ;
; 0.114  ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.838      ;
; 0.114  ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.838      ;
; 0.116  ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.116  ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.836      ;
; 0.120  ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.832      ;
; 0.126  ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.826      ;
; 0.127  ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.825      ;
; 0.152  ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.800      ;
; 0.153  ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.799      ;
; 0.164  ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.788      ;
; 0.165  ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.165  ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.787      ;
; 0.182  ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.770      ;
; 0.182  ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.770      ;
; 0.194  ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.194  ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.758      ;
; 0.195  ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.757      ;
; 0.306  ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.646      ;
; 0.386  ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.566      ;
; 0.388  ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.564      ;
; 0.388  ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.564      ;
; 0.397  ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.555      ;
; 0.398  ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.554      ;
; 0.400  ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.400  ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.552      ;
; 0.401  ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.551      ;
; 0.409  ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.543      ;
; 0.412  ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.540      ;
; 0.483  ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.469      ;
; 0.593  ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 0.359      ;
+--------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                  ; Launch Clock                                                                                 ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.015 ; clk_system                                                                                   ; clk_system               ; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.003      ; 0.307      ;
; 0.178 ; count[2]                                                                                     ; count[2]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.184 ; dds_master_reset~reg0                                                                        ; dds_master_reset~reg0    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; count[0]                                                                                     ; count[0]                 ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; \process_1:count[0]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; dac_wr_pin~reg0                                                                              ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; \process_6:main_count[1]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; dds_io_update~reg0                                                                           ; dds_io_update~reg0       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; \process_7:count[2]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; \process_6:main_count[0]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; \process_7:count[0]                                                                          ; \process_7:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; \process_6:main_amplitude_var[1]                                                             ; dac_out[1]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.199 ; \process_6:main_amplitude_var[9]                                                             ; dac_out[9]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.204 ; \process_6:main_count[1]                                                                     ; \process_6:main_count[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.326      ;
; 0.256 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[41]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 0.550      ;
; 0.259 ; \process_6:main_amplitude_var[6]                                                             ; dac_out[6]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.381      ;
; 0.260 ; \process_6:main_amplitude_var[10]                                                            ; dac_out[10]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.262 ; \process_6:main_amplitude_var[0]                                                             ; dac_out[0]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.384      ;
; 0.263 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[35]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 0.557      ;
; 0.268 ; \process_6:main_amplitude_var[12]                                                            ; dac_out[12]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; \process_6:main_count[0]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.391      ;
; 0.270 ; main_frequency_var[7]                                                                        ; main_frequency[7]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.598      ;
; 0.270 ; \process_6:main_count[0]                                                                     ; \process_6:main_count[1] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.392      ;
; 0.271 ; \process_6:main_amplitude_var[5]                                                             ; dac_out[5]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.393      ;
; 0.272 ; \process_6:main_amplitude_var[13]                                                            ; dac_out[13]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; \process_7:count[1]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; old_freq[23]                                                                                 ; adder_input[23]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; old_freq[28]                                                                                 ; adder_input[28]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; old_freq[41]                                                                                 ; adder_input[41]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; main_count[1]                                                                                ; main_count[1]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.403      ;
; 0.286 ; adder_input[30]                                                                              ; comparer_dataa2[30]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.601      ;
; 0.288 ; adder_input[8]                                                                               ; comparer_dataa2[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.602      ;
; 0.289 ; adder_input[23]                                                                              ; comparer_dataa2[23]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.604      ;
; 0.291 ; adder_input[44]                                                                              ; comparer_dataa2[44]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.605      ;
; 0.295 ; adder_input[11]                                                                              ; comparer_dataa2[11]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.609      ;
; 0.296 ; sub_count[3]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; sub_count[5]                                                                                 ; sub_count[5]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; main_count[5]                                                                                ; main_count[5]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.427      ;
; 0.297 ; sub_count[6]                                                                                 ; sub_count[6]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; sub_count[9]                                                                                 ; sub_count[9]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; sub_count[4]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; sub_count[8]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.299 ; old_amp[11]                                                                                  ; amp_adder_input[11]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; sub_count[10]                                                                                ; sub_count[10]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.428      ;
; 0.300 ; old_amp[10]                                                                                  ; amp_adder_input[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; old_amp[8]                                                                                   ; amp_adder_input[8]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; count_delay[3]                                                                               ; count_delay[3]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; count_delay[13]                                                                              ; count_delay[13]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; sub_count[15]                                                                                ; sub_count[15]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; adder_input[9]                                                                               ; comparer_dataa2[9]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.617      ;
; 0.303 ; count_delay[1]                                                                               ; count_delay[1]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[5]                                                                               ; count_delay[5]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; count_delay[11]                                                                              ; count_delay[11]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; sub_count[1]                                                                                 ; sub_count[1]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[11]                                                                                ; sub_count[11]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sub_count[13]                                                                                ; sub_count[13]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; adder_input[46]                                                                              ; comparer_dataa2[46]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.618      ;
; 0.304 ; count_delay[2]                                                                               ; count_delay[2]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; count_delay[7]                                                                               ; count_delay[7]           ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; adder_input[10]                                                                              ; comparer_dataa2[10]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.619      ;
; 0.305 ; adder_input[45]                                                                              ; comparer_dataa2[45]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.619      ;
; 0.305 ; adder_input[47]                                                                              ; comparer_dataa2[47]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.619      ;
; 0.305 ; count_delay[12]                                                                              ; count_delay[12]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; count_delay[10]                                                                              ; count_delay[10]          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; sub_count[14]                                                                                ; sub_count[14]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; old_amp[1]                                                                                   ; amp_adder_input[1]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; sub_count[12]                                                                                ; sub_count[12]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; sub_count[0]                                                                                 ; sub_count[0]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.437      ;
; 0.310 ; adder_input[43]                                                                              ; comparer_dataa2[43]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.624      ;
; 0.312 ; adder_input[29]                                                                              ; comparer_dataa2[29]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.627      ;
; 0.316 ; adder_input[40]                                                                              ; comparer_dataa2[40]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.630      ;
; 0.318 ; \process_6:main_count[1]                                                                     ; dac_wr_pin~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.440      ;
; 0.319 ; sub_count[1]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.637      ;
; 0.319 ; adder_input[7]                                                                               ; comparer_dataa2[7]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.633      ;
; 0.322 ; sub_count[1]                                                                                 ; sub_count[4]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.640      ;
; 0.328 ; \process_7:count[0]                                                                          ; \process_7:count[2]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.329 ; main_frequency_var[11]                                                                       ; main_frequency[11]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.657      ;
; 0.334 ; \process_6:main_amplitude_var[2]                                                             ; dac_out[2]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.456      ;
; 0.334 ; \process_6:main_amplitude_var[8]                                                             ; dac_out[8]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; \process_6:main_amplitude_var[4]                                                             ; dac_out[4]~reg0          ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.457      ;
; 0.337 ; old_freq[6]                                                                                  ; main_frequency_var[6]    ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.642      ;
; 0.337 ; main_frequency_var[21]                                                                       ; main_frequency[21]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.665      ;
; 0.338 ; adder_input[0]                                                                               ; comparer_dataa2[0]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.483      ;
; 0.339 ; adder_input[5]                                                                               ; comparer_dataa2[5]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.484      ;
; 0.344 ; \process_6:main_amplitude_var[11]                                                            ; dac_out[11]~reg0         ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.345 ; main_frequency_var[5]                                                                        ; main_frequency[5]        ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.673      ;
; 0.347 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[40]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 0.641      ;
; 0.351 ; \process_7:count[4]                                                                          ; \process_7:count[4]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.472      ;
; 0.351 ; main_frequency[52]                                                                           ; old_freq[52]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.656      ;
; 0.351 ; main_frequency[45]                                                                           ; comparer_dataa[45]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.664      ;
; 0.352 ; adder_input[1]                                                                               ; comparer_dataa2[1]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.497      ;
; 0.354 ; adder_input[3]                                                                               ; comparer_dataa2[3]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.499      ;
; 0.354 ; \process_7:count[4]                                                                          ; clk_system               ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.356 ; sub_count[7]                                                                                 ; sub_count[8]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.678      ;
; 0.357 ; adder_input[2]                                                                               ; comparer_dataa2[2]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.502      ;
; 0.357 ; main_count[3]                                                                                ; main_count[3]            ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.480      ;
; 0.358 ; adder_input[4]                                                                               ; comparer_dataa2[4]       ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.503      ;
; 0.363 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; adder_step[36]           ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 0.656      ;
; 0.364 ; sub_count[2]                                                                                 ; sub_count[3]             ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.686      ;
; 0.364 ; \process_1:count[2]                                                                          ; \process_1:count[0]      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.493      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------+----------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_system'                                                                                         ;
+-------+-----------------------+------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------+-----------------+-------------+--------------+------------+------------+
; 0.127 ; dds_ram_wrclock       ; dds_ram_wrclock        ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.236      ; 1.572      ;
; 0.179 ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; LED_LE~reg0           ; LED_LE~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[3]       ; count_serial[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[4]       ; count_serial[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[1]       ; count_serial[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[2]       ; count_serial[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; count_serial[0]       ; count_serial[0]        ; clk_system      ; clk_system  ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; fifo_dds_rd_en        ; fifo_dds_rd_en         ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_process_count[3]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram_process_count[2]  ; ram_process_count[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; fifo_dds_rd_clk       ; fifo_dds_rd_clk        ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; dds_ram_wren          ; dds_ram_wren           ; clk_system      ; clk_system  ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; ram_process_count[0]  ; ram_process_count[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.314      ;
; 0.231 ; ram_process_count[2]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.351      ;
; 0.233 ; ram_process_count[2]  ; ram_process_count[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.353      ;
; 0.288 ; write_ram_address[8]  ; dds_ram_wraddress[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.408      ;
; 0.304 ; write_ram_address[5]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; write_ram_address[14] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[2]  ; write_ram_address[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; write_ram_address[1]  ; write_ram_address[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; write_ram_address[13] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[12] ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[10] ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[9]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[7]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; write_ram_address[4]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; write_ram_address[11] ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[8]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; write_ram_address[6]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.427      ;
; 0.317 ; write_ram_address[0]  ; write_ram_address[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.437      ;
; 0.336 ; count_serial[1]       ; count_serial[2]        ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.456      ;
; 0.345 ; ram_process_count[0]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.465      ;
; 0.350 ; ram_process_count[1]  ; ram_process_count[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.470      ;
; 0.352 ; ram_process_count[0]  ; ram_process_count[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.472      ;
; 0.353 ; ram_process_count[1]  ; ram_process_count[3]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.473      ;
; 0.363 ; ram_process_count[0]  ; ram_process_count[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.483      ;
; 0.370 ; count_serial[4]       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.234      ; 0.688      ;
; 0.381 ; count_serial[1]       ; LED_LE~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.501      ;
; 0.387 ; ram_process_count[2]  ; ram_process_count[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.507      ;
; 0.388 ; ram_process_count[2]  ; fifo_dds_rd_en         ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.508      ;
; 0.405 ; ram_process_count[3]  ; ram_process_count[0]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.525      ;
; 0.411 ; write_ram_address[14] ; dds_ram_wraddress[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.039      ; 0.534      ;
; 0.412 ; count_serial[0]       ; count_serial[2]        ; clk_system      ; clk_system  ; 0.000        ; -0.153     ; 0.343      ;
; 0.415 ; count_serial[4]       ; LED_LE~reg0            ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.535      ;
; 0.430 ; ram_process_count[3]  ; fifo_dds_rd_en         ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.550      ;
; 0.436 ; write_ram_address[13] ; dds_ram_wraddress[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.039      ; 0.559      ;
; 0.442 ; count_serial[3]       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.232      ; 0.758      ;
; 0.444 ; count_serial[1]       ; count_serial[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.038      ; 0.566      ;
; 0.444 ; write_ram_address[4]  ; dds_ram_wraddress[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.564      ;
; 0.453 ; write_ram_address[5]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; write_ram_address[1]  ; write_ram_address[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; count_serial[4]       ; LED_CLK~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[13] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[9]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[3]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; write_ram_address[7]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; write_ram_address[11] ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; write_ram_address[4]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[0]  ; write_ram_address[1]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[12] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; write_ram_address[10] ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; write_ram_address[8]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; write_ram_address[6]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; write_ram_address[2]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; write_ram_address[4]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[0]  ; write_ram_address[2]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[12] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; write_ram_address[10] ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; write_ram_address[8]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; write_ram_address[6]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.588      ;
; 0.484 ; count_serial[2]       ; LED_SDI[0]~reg0        ; clk_system      ; clk_system  ; 0.000        ; 0.234      ; 0.802      ;
; 0.489 ; count_serial[4]       ; count_serial[1]        ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.609      ;
; 0.509 ; count_serial[2]       ; LED_CLK~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.629      ;
; 0.516 ; write_ram_address[5]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.636      ;
; 0.518 ; write_ram_address[3]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; write_ram_address[9]  ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; write_ram_address[7]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; write_ram_address[11] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; write_ram_address[5]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; write_ram_address[1]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; count_serial[2]       ; count_serial[3]        ; clk_system      ; clk_system  ; 0.000        ; 0.038      ; 0.643      ;
; 0.521 ; count_serial[0]       ; count_serial[1]        ; clk_system      ; clk_system  ; 0.000        ; -0.153     ; 0.452      ;
; 0.521 ; write_ram_address[3]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; write_ram_address[9]  ; write_ram_address[12]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; write_ram_address[7]  ; write_ram_address[10]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; count_serial[1]       ; LED_CLK~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; write_ram_address[11] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; count_serial[2]       ; count_serial[4]        ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.644      ;
; 0.529 ; write_ram_address[2]  ; write_ram_address[5]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; ram_process_count[3]  ; number_lines_in_ram[7] ; clk_system      ; clk_system  ; 0.000        ; 0.241      ; 0.855      ;
; 0.530 ; write_ram_address[4]  ; write_ram_address[7]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; write_ram_address[10] ; write_ram_address[13]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; write_ram_address[8]  ; write_ram_address[11]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; write_ram_address[6]  ; write_ram_address[9]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; write_ram_address[2]  ; write_ram_address[6]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; write_ram_address[4]  ; write_ram_address[8]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; write_ram_address[0]  ; write_ram_address[4]   ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; write_ram_address[10] ; write_ram_address[14]  ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; ram_process_count[1]  ; fifo_dds_rd_en         ; clk_system      ; clk_system  ; 0.000        ; 0.036      ; 0.654      ;
+-------+-----------------------+------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_step_to_next_freq_sampled'                                                                                               ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.195 ; dds_step_count[0]  ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.314      ;
; 0.279 ; dds_step_count[11] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.398      ;
; 0.306 ; dds_step_count[6]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; dds_step_count[5]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; dds_step_count[2]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.426      ;
; 0.309 ; dds_step_count[9]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.428      ;
; 0.312 ; dds_step_count[1]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.431      ;
; 0.319 ; dds_step_count[4]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.438      ;
; 0.319 ; dds_step_count[3]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.438      ;
; 0.319 ; dds_step_count[8]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.438      ;
; 0.320 ; dds_step_count[7]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.439      ;
; 0.325 ; dds_step_count[10] ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.444      ;
; 0.393 ; dds_step_count[0]  ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.512      ;
; 0.455 ; dds_step_count[6]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; dds_step_count[2]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.575      ;
; 0.465 ; dds_step_count[5]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; dds_step_count[1]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.584      ;
; 0.467 ; dds_step_count[9]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; dds_step_count[4]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[8]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[5]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; dds_step_count[1]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.587      ;
; 0.470 ; dds_step_count[9]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.589      ;
; 0.474 ; dds_step_count[10] ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.593      ;
; 0.477 ; dds_step_count[3]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.596      ;
; 0.478 ; dds_step_count[7]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.597      ;
; 0.480 ; dds_step_count[3]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.599      ;
; 0.481 ; dds_step_count[7]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.600      ;
; 0.518 ; dds_step_count[6]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; dds_step_count[2]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.638      ;
; 0.521 ; dds_step_count[6]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; dds_step_count[2]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.641      ;
; 0.531 ; dds_step_count[4]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; dds_step_count[8]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; dds_step_count[5]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; dds_step_count[1]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.650      ;
; 0.534 ; dds_step_count[4]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; dds_step_count[8]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; dds_step_count[5]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; dds_step_count[1]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.653      ;
; 0.543 ; dds_step_count[3]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.662      ;
; 0.544 ; dds_step_count[7]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.663      ;
; 0.545 ; dds_step_count[0]  ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.664      ;
; 0.546 ; dds_step_count[3]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.665      ;
; 0.547 ; dds_step_count[7]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.666      ;
; 0.548 ; dds_step_count[0]  ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.667      ;
; 0.584 ; dds_step_count[6]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.703      ;
; 0.585 ; dds_step_count[2]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.704      ;
; 0.587 ; dds_step_count[6]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.706      ;
; 0.588 ; dds_step_count[2]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.707      ;
; 0.597 ; dds_step_count[4]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; dds_step_count[5]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; dds_step_count[1]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.716      ;
; 0.600 ; dds_step_count[4]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; dds_step_count[5]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.600 ; dds_step_count[1]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.719      ;
; 0.609 ; dds_step_count[3]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.728      ;
; 0.611 ; dds_step_count[0]  ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.730      ;
; 0.612 ; dds_step_count[3]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.731      ;
; 0.614 ; dds_step_count[0]  ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.733      ;
; 0.651 ; dds_step_count[2]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.770      ;
; 0.654 ; dds_step_count[2]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.773      ;
; 0.663 ; dds_step_count[4]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.663 ; dds_step_count[1]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.782      ;
; 0.666 ; dds_step_count[4]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.666 ; dds_step_count[1]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.785      ;
; 0.675 ; dds_step_count[3]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.794      ;
; 0.677 ; dds_step_count[0]  ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.796      ;
; 0.678 ; dds_step_count[3]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.797      ;
; 0.680 ; dds_step_count[0]  ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.799      ;
; 0.717 ; dds_step_count[2]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.836      ;
; 0.720 ; dds_step_count[2]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.839      ;
; 0.729 ; dds_step_count[1]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.848      ;
; 0.732 ; dds_step_count[1]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.851      ;
; 0.743 ; dds_step_count[0]  ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.862      ;
; 0.746 ; dds_step_count[0]  ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.865      ;
; 0.809 ; dds_step_count[0]  ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.928      ;
; 0.812 ; dds_step_count[0]  ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.035      ; 0.931      ;
+-------+--------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram_wrclock'                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                      ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.346 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.718      ;
; 0.351 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.751      ; 0.726      ;
; 0.354 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.725      ;
; 0.354 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.726      ;
; 0.354 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.727      ;
; 0.361 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.732      ;
; 0.362 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.734      ;
; 0.364 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.746      ; 0.734      ;
; 0.371 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.744      ; 0.739      ;
; 0.372 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a25~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.750      ; 0.746      ;
; 0.372 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.743      ;
; 0.374 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a41~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.751      ; 0.749      ;
; 0.374 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.744      ; 0.742      ;
; 0.374 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.747      ;
; 0.374 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.744      ; 0.742      ;
; 0.376 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.745      ;
; 0.376 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.748      ;
; 0.379 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.750      ; 0.753      ;
; 0.379 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.752      ;
; 0.381 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.752      ;
; 0.381 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.753      ;
; 0.382 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.753      ;
; 0.382 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.755      ;
; 0.384 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.753      ;
; 0.384 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.743      ; 0.751      ;
; 0.385 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.756      ;
; 0.387 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.756      ;
; 0.388 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.759      ;
; 0.388 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.761      ;
; 0.390 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.761      ;
; 0.391 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.744      ; 0.759      ;
; 0.393 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.765      ;
; 0.394 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.767      ;
; 0.394 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.767      ;
; 0.395 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.768      ;
; 0.396 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.765      ;
; 0.396 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.769      ;
; 0.396 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.768      ;
; 0.397 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.766      ;
; 0.397 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.768      ;
; 0.398 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.771      ;
; 0.399 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.746      ; 0.769      ;
; 0.399 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.771      ;
; 0.401 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.744      ; 0.769      ;
; 0.403 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.772      ;
; 0.404 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.773      ;
; 0.405 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.778      ;
; 0.406 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.778      ;
; 0.408 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.780      ;
; 0.409 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.781      ;
; 0.409 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.781      ;
; 0.410 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.782      ;
; 0.411 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.783      ;
; 0.414 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.750      ; 0.788      ;
; 0.414 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.746      ; 0.784      ;
; 0.418 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.790      ;
; 0.419 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.791      ;
; 0.420 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.792      ;
; 0.422 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.794      ;
; 0.426 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.795      ;
; 0.427 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a19~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.751      ; 0.802      ;
; 0.429 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.800      ;
; 0.431 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.746      ; 0.801      ;
; 0.433 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.805      ;
; 0.438 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.744      ; 0.806      ;
; 0.442 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a36~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.756      ; 0.822      ;
; 0.444 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a58~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.753      ; 0.821      ;
; 0.445 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a24~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.756      ; 0.825      ;
; 0.445 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.814      ;
; 0.449 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.744      ; 0.817      ;
; 0.449 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.740      ; 0.813      ;
; 0.450 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.823      ;
; 0.458 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.830      ;
; 0.459 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a12~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.753      ; 0.836      ;
; 0.466 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.835      ;
; 0.467 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.740      ; 0.831      ;
; 0.468 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.737      ; 0.829      ;
; 0.468 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.837      ;
; 0.470 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a14~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.752      ; 0.846      ;
; 0.473 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.846      ;
; 0.474 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.745      ; 0.843      ;
; 0.474 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a9~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.737      ; 0.835      ;
; 0.477 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.849      ;
; 0.478 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.750      ; 0.852      ;
; 0.478 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.754      ; 0.856      ;
; 0.478 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.851      ;
; 0.480 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.852      ;
; 0.480 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.754      ; 0.858      ;
; 0.480 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.748      ; 0.852      ;
; 0.482 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a30~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.750      ; 0.856      ;
; 0.482 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a29~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.755      ; 0.861      ;
; 0.482 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.743      ; 0.849      ;
; 0.482 ; dds_ram_wraddress[12] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~porta_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.747      ; 0.853      ;
; 0.483 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a26~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.740      ; 0.847      ;
; 0.484 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.740      ; 0.848      ;
; 0.486 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.742      ; 0.852      ;
; 0.487 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_datain_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.752      ; 0.863      ;
; 0.488 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a57~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.743      ; 0.855      ;
; 0.489 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a45~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.742      ; 0.855      ;
; 0.492 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a46~porta_address_reg0 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.749      ; 0.865      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_dds'                                                                                                                                                                                             ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.368 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.015      ; 0.517      ;
; 0.375 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.015      ; 0.524      ;
; 0.383 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.015      ; 0.532      ;
; 0.426 ; dds_step_count[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.186      ; 0.726      ;
; 0.463 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.152      ; 0.749      ;
; 0.469 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.636      ;
; 0.476 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.643      ;
; 0.480 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.647      ;
; 0.484 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.646      ;
; 0.486 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.648      ;
; 0.491 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.658      ;
; 0.495 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.662      ;
; 0.500 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.662      ;
; 0.501 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.668      ;
; 0.501 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.663      ;
; 0.504 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.027      ; 0.665      ;
; 0.509 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.676      ;
; 0.510 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.672      ;
; 0.511 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.678      ;
; 0.513 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.673      ;
; 0.515 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.677      ;
; 0.519 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.679      ;
; 0.521 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.688      ;
; 0.524 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.027      ; 0.685      ;
; 0.529 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.691      ;
; 0.532 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.027      ; 0.693      ;
; 0.537 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.699      ;
; 0.567 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.027      ; 0.728      ;
; 0.569 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.731      ;
; 0.573 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.140      ; 0.847      ;
; 0.624 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.015      ; 0.773      ;
; 0.626 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.788      ;
; 0.630 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.797      ;
; 0.634 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.140      ; 0.908      ;
; 0.636 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.796      ;
; 0.636 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.798      ;
; 0.640 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.030      ; 0.804      ;
; 0.643 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.803      ;
; 0.645 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.140      ; 0.919      ;
; 0.646 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.806      ;
; 0.647 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.030      ; 0.811      ;
; 0.648 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.815      ;
; 0.648 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.030      ; 0.812      ;
; 0.650 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.120     ; 0.664      ;
; 0.651 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.030      ; 0.815      ;
; 0.653 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.027      ; 0.814      ;
; 0.653 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.112     ; 0.675      ;
; 0.655 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.817      ;
; 0.655 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.817      ;
; 0.656 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.823      ;
; 0.657 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.817      ;
; 0.658 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.818      ;
; 0.658 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.818      ;
; 0.660 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a11~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.822      ;
; 0.661 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.027      ; 0.822      ;
; 0.661 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.120     ; 0.675      ;
; 0.662 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.822      ;
; 0.663 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.024      ; 0.821      ;
; 0.663 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.823      ;
; 0.663 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.112     ; 0.685      ;
; 0.664 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.824      ;
; 0.665 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.027      ; 0.826      ;
; 0.665 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.024      ; 0.823      ;
; 0.665 ; dds_step_count[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.827      ;
; 0.665 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.015      ; 0.814      ;
; 0.666 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.027      ; 0.827      ;
; 0.666 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a60~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.034      ; 0.834      ;
; 0.667 ; dds_step_count[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.022      ; 0.823      ;
; 0.667 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.120     ; 0.681      ;
; 0.667 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.015      ; 0.816      ;
; 0.670 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.024      ; 0.828      ;
; 0.671 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.022      ; 0.827      ;
; 0.673 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.030      ; 0.837      ;
; 0.674 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.015      ; 0.823      ;
; 0.676 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.024      ; 0.834      ;
; 0.676 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.112     ; 0.698      ;
; 0.679 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a40~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.024      ; 0.837      ;
; 0.682 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.844      ;
; 0.682 ; dds_step_count[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.022      ; 0.838      ;
; 0.683 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; -0.120     ; 0.697      ;
; 0.685 ; dds_step_count[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a61~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.022      ; 0.841      ;
; 0.685 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a43~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.847      ;
; 0.690 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a51~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.030      ; 0.854      ;
; 0.690 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.850      ;
; 0.691 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.851      ;
; 0.696 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a50~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.863      ;
; 0.697 ; dds_step_count[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.015      ; 0.846      ;
; 0.698 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.858      ;
; 0.700 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.862      ;
; 0.700 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a10~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.027      ; 0.861      ;
; 0.701 ; dds_step_count[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.861      ;
; 0.704 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.864      ;
; 0.705 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a4~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.028      ; 0.867      ;
; 0.705 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a44~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.865      ;
; 0.706 ; dds_step_count[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a37~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.873      ;
; 0.707 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a27~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.033      ; 0.874      ;
; 0.713 ; dds_step_count[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a56~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.021      ; 0.868      ;
; 0.714 ; dds_step_count[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a35~portb_address_reg0 ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.874      ;
; 0.716 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a8~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.026      ; 0.876      ;
; 0.716 ; dds_step_count[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; dds_step_to_next_freq_sampled ; clk_dds     ; 0.000        ; 0.015      ; 0.865      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                    ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.422 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 3.258      ; 3.785      ;
; 0.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0.000        ; 3.257      ; 4.004      ;
; 0.854 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.258      ; 3.737      ;
; 1.072 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]                 ; previous_operating_mode[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 3.257      ; 3.954      ;
; 2.464 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.872      ; 3.866      ;
; 2.478 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[1]                 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.871      ; 3.879      ;
; 3.602 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a48~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.059      ; 5.191      ;
; 3.613 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a33~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.908      ; 5.051      ;
; 3.650 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a16~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.108      ; 5.288      ;
; 3.699 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a0~portb_address_reg0  ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.029      ; 5.258      ;
; 3.744 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a49~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.269      ; 5.543      ;
; 3.855 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a32~portb_address_reg0 ; previous_operating_mode[0] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.151      ; 5.536      ;
; 3.957 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a17~portb_address_reg0 ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 2.158      ; 5.645      ;
; 3.964 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|ram_block1a1~portb_address_reg0  ; previous_operating_mode[1] ; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -0.500       ; 1.897      ; 5.391      ;
+-------+--------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'dds_step_to_next_freq_sampled'                                                                                                 ;
+--------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.804 ; dds_step_count[3]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.804 ; dds_step_count[3]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.756      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.765 ; dds_step_count[11]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.717      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.701 ; dds_step_count[2]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.653      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.681 ; dds_step_count[0]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.633      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.678 ; dds_step_count[1]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.630      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[6]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.612 ; dds_step_count[10]      ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.564      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[0]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[5]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[4]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[7]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[6]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[3]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[2]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[10] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[11] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[8]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[1]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.555 ; dds_step_count[7]       ; dds_step_count[9]  ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; -0.035     ; 1.507      ;
; -0.551 ; number_lines_in_ram[10] ; dds_step_count[0]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; 0.020      ; 1.558      ;
; -0.551 ; number_lines_in_ram[10] ; dds_step_count[5]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; 0.020      ; 1.558      ;
; -0.551 ; number_lines_in_ram[10] ; dds_step_count[4]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; 0.020      ; 1.558      ;
; -0.551 ; number_lines_in_ram[10] ; dds_step_count[7]  ; clk_system                    ; dds_step_to_next_freq_sampled ; 1.000        ; 0.020      ; 1.558      ;
+--------+-------------------------+--------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'dds_step_to_next_freq_sampled'                                                                                ;
+-------+-------------------------+--------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node            ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------+--------------+-------------------------------+--------------+------------+------------+
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.925 ; number_lines_in_ram[9]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.172      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.948 ; number_lines_in_ram[11] ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.195      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.966 ; number_lines_in_ram[8]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.213      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.969 ; number_lines_in_ram[3]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.216      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 0.970 ; number_lines_in_ram[6]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.217      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[4]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.028 ; number_lines_in_ram[5]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.275      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[6]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[3]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[2]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[10] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[11] ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[8]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[1]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.054 ; number_lines_in_ram[7]  ; dds_step_count[9]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; -0.046     ; 1.112      ;
; 1.114 ; number_lines_in_ram[10] ; dds_step_count[0]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.361      ;
; 1.114 ; number_lines_in_ram[10] ; dds_step_count[5]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.361      ;
; 1.114 ; number_lines_in_ram[10] ; dds_step_count[4]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.361      ;
; 1.114 ; number_lines_in_ram[10] ; dds_step_count[7]  ; clk_system   ; dds_step_to_next_freq_sampled ; 0.000        ; 0.143      ; 1.361      ;
+-------+-------------------------+--------------------+--------------+-------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                         ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                              ; -12.503   ; -0.366 ; -3.169   ; 0.925   ; -3.201              ;
;  clk_dds                                                                                      ; -3.467    ; 0.368  ; N/A      ; N/A     ; 3.211               ;
;  clk_system                                                                                   ; -3.410    ; 0.127  ; N/A      ; N/A     ; -1.487              ;
;  dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -12.503   ; 0.422  ; N/A      ; N/A     ; -0.821              ;
;  dds_ram_wrclock                                                                              ; -2.849    ; 0.346  ; N/A      ; N/A     ; -3.201              ;
;  dds_step_to_next_freq_sampled                                                                ; -1.747    ; 0.195  ; -3.169   ; 0.925   ; -1.487              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -8.835    ; -0.366 ; N/A      ; N/A     ; 15.634              ;
; Design-wide TNS                                                                               ; -5962.446 ; -0.366 ; -38.028  ; 0.0     ; -746.943            ;
;  clk_dds                                                                                      ; -186.023  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_system                                                                                   ; -149.691  ; 0.000  ; N/A      ; N/A     ; -105.577            ;
;  dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; -24.586   ; 0.000  ; N/A      ; N/A     ; -8.930              ;
;  dds_ram_wrclock                                                                              ; -437.493  ; 0.000  ; N/A      ; N/A     ; -614.592            ;
;  dds_step_to_next_freq_sampled                                                                ; -15.015   ; 0.000  ; -38.028  ; 0.000   ; -17.844             ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                              ; -5149.638 ; -0.366 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_LE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_OE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_osk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_drover              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; external_trigger        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; add_in[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_dds                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; dds_bus_in[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_SDI[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED_LE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_OE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_port[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_port[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_port[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_master_reset ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_osk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dds_io_update    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_drhold       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_drctl        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; f_pin[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dds_bus_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dds_bus_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tx_enable[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dac_out[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dac_out[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dac_out[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_out[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dac_wr_pin       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                                                                ; clk_dds                                                                                      ; 770      ; 0        ; 0        ; 0        ;
; clk_system                                                                                   ; clk_system                                                                                   ; 477      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                                                                              ; clk_system                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; clk_system                                                                                   ; 3        ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 11       ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 3        ; 3        ;
; clk_system                                                                                   ; dds_ram_wrclock                                                                              ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 78322    ; 0        ; 50226    ; 0        ;
; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 1        ; 1        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 22520    ; 22520    ; 13782    ; 13782    ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 31135    ; 0        ; 7390     ; 19409    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; dds_step_to_next_freq_sampled                                                                ; clk_dds                                                                                      ; 770      ; 0        ; 0        ; 0        ;
; clk_system                                                                                   ; clk_system                                                                                   ; 477      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                                                                              ; clk_system                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; clk_system                                                                                   ; 3        ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 11       ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; 0        ; 0        ; 3        ; 3        ;
; clk_system                                                                                   ; dds_ram_wrclock                                                                              ; 0        ; 0        ; 1664     ; 0        ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; 78       ; 0        ; 0        ; 0        ;
; clk_dds                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 78322    ; 0        ; 50226    ; 0        ;
; clk_system                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 1        ; 1        ; 0        ; 0        ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 22520    ; 22520    ; 13782    ; 13782    ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; 31135    ; 0        ; 7390     ; 19409    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_system                    ; dds_step_to_next_freq_sampled ; 108      ; 0        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 144      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                         ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_system                    ; dds_step_to_next_freq_sampled ; 108      ; 0        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 144      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 467   ; 467  ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                       ; Clock                                                                                        ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+
; clk_dds                                                                                      ; clk_dds                                                                                      ; Base      ; Constrained ;
; clk_system                                                                                   ; clk_system                                                                                   ; Base      ; Constrained ;
; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] ; Base      ; Constrained ;
; dds_ram_wrclock                                                                              ; dds_ram_wrclock                                                                              ; Base      ; Constrained ;
; dds_step_to_next_freq_sampled                                                                ; dds_step_to_next_freq_sampled                                                                ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; pll|altpll_component|auto_generated|pll1|clk[0]                                              ; Generated ; Constrained ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; add_in[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; LED_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_LE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_SDI[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_wr_pin       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_io_update    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_master_reset ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[22]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[23]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[24]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[25]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[26]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[27]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[28]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[29]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[30]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[31]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; add_in[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; add_in[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_in[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; LED_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_LE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_SDI[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_wr_pin       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_bus_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_io_update    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_master_reset ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[22]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[23]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[24]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[25]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[26]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[27]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[28]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[29]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[30]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dds_port[31]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_enable[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue May 24 10:03:52 2016
Info: Command: quartus_sta DDS_RIKEN_Test -c DDS_RIKEN
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS_RIKEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 8.000 -waveform {0.000 4.000} -name clk_dds clk_dds
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0]
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal9~0  from: datac  to: combout
    Info (332098): Cell: Equal9~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~32  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~33  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~33  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~34  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~35  from: dataa  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.503             -24.586 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -8.835           -5149.638 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.467            -186.023 clk_dds 
    Info (332119):    -3.410            -149.691 clk_system 
    Info (332119):    -2.849            -437.493 dds_ram_wrclock 
    Info (332119):    -1.747             -15.015 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.280              -0.280 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.436               0.000 clk_system 
    Info (332119):     0.466               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.495               0.000 dds_ram_wrclock 
    Info (332119):     0.781               0.000 clk_dds 
    Info (332119):     1.387               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332146): Worst-case recovery slack is -3.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.169             -38.028 dds_step_to_next_freq_sampled 
Info (332146): Worst-case removal slack is 2.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.257               0.000 dds_step_to_next_freq_sampled 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487            -105.577 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):    -0.595              -8.930 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.480               0.000 clk_dds 
    Info (332119):    15.658               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal9~0  from: datac  to: combout
    Info (332098): Cell: Equal9~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~32  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~33  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~33  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~34  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~35  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.082             -23.799 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -8.037           -4581.434 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.218            -134.399 clk_system 
    Info (332119):    -3.159            -170.057 clk_dds 
    Info (332119):    -2.664            -409.556 dds_ram_wrclock 
    Info (332119):    -1.492             -12.604 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -0.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.366              -0.366 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 clk_system 
    Info (332119):     0.418               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.521               0.000 dds_ram_wrclock 
    Info (332119):     0.716               0.000 clk_dds 
    Info (332119):     1.227               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332146): Worst-case recovery slack is -2.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.877             -34.524 dds_step_to_next_freq_sampled 
Info (332146): Worst-case removal slack is 2.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.020               0.000 dds_step_to_next_freq_sampled 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -614.592 dds_ram_wrclock 
    Info (332119):    -1.487            -105.577 clk_system 
    Info (332119):    -1.487             -17.844 dds_step_to_next_freq_sampled 
    Info (332119):    -0.821              -7.556 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.415               0.000 clk_dds 
    Info (332119):    15.634               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Equal9~0  from: datac  to: combout
    Info (332098): Cell: Equal9~0  from: datad  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~32  from: dataa  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~33  from: datab  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[16]~33  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~34  from: datac  to: combout
    Info (332098): Cell: ram1|altsyncram_component|auto_generated|mux3|result_node[17]~35  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.919
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.919              -9.615 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):    -3.880           -2190.167 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.157             -56.067 clk_dds 
    Info (332119):    -1.020             -27.179 clk_system 
    Info (332119):    -0.893            -123.891 dds_ram_wrclock 
    Info (332119):    -0.201              -0.678 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.015               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.127               0.000 clk_system 
    Info (332119):     0.195               0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.346               0.000 dds_ram_wrclock 
    Info (332119):     0.368               0.000 clk_dds 
    Info (332119):     0.422               0.000 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
Info (332146): Worst-case recovery slack is -0.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.804              -9.648 dds_step_to_next_freq_sampled 
Info (332146): Worst-case removal slack is 0.925
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.925               0.000 dds_step_to_next_freq_sampled 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -192.000 dds_ram_wrclock 
    Info (332119):    -1.000             -71.000 clk_system 
    Info (332119):    -1.000             -12.000 dds_step_to_next_freq_sampled 
    Info (332119):    -0.211              -1.286 dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|address_reg_b[0] 
    Info (332119):     3.211               0.000 clk_dds 
    Info (332119):    15.743               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 825 megabytes
    Info: Processing ended: Tue May 24 10:03:59 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


