#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000017fcfa6b7a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017fcfa72260 .scope module, "ALU_tb" "ALU_tb" 3 1;
 .timescale 0 0;
v0000017fcfa71dd0_0 .var/s "A", 31 0;
v0000017fcfa915d0_0 .var "ALUOp", 3 0;
v0000017fcfa91670_0 .net/s "ALURes", 31 0, v0000017fcfa6bb60_0;  1 drivers
v0000017fcf95c4d0_0 .var/s "B", 31 0;
v0000017fcf95c570_0 .var/i "errors", 31 0;
v0000017fcfa88750_0 .var/i "tests", 31 0;
S_0000017fcfa6ee30 .scope task, "check_result" "check_result" 3 22, 3 22 0, S_0000017fcfa72260;
 .timescale 0 0;
v0000017fcfa93560_0 .var/s "exp", 31 0;
v0000017fcf95ba90_0 .var/str "operation";
TD_ALU_tb.check_result ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017fcfa88750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017fcfa88750_0, 0, 32;
    %load/vec4 v0000017fcfa91670_0;
    %load/vec4 v0000017fcfa93560_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 25 "$display", "ERROR en %s: A=%0d, B=%0d, Esperado=%0d, Obtenido=%0d", v0000017fcf95ba90_0, v0000017fcfa71dd0_0, v0000017fcf95c4d0_0, v0000017fcfa93560_0, v0000017fcfa91670_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017fcf95c570_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000017fcf95c570_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 29 "$display", "OK: %s - A=%0d, B=%0d, Resultado=%0d", v0000017fcf95ba90_0, v0000017fcfa71dd0_0, v0000017fcf95c4d0_0, v0000017fcfa91670_0 {0 0 0};
T_0.1 ;
    %end;
S_0000017fcfa91440 .scope module, "dut" "ALU" 3 9, 4 1 0, S_0000017fcfa72260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 32 "ALURes";
v0000017fcfa6f3c0_0 .net/s "A", 31 0, v0000017fcfa71dd0_0;  1 drivers
v0000017fcfa6bac0_0 .net "ALUOp", 3 0, v0000017fcfa915d0_0;  1 drivers
v0000017fcfa6bb60_0 .var/s "ALURes", 31 0;
v0000017fcfa71d30_0 .net/s "B", 31 0, v0000017fcf95c4d0_0;  1 drivers
E_0000017fcfa8fb50 .event anyedge, v0000017fcfa6bac0_0, v0000017fcfa6f3c0_0, v0000017fcfa71d30_0;
    .scope S_0000017fcfa91440;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0000017fcfa91440;
T_2 ;
    %wait E_0000017fcfa8fb50;
    %load/vec4 v0000017fcfa6bac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v0000017fcfa6f3c0_0;
    %load/vec4 v0000017fcfa71d30_0;
    %add;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v0000017fcfa6f3c0_0;
    %load/vec4 v0000017fcfa71d30_0;
    %sub;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0000017fcfa6f3c0_0;
    %load/vec4 v0000017fcfa71d30_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0000017fcfa6f3c0_0;
    %load/vec4 v0000017fcfa71d30_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0000017fcfa6f3c0_0;
    %load/vec4 v0000017fcfa71d30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0000017fcfa6f3c0_0;
    %load/vec4 v0000017fcfa71d30_0;
    %xor;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0000017fcfa6f3c0_0;
    %load/vec4 v0000017fcfa71d30_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0000017fcfa6f3c0_0;
    %load/vec4 v0000017fcfa71d30_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0000017fcfa6f3c0_0;
    %load/vec4 v0000017fcfa71d30_0;
    %or;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0000017fcfa6f3c0_0;
    %load/vec4 v0000017fcfa71d30_0;
    %and;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000017fcfa71d30_0;
    %store/vec4 v0000017fcfa6bb60_0, 0, 32;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017fcfa72260;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fcf95c570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fcfa88750_0, 0, 32;
    %end;
    .thread T_3, $init;
    .scope S_0000017fcfa72260;
T_4 ;
    %vpi_call/w 3 35 "$dumpfile", "sim/ALU_tb.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017fcfa72260 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000017fcfa72260;
T_5 ;
    %vpi_call/w 3 41 "$display", "=== Iniciando simulaci\303\263n del ALU ===\012" {0 0 0};
    %vpi_call/w 3 44 "$display", "========== Test ADD (0000) ==========" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "ADD: 15 + 10";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 4294967281, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "ADD: -15 + 10";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 53 "$display", "========== Test SUB (1000) ==========" {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SUB: 20 - 5";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4294967281, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SUB: 5 - 20";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 62 "$display", "========== Test SLL (0001) - Desplazamiento a la izquierda ==========" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SLL: 4 << 2";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SLL: 1 << 3";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 71 "$display", "========== Test SLT (0010) - Comparaci\303\263n con signo ==========" {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SLT: 5 < 10";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SLT: 10 < 5";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SLT: -5 < 5";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 83 "$display", "========== Test SLTU (0011) - Comparaci\303\263n sin signo ==========" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SLTU: 5 < 10";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SLTU: 0xFFFFFFFF < 10 (unsigned)";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 92 "$display", "========== Test XOR (0100) - OR exclusivo ==========" {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "XOR: 0xAAAAAAAA ^ 0x55555555";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "XOR: 0xF0F0F0F0 ^ 0x0F0F0F0F";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 101 "$display", "========== Test SRL (0101) - Desplazamiento l\303\263gico a la derecha ==========" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SRL: 16 >> 2";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 268435455, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SRL: 0xFFFFFFFF >> 4 (l\303\263gico)";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 110 "$display", "========== Test SRA (1101) - Desplazamiento aritm\303\251tico a la derecha ==========" {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SRA: 16 >> 2 (positivo)";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "SRA: -16 >> 2 (negativo, mantiene signo)";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 119 "$display", "========== Test OR (0110) - OR bit a bit ==========" {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "OR: 0xAAAAAAAA | 0x55555555";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4026531855, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "OR: 0xF0000000 | 0x0000000F";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 128 "$display", "========== Test AND (0111) - AND bit a bit ==========" {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "AND: 0xFFFFFFFF & 0x55555555";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4042260480, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "AND: 0xF0F0F0F0 & 0xFFFF0000";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 137 "$display", "========== Test Pass B (1001) - Pasar valor de B ==========" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000017fcfa915d0_0, 0, 4;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "Pass B: Resultado = B (50)";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fcfa71dd0_0, 0, 32;
    %pushi/vec4 4294967271, 0, 32;
    %store/vec4 v0000017fcf95c4d0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4294967271, 0, 32;
    %store/vec4 v0000017fcfa93560_0, 0, 32;
    %pushi/str "Pass B: Resultado = B (-25)";
    %store/str v0000017fcf95ba90_0;
    %fork TD_ALU_tb.check_result, S_0000017fcfa6ee30;
    %join;
    %vpi_call/w 3 146 "$display", "\012=== Resumen de la simulaci\303\263n ===" {0 0 0};
    %vpi_call/w 3 147 "$display", "Tests ejecutados: %0d", v0000017fcfa88750_0 {0 0 0};
    %load/vec4 v0000017fcfa88750_0;
    %load/vec4 v0000017fcf95c570_0;
    %sub;
    %vpi_call/w 3 148 "$display", "Tests exitosos: %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 149 "$display", "Errores: %0d", v0000017fcf95c570_0 {0 0 0};
    %load/vec4 v0000017fcf95c570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call/w 3 152 "$display", "\012\302\241Todos los tests pasaron exitosamente!" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 154 "$display", "\012\302\241Atenci\303\263n! Se encontraron %0d errores.", v0000017fcf95c570_0 {0 0 0};
T_5.1 ;
    %vpi_call/w 3 156 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/ALU_tb.sv";
    "src/ALU.sv";
