// Seed: 4269714870
module module_0;
  bit id_1;
  ;
  generate
    if (1) begin : LABEL_0
      always @(posedge 1'b0)
      fork
        id_1 <= -1;
        id_1 = id_1;
        id_1 <= 1;
        id_1 <= 1;
        id_1 <= 1'b0 & id_1;
      join_none : SymbolIdentifier
      assign id_1 = -1;
    end else begin : LABEL_1
      assign id_1 = 1;
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_11;
  generate
    wire id_12, id_13 = ~id_4, id_14, id_15, id_16;
  endgenerate
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
