ModuleName BTDTotal
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 31
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b6
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 576 ,Y1: 72 ,X2: 600 ,Y2: 72
End
Branches
End
Wire Name: b7
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 800 ,Y1: 72 ,X2: 816 ,Y2: 72
End
Branches
End
Wire Name: b8
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 800 ,Y1: 88 ,X2: 816 ,Y2: 88
End
Branches
End
Wire Name: b9
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 800 ,Y1: 104 ,X2: 816 ,Y2: 104
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 800 ,Y1: 120 ,X2: 816 ,Y2: 120
End
Branches
End
Wire Name: b11
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 800 ,Y1: 136 ,X2: 816 ,Y2: 136
End
Branches
End
Wire Name: b12
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 800 ,Y1: 152 ,X2: 816 ,Y2: 152
End
Branches
End
Wire Name: b13
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 800 ,Y1: 168 ,X2: 816 ,Y2: 168
End
Branches
End
Wire Name: b14
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 368 ,Y1: 72 ,X2: 392 ,Y2: 72
End
Branches
End
Wire Name: b15
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 376 ,Y1: 88 ,X2: 392 ,Y2: 88
Edge X1: 376 ,Y1: 88 ,X2: 376 ,Y2: 104
Edge X1: 368 ,Y1: 104 ,X2: 376 ,Y2: 104
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 88 ,X2: 144 ,Y2: 104
Edge X1: 144 ,Y1: 88 ,X2: 184 ,Y2: 88
End
Branches
End
Wire Name: b17
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 72 ,Y1: 72 ,X2: 184 ,Y2: 72
End
Branches
Branch Left: 112 ,Top: 72
BranchStrList
31
End
End
Wire Name: b16
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 72 ,Y1: 104 ,X2: 184 ,Y2: 104
End
Branches
Branch Left: 144 ,Top: 104
BranchStrList
31
End
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 160 ,X2: 176 ,Y2: 160
Edge X1: 144 ,Y1: 120 ,X2: 144 ,Y2: 160
Edge X1: 112 ,Y1: 120 ,X2: 144 ,Y2: 120
Edge X1: 144 ,Y1: 120 ,X2: 184 ,Y2: 120
Edge X1: 112 ,Y1: 72 ,X2: 112 ,Y2: 120
End
Branches
End
End
Ports
Port Left: 72 Top: 72 ,Orientation: 0
Portname: binaryP ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 816 Top: 72 ,Orientation: 0
Portname: BCD0 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 816 Top: 88 ,Orientation: 0
Portname: BCD1 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 816 Top: 104 ,Orientation: 0
Portname: BCD2 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 816 Top: 120 ,Orientation: 0
Portname: BCD3 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 816 Top: 136 ,Orientation: 0
Portname: BCD4 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 816 Top: 152 ,Orientation: 0
Portname: BCD5 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 816 Top: 168 ,Orientation: 0
Portname: BCD6 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 72 Top: 104 ,Orientation: 0
Portname: binaryN ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 176 Top: 160 ,Orientation: 0
Portname: if_Neg ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 624 Top: 64
Name: s0
LibraryName: (NoLibraryName)
IpName: BTD_pos
SymbolParameters
End
Symbol Left: 208 Top: 64
Name: s1
LibraryName: (NoLibraryName)
IpName: Enable32Bit
SymbolParameters
End
Symbol Left: 416 Top: 64
Name: s3
LibraryName: (NoLibraryName)
IpName: OR2For32bit
SymbolParameters
End
Symbol Left: 208 Top: 96
Name: s2
LibraryName: (NoLibraryName)
IpName: Enable32Bit
SymbolParameters
End
End
Texts
End
Links
End
