$date
	Wed Jun  5 11:33:10 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module OutputEnabler_tb $end
$var wire 8 ! second_bus [7:0] $end
$var reg 1 " dummy $end
$var reg 513 # dumpfile_path [512:0] $end
$var reg 8 $ first_bus [7:0] $end
$var reg 1 % oe $end
$scope module inst $end
$var wire 1 % Out_enable $end
$var wire 8 & input_bus [7:0] $end
$var wire 8 ' output_bus [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz '
b1010 &
0%
b1010 $
b110001001101001011011100010111101101111011101010111010001110000011101010111010000101110011101100110001101100100 #
1"
bz !
$end
#50
b1010 !
b1010 '
1%
#100
bz !
bz '
0%
#150
b11110 $
b11110 &
#200
b1010000 $
b1010000 &
#250
b1010000 !
b1010000 '
1%
#300
