

================================================================
== Vitis HLS Report for 'pu_comp'
================================================================
* Date:           Mon Sep  1 15:55:10 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_130_1  |        ?|        ?|         7|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 13 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_y"   --->   Operation 14 'read' 'a_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i30 %K_read"   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i16 %empty, i16 %a_y_read"   --->   Operation 16 'mul' 'mul' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln130 = store i30 0, i30 %i" [src/spmm_device_fpga.cpp:130]   --->   Operation 17 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 18 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i16 %empty, i16 %a_y_read"   --->   Operation 18 'mul' 'mul' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 19 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i16 %empty, i16 %a_y_read"   --->   Operation 19 'mul' 'mul' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%a_value_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_value"   --->   Operation 20 'read' 'a_value_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul = mul i16 %empty, i16 %a_y_read"   --->   Operation 22 'mul' 'mul' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc" [src/spmm_device_fpga.cpp:130]   --->   Operation 23 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%i_10 = load i30 %i" [src/spmm_device_fpga.cpp:132]   --->   Operation 24 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i30 %i_10" [src/spmm_device_fpga.cpp:130]   --->   Operation 25 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.83ns)   --->   "%icmp_ln130 = icmp_eq  i30 %i_10, i30 %K_read" [src/spmm_device_fpga.cpp:130]   --->   Operation 26 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.86ns)   --->   "%add_ln130 = add i30 %i_10, i30 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 27 'add' 'add_ln130' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.inc.split, void %for.end.loopexit" [src/spmm_device_fpga.cpp:130]   --->   Operation 28 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i30 %i_10" [src/spmm_device_fpga.cpp:132]   --->   Operation 29 'trunc' 'trunc_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln132 = add i16 %trunc_ln132, i16 %mul" [src/spmm_device_fpga.cpp:132]   --->   Operation 30 'add' 'add_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i16 %add_ln132" [src/spmm_device_fpga.cpp:132]   --->   Operation 31 'zext' 'zext_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%Dbuf_addr = getelementptr i32 %Dbuf, i64 0, i64 %zext_ln132" [src/spmm_device_fpga.cpp:132]   --->   Operation 32 'getelementptr' 'Dbuf_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (1.24ns)   --->   "%Dbuf_load = load i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:132]   --->   Operation 33 'load' 'Dbuf_load' <Predicate = (!icmp_ln130)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_5 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln130 = store i30 %add_ln130, i30 %i" [src/spmm_device_fpga.cpp:130]   --->   Operation 34 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [src/spmm_device_fpga.cpp:134]   --->   Operation 35 'ret' 'ret_ln134' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 36 [1/2] (1.24ns)   --->   "%Dbuf_load = load i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:132]   --->   Operation 36 'load' 'Dbuf_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 37 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:132]   --->   Operation 37 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 38 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:132]   --->   Operation 38 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 39 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:132]   --->   Operation 39 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 40 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:132]   --->   Operation 40 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.24>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/spmm_device_fpga.cpp:130]   --->   Operation 41 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln130" [src/spmm_device_fpga.cpp:132]   --->   Operation 42 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (1.24ns)   --->   "%store_ln132 = store i32 %mul1, i16 %res_addr" [src/spmm_device_fpga.cpp:132]   --->   Operation 43 'store' 'store_ln132' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc" [src/spmm_device_fpga.cpp:130]   --->   Operation 44 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.535ns
The critical path consists of the following:
	wire read operation ('K_read') on port 'K' [7]  (0 ns)
	'mul' operation of DSP[12] ('mul') [12]  (0.535 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[12] ('mul') [12]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[12] ('mul') [12]  (0.535 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.03ns
The critical path consists of the following:
	'load' operation ('i', src/spmm_device_fpga.cpp:132) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln132', src/spmm_device_fpga.cpp:132) [24]  (0.785 ns)
	'getelementptr' operation ('Dbuf_addr', src/spmm_device_fpga.cpp:132) [26]  (0 ns)
	'load' operation ('Dbuf_load', src/spmm_device_fpga.cpp:132) on array 'Dbuf' [27]  (1.25 ns)

 <State 6>: 1.25ns
The critical path consists of the following:
	'load' operation ('Dbuf_load', src/spmm_device_fpga.cpp:132) on array 'Dbuf' [27]  (1.25 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', src/spmm_device_fpga.cpp:132) [28]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', src/spmm_device_fpga.cpp:132) [28]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', src/spmm_device_fpga.cpp:132) [28]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', src/spmm_device_fpga.cpp:132) [28]  (2.32 ns)

 <State 11>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('res_addr', src/spmm_device_fpga.cpp:132) [29]  (0 ns)
	'store' operation ('store_ln132', src/spmm_device_fpga.cpp:132) of variable 'mul1', src/spmm_device_fpga.cpp:132 on array 'res' [30]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
