Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 17 20:00:39 2020
| Host         : Loz-Inspiron running 64-bit major release  (build 9200)
| Command      : report_utilization -file ultra96v2_bd_wrapper_utilization_placed.rpt -pb ultra96v2_bd_wrapper_utilization_placed.pb
| Design       : ultra96v2_bd_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 5447 |     0 |     70560 |  7.72 |
|   LUT as Logic             | 4918 |     0 |     70560 |  6.97 |
|   LUT as Memory            |  529 |     0 |     28800 |  1.84 |
|     LUT as Distributed RAM |  244 |     0 |           |       |
|     LUT as Shift Register  |  285 |     0 |           |       |
| CLB Registers              | 6178 |     0 |    141120 |  4.38 |
|   Register as Flip Flop    | 6178 |     0 |    141120 |  4.38 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |   22 |     0 |      8820 |  0.25 |
| F7 Muxes                   |    0 |     0 |     35280 |  0.00 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 132   |          Yes |           - |          Set |
| 276   |          Yes |           - |        Reset |
| 208   |          Yes |         Set |            - |
| 5562  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1183 |     0 |      8820 | 13.41 |
|   CLBL                                     |  772 |     0 |           |       |
|   CLBM                                     |  411 |     0 |           |       |
| LUT as Logic                               | 4918 |     0 |     70560 |  6.97 |
|   using O5 output only                     |  193 |       |           |       |
|   using O6 output only                     | 3492 |       |           |       |
|   using O5 and O6                          | 1233 |       |           |       |
| LUT as Memory                              |  529 |     0 |     28800 |  1.84 |
|   LUT as Distributed RAM                   |  244 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  244 |       |           |       |
|   LUT as Shift Register                    |  285 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  169 |       |           |       |
|     using O5 and O6                        |  116 |       |           |       |
| CLB Registers                              | 6178 |     0 |    141120 |  4.38 |
|   Register driven from within the CLB      | 3402 |       |           |       |
|   Register driven from outside the CLB     | 2776 |       |           |       |
|     LUT in front of the register is unused | 1913 |       |           |       |
|     LUT in front of the register is used   |  863 |       |           |       |
| Unique Control Sets                        |  351 |       |     17640 |  1.99 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    7 |     0 |       216 |  3.24 |
|   RAMB36/FIFO*    |    6 |     0 |       216 |  2.78 |
|     RAMB36E2 only |    6 |       |           |       |
|   RAMB18          |    2 |     0 |       432 |  0.46 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   21 |     0 |       360 |  5.83 |
|   DSP48E2 only |   21 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   11 |    11 |        82 | 13.41 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    4 |     4 |        12 | 33.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    6 |     6 |        12 | 50.00 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    5 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    1 |     1 |         6 | 16.67 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 5562 |            Register |
| LUT6       | 1807 |                 CLB |
| LUT5       | 1468 |                 CLB |
| LUT3       | 1057 |                 CLB |
| LUT4       |  843 |                 CLB |
| LUT2       |  747 |                 CLB |
| RAMD32     |  432 |                 CLB |
| SRL16E     |  326 |                 CLB |
| FDCE       |  276 |            Register |
| LUT1       |  229 |                 CLB |
| FDSE       |  208 |            Register |
| FDPE       |  132 |            Register |
| SRLC32E    |   75 |                 CLB |
| RAMS32     |   56 |                 CLB |
| CARRY8     |   22 |                 CLB |
| DSP48E2    |   21 |          Arithmetic |
| OBUF       |    9 |                 I/O |
| RAMB36E2   |    6 |           Block Ram |
| RAMB18E2   |    2 |           Block Ram |
| INBUF      |    2 |                 I/O |
| IBUFCTRL   |    2 |              Others |
| PS8        |    1 |            Advanced |
| OBUFT      |    1 |                 I/O |
| MMCME4_ADV |    1 |               Clock |
| BUFG_PS    |    1 |               Clock |
| BUFGCE     |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------------+------+
|                Ref Name                | Used |
+----------------------------------------+------+
| ultra96v2_bd_zynq_ultra_ps_e_0_0       |    1 |
| ultra96v2_bd_xbar_0                    |    1 |
| ultra96v2_bd_rst_ps8_0_100M_1          |    1 |
| ultra96v2_bd_proc_sys_reset_0_0        |    1 |
| ultra96v2_bd_fir_compiler_0_0          |    1 |
| ultra96v2_bd_dds_compiler_1_0          |    1 |
| ultra96v2_bd_dds_compiler_0_0          |    1 |
| ultra96v2_bd_cvt_offset_binary_0_0     |    1 |
| ultra96v2_bd_cmpy_0_0                  |    1 |
| ultra96v2_bd_clk_wiz_0_0               |    1 |
| ultra96v2_bd_cic_compiler_0_1          |    1 |
| ultra96v2_bd_cic_compiler_0_0          |    1 |
| ultra96v2_bd_bus_to_axis_0_0           |    1 |
| ultra96v2_bd_blk_mem_gen_0_0           |    1 |
| ultra96v2_bd_axis_dwidth_converter_1_0 |    1 |
| ultra96v2_bd_axis_dwidth_converter_0_0 |    1 |
| ultra96v2_bd_axis_combiner_0_0         |    1 |
| ultra96v2_bd_axis_broadcaster_0_0      |    1 |
| ultra96v2_bd_axi_uart16550_0_0         |    1 |
| ultra96v2_bd_axi_gpio_0_1              |    1 |
| ultra96v2_bd_axi_gpio_0_0              |    1 |
| ultra96v2_bd_axi_bram_ctrl_0_0         |    1 |
| ultra96v2_bd_auto_pc_2                 |    1 |
| ultra96v2_bd_auto_pc_1                 |    1 |
| ultra96v2_bd_auto_pc_0                 |    1 |
| ultra96v2_bd_auto_ds_3                 |    1 |
| ultra96v2_bd_auto_ds_2                 |    1 |
| ultra96v2_bd_auto_ds_1                 |    1 |
| ultra96v2_bd_auto_ds_0                 |    1 |
+----------------------------------------+------+


