Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Sep  9 15:53:10 2024
| Host             : DESKTOP-BA26H3B running 64-bit major release  (build 9200)
| Command          : report_power -file gig_ethernet_pcs_pma_0_example_design_power_routed.rpt -pb gig_ethernet_pcs_pma_0_example_design_power_summary_routed.pb -rpx gig_ethernet_pcs_pma_0_example_design_power_routed.rpx
| Design           : gig_ethernet_pcs_pma_0_example_design
| Device           : xcku060-ffva1517-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.881        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.181        |
| Device Static (W)        | 0.700        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 99.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.014 |        9 |       --- |             --- |
| CLB Logic                |     0.003 |     1552 |       --- |             --- |
|   LUT as Logic           |     0.001 |      378 |    331680 |            0.11 |
|   LUT as Distributed RAM |    <0.001 |       10 |    146880 |           <0.01 |
|   Register               |    <0.001 |      915 |    663360 |            0.14 |
|   LUT as Shift Register  |    <0.001 |       10 |    146880 |           <0.01 |
|   CARRY8                 |    <0.001 |        8 |     41460 |            0.02 |
|   Others                 |     0.000 |      110 |       --- |             --- |
| Signals                  |     0.002 |     1265 |       --- |             --- |
| I/O                      |     0.008 |       57 |       624 |            9.13 |
| GTH                      |     0.154 |        1 |        32 |            3.13 |
| Static Power             |     0.700 |          |           |                 |
| Total                    |     0.881 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.246 |       0.028 |      0.218 |
| Vccaux     |       1.800 |     0.118 |       0.000 |      0.118 |
| Vccaux_io  |       1.800 |     0.082 |       0.001 |      0.081 |
| Vccint_io  |       0.950 |     0.023 |       0.004 |      0.019 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.002 |       0.002 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.019 |       0.000 |      0.019 |
| MGTAVcc    |       1.000 |     0.108 |       0.084 |      0.024 |
| MGTAVtt    |       1.200 |     0.093 |       0.052 |      0.041 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                                                                                                                                                                                                        | Constraint (ns) |
+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| core_clocking_i_n_2 | core_support_i/core_clocking_i/userclk                                                                                                                                                                                                                                        |            16.0 |
| gmii_tx_clk         | gmii_tx_clk                                                                                                                                                                                                                                                                   |             8.0 |
| gtrefclk            | gtrefclk_p                                                                                                                                                                                                                                                                    |             8.0 |
| independent_clock   | independent_clock                                                                                                                                                                                                                                                             |            20.0 |
| io_refclk           | io_refclk                                                                                                                                                                                                                                                                     |             3.3 |
| rxoutclk_out[0]     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |            16.0 |
| txoutclk_out[0]     | core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             8.0 |
+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| gig_ethernet_pcs_pma_0_example_design |     0.181 |
|   core_support_i                      |     0.165 |
|     pcs_pma_i                         |     0.165 |
|       inst                            |     0.165 |
|   tx_elastic_buffer_inst              |     0.004 |
+---------------------------------------+-----------+


