INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sim_1/new/ControlAlgo_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlAlgo_testbench'
