$date
	Sun Oct 23 03:56:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#180569
b11100 !
1"
#180570
b11100 &
b11100 %
1$
#180571
0"
#180574
b1110 &
b1110 %
#180578
b111 &
b111 %
#180582
b10110 &
b10110 %
#180586
b1011 &
b1011 %
#180590
b100010 &
b100010 %
#180594
b10001 &
b10001 %
#180598
b110100 &
b110100 %
#180602
b11010 &
b11010 %
#180606
b1101 &
b1101 %
#180610
b101000 &
b101000 %
#180614
b10100 &
b10100 %
#180618
b1010 &
b1010 %
#180622
b101 &
b101 %
#180626
b10000 &
b10000 %
#180630
b1000 &
b1000 %
#180634
b100 &
b100 %
#180638
b10 &
b10 %
#180642
b1 &
b1 %
1#
#180646
b0 &
0#
b0 %
0$
#1120029
b1 !
1"
#1120030
b1 &
b1 %
1$
#1120031
0"
#1120034
1#
#1120038
b0 &
0#
b0 %
0$
#2186036
b1010 !
1"
#2186038
b1010 &
b1010 %
1$
#2186039
0"
#2186042
b101 &
b101 %
#2186046
b10000 &
b10000 %
#2186050
b1000 &
b1000 %
#2186054
b100 &
b100 %
#2186058
b10 &
b10 %
#2186062
b1 &
1#
b1 %
#2186066
b0 &
b0 %
0#
0$
#4500012
