git clone --depth 1 --no-tags https://github.com/maxwhiteinperth/Project_4_Team_05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417445462
git clone --depth 1 --no-tags https://github.com/gc-na/risc_8bit_mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417470290
git clone --depth 1 --no-tags https://github.com/wait-how/tta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415491487
git clone --depth 1 --no-tags https://github.com/abi7ash/VLSI_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412776930
git clone --depth 1 --no-tags https://github.com/saiharishk/Today-Day-After-Tomorrow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414526567
git clone --depth 1 --no-tags https://github.com/saiharishk/2-Digit-BCD-to-Binary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414525283
git clone --depth 1 --no-tags https://github.com/green4free/my_first_rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413582930
git clone --depth 1 --no-tags https://github.com/Zapfenkiller/Bitband.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411220858
git clone --depth 1 --no-tags https://github.com/lucaslealvale/rfid_aux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409788216
git clone --depth 1 --no-tags https://github.com/imgmz29/ALU-Checkpoint2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408965210
git clone --depth 1 --no-tags https://github.com/K10SHI/XOR_XORNOT_AND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408401915
git clone --depth 1 --no-tags https://github.com/SkyMew1219/C_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408724155
git clone --depth 1 --no-tags https://github.com/luuvanduc1999/RISC-V-Pipeline-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408391767
git clone --depth 1 --no-tags https://github.com/duchieu91/Combinational_lock_FPGA_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409977083
git clone --depth 1 --no-tags https://github.com/pbing/fsm_bsv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410308001
git clone --depth 1 --no-tags https://github.com/hsiang20/2021_fall_ai_circuit_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411721763
git clone --depth 1 --no-tags https://github.com/gowthamgowthamp/READ-16x8-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410821791
git clone --depth 1 --no-tags https://github.com/SouthernPark/ECE550_Regfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411907126
git clone --depth 1 --no-tags https://github.com/SkyMew1219/Verilog_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408643013
git clone --depth 1 --no-tags https://github.com/tojov/THDi-Computation-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413378814
git clone --depth 1 --no-tags https://github.com/Mohamed-Ammar/FCS-16bit-CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414196933
git clone --depth 1 --no-tags https://github.com/amandaalvesguimaraes/MipsArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415056570
git clone --depth 1 --no-tags https://github.com/rupal13g/Half-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414497022
git clone --depth 1 --no-tags https://github.com/balajichinnu98/AHB-Lite-bus-Altera-DE2-board-Cortex-M0-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408802108
git clone --depth 1 --no-tags https://github.com/codingchunck/VLSI-AMBA-APB2AHB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409464844
git clone --depth 1 --no-tags https://github.com/MohammadRafiei/Digital-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413379288
git clone --depth 1 --no-tags https://github.com/IulianOlaru249/UPB_IV_C2_2020-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413744979
git clone --depth 1 --no-tags https://github.com/luominjie19981026/A-CPU-Based-On-RV32I-Instruction-Set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416369498
git clone --depth 1 --no-tags https://github.com/jhz701/caravel_avsdvco_1v8_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416079858
git clone --depth 1 --no-tags https://github.com/reza-ghanbari/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408133516
git clone --depth 1 --no-tags https://github.com/redfoggg/eletronica-digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410675246
git clone --depth 1 --no-tags https://github.com/zhhhhahahaha/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410425997
git clone --depth 1 --no-tags https://github.com/JLefebvre55/ECE241-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409679461
git clone --depth 1 --no-tags https://github.com/anthonyle-ql/raptor_regression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411471014
git clone --depth 1 --no-tags https://github.com/Lacriux/Proyecto-1-Digitales-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412883346
git clone --depth 1 --no-tags https://github.com/danielpmarks/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412926430
git clone --depth 1 --no-tags https://github.com/swastik1308/Verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412893655
git clone --depth 1 --no-tags https://github.com/MT21205/RISC_V_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417930682
git clone --depth 1 --no-tags https://github.com/FreddyZC/sumador_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419228505
git clone --depth 1 --no-tags https://github.com/Barria9/Booth-MAC-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415313693
git clone --depth 1 --no-tags https://github.com/alcalcides/ledsshow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415499680
git clone --depth 1 --no-tags https://github.com/saiharishk/Counter-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414531566
git clone --depth 1 --no-tags https://github.com/aarontmai/System-On-Chip-Specification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414868097
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2010_univ_preliminary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415499065
git clone --depth 1 --no-tags https://github.com/rawanalaa/calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419826785
git clone --depth 1 --no-tags https://github.com/Elijahwu/Component-Labeling-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420005155
git clone --depth 1 --no-tags https://github.com/nicholasshort/16Bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419980384
git clone --depth 1 --no-tags https://github.com/yneo918/CNN_to_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418341919
git clone --depth 1 --no-tags https://github.com/Voxel-3D-Display/EmbeddedSoftware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416942937
git clone --depth 1 --no-tags https://github.com/KimiaMontazeri/CE201-LC-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420452622
git clone --depth 1 --no-tags https://github.com/kadu-v/hackcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408050267
git clone --depth 1 --no-tags https://github.com/stellaw1/Lab1-tone-organ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410179665
git clone --depth 1 --no-tags https://github.com/minhoad/nRisc_8bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413061884
git clone --depth 1 --no-tags https://github.com/aalopz02/superEncriptador4k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413222629
git clone --depth 1 --no-tags https://github.com/elijahmoline/General.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417272053
git clone --depth 1 --no-tags https://github.com/PE-611/SPI_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417054877
git clone --depth 1 --no-tags https://github.com/rupal13g/XOR-and-XNOR-Gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414466901
git clone --depth 1 --no-tags https://github.com/saiharishk/NOR-gate-using-NAND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414494881
git clone --depth 1 --no-tags https://github.com/jaronsander/CPEN311_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414704818
git clone --depth 1 --no-tags https://github.com/francescobabbaro/ISA_LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416864608
git clone --depth 1 --no-tags https://github.com/gc-na/cisc_8bit_mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417464939
git clone --depth 1 --no-tags https://github.com/jrmoulton/FullAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417248930
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/110-1_ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418404298
git clone --depth 1 --no-tags https://github.com/huai0216/ISLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417794482
git clone --depth 1 --no-tags https://github.com/facucc/ARQUITECTURA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417872481
git clone --depth 1 --no-tags https://github.com/kalyani2119/Arithmetic-and-Logical-unit-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417375375
git clone --depth 1 --no-tags https://github.com/bradenmeans/FullDatapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408961510
git clone --depth 1 --no-tags https://github.com/SergeyBalaysny/ki4_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409228681
git clone --depth 1 --no-tags https://github.com/SteveLRojas/RIPTIDE-III.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408275732
git clone --depth 1 --no-tags https://github.com/Zmek95/Microsequencer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408695094
git clone --depth 1 --no-tags https://github.com/SooryaSivakumar/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408712619
git clone --depth 1 --no-tags https://github.com/justincavalli/7-Segment-Scrolling-Hex-Digits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418661087
git clone --depth 1 --no-tags https://github.com/RahilV2000/Digital-Circuits-in-verilog-and-it-s-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418749135
git clone --depth 1 --no-tags https://github.com/bejarane/MT-4001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419557592
git clone --depth 1 --no-tags https://github.com/daliawk/RISCV_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418801102
git clone --depth 1 --no-tags https://github.com/russ-klein/edge_detect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419859099
git clone --depth 1 --no-tags https://github.com/jonasmittun/cs-a1-g20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414117357
git clone --depth 1 --no-tags https://github.com/MMoshtaghi/signal-generator-signal-processing-USART-and-VGA-Modules-on-FPGA-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412797009
git clone --depth 1 --no-tags https://github.com/ofek9993/1-bit-stack-implementation-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412509261
git clone --depth 1 --no-tags https://github.com/mrnolan17/411-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412236168
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415758181
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415768323
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415766617
git clone --depth 1 --no-tags https://github.com/Jams1001/Proyecto_I_Digitales_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412899846
git clone --depth 1 --no-tags https://github.com/hachetman/ice40-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411785365
git clone --depth 1 --no-tags https://github.com/leo880714/EE4039.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411114828
git clone --depth 1 --no-tags https://github.com/lorinzzz/arrow_deca_lift_tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411121516
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2012_preliminary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413375486
git clone --depth 1 --no-tags https://github.com/cblmemo/WinterOrb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414091765
git clone --depth 1 --no-tags https://github.com/ShivaRadmanesh/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418439504
git clone --depth 1 --no-tags https://github.com/muhan-alan-li/circuit-design-with-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420543205
git clone --depth 1 --no-tags https://github.com/LibroWu/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410202053
git clone --depth 1 --no-tags https://github.com/njnaanep/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418180040
git clone --depth 1 --no-tags https://github.com/stonelllooo/PPPoE_discovery.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417117344
git clone --depth 1 --no-tags https://github.com/meening42/ice40HX1K_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417242278
git clone --depth 1 --no-tags https://github.com/SangTruongTan/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412828649
git clone --depth 1 --no-tags https://github.com/ETOgaosion/Multiplier_Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413634928
