
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036998                       # Number of seconds simulated
sim_ticks                                 36998299980                       # Number of ticks simulated
final_tick                               563964663165                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 273835                       # Simulator instruction rate (inst/s)
host_op_rate                                   345848                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3071986                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907556                       # Number of bytes of host memory used
host_seconds                                 12043.77                       # Real time elapsed on the host
sim_insts                                  3298005986                       # Number of instructions simulated
sim_ops                                    4165309779                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2411648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1166720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1997056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5580288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1774208                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1774208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18841                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9115                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15602                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43596                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13861                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13861                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65182671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31534422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        38056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53976967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               150825524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44975                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        38056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             131465                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47953771                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47953771                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47953771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65182671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31534422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        38056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53976967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198779295                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88724941                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31093189                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25269753                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2122197                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13051852                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12130542                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280845                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89939                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31212483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172480780                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31093189                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15411387                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37929158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11400701                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7227295                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15284165                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910589                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85599927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47670769     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3337120      3.90%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2686450      3.14%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6551282      7.65%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1764497      2.06%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279912      2.66%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1655361      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926213      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18728323     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85599927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350445                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943994                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32651627                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7035588                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36476991                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246833                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9188886                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312176                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42423                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206206634                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82288                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9188886                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35040208                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1487580                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2020267                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34278529                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3584455                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198949834                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32245                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1487609                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112539                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1787                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278578076                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928790221                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928790221                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107882527                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41096                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23268                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9819929                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18540423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9451720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148302                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2907328                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188118543                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39614                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149441087                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295251                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     65000162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198495652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6546                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85599927                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745809                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30218060     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18316836     21.40%     56.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11887104     13.89%     70.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8858454     10.35%     80.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7641154      8.93%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3938054      4.60%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3384800      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632725      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722740      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85599927                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874736     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177080     14.40%     85.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177736     14.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124506272     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127351      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14835496      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7955434      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149441087                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684319                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229560                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008228                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    386006910                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253158954                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145630798                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150670647                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559784                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7306455                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2853                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2425944                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9188886                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         624351                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81967                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188158157                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       412280                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18540423                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9451720                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23080                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270263                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192540                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462803                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147060747                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13919004                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2380338                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21661422                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745994                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7742418                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.657491                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145727127                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145630798                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94895383                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267912888                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641374                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354202                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65349678                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127211                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76411041                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607221                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135361                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30180750     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20962924     27.43%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8533872     11.17%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4793267      6.27%     84.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3912366      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1585183      2.07%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1884682      2.47%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948481      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609516      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76411041                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609516                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260960638                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385513019                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3125014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.887249                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.887249                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127079                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127079                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661582351                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201285136                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190283632                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88724941                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31939962                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25997154                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2134281                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13608178                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12589665                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3289269                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94002                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35312917                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174458038                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31939962                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15878934                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36660419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10952740                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5877221                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17261555                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       857142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86632602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.480253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49972183     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1980642      2.29%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2581696      2.98%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3883092      4.48%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3773125      4.36%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2864186      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1703656      1.97%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2550102      2.94%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17323920     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86632602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359989                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966280                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36479276                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5755526                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35340639                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       275396                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8781763                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5405570                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208716390                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8781763                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38414761                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1060729                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1875966                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33635557                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2863819                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202642450                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          891                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1238523                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       898435                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           43                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    282371362                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    943756701                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    943756701                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175575449                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106795878                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42930                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24286                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8089652                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18785344                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9951782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       193361                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3130177                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188349191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151721560                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       284333                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     61242312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    186244756                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6576                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86632602                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751322                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897523                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30308516     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18979306     21.91%     56.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12211264     14.10%     70.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8367918      9.66%     80.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7829574      9.04%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4171860      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3077119      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       920698      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       766347      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86632602                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         746184     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153563     14.22%     83.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       180140     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126240454     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2143720      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17140      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14979411      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8340835      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151721560                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710022                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1079893                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007118                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391439947                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249633216                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147463183                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152801453                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       515301                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7198788                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2282                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          901                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2525114                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          298                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8781763                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         624828                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100899                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188390052                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1290730                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18785344                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9951782                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23716                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         76657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          901                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1307573                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1201619                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2509192                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148818024                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14101661                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2903535                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22255111                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20841676                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8153450                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677296                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147502165                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147463183                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94748252                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266072475                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.662026                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356099                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102826960                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126378850                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62011464                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2169576                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77850839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623346                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151677                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30192748     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22281035     28.62%     67.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8217623     10.56%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4702519      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3918879      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1914231      2.46%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1929822      2.48%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       822447      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3871535      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77850839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102826960                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126378850                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19013219                       # Number of memory references committed
system.switch_cpus1.commit.loads             11586554                       # Number of loads committed
system.switch_cpus1.commit.membars              17140                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18125621                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113913497                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2578673                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3871535                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262369618                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          385566965                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2092339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102826960                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126378850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102826960                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862857                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862857                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.158941                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.158941                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       669710791                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203666097                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192779285                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34280                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88724941                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31640665                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25948516                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2058256                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13488540                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12357826                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3224955                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89139                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32714454                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173869505                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31640665                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15582781                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37369934                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11035412                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7433884                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16004519                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       824779                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86461687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.471175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49091753     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3729300      4.31%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3264058      3.78%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3512113      4.06%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3086900      3.57%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1610592      1.86%     74.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1049104      1.21%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2769937      3.20%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18347930     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86461687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356615                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.959646                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34407613                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7009884                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35552805                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       554545                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8936839                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5187305                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6591                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206206620                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52005                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8936839                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36116162                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3251364                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1008996                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34363468                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2784857                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199204428                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13003                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1734490                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       766551                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          369                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    276648522                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    928964462                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    928964462                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171815384                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104833120                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35185                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18817                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7416147                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19636784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10246683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       248173                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3341572                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         187814602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150936280                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       289663                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62284200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190331755                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2445                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86461687                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745701                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907126                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31075124     35.94%     35.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18208945     21.06%     57.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12282167     14.21%     71.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7802207      9.02%     80.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7681031      8.88%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4533836      5.24%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3452559      3.99%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       758822      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       666996      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86461687                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1106417     69.91%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            42      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        208918     13.20%     83.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       267329     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124150668     82.25%     82.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2060447      1.37%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16360      0.01%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     16093611     10.66%     94.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8615194      5.71%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150936280                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.701171                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1582706                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010486                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    390206616                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250135033                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146709385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152518986                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       269443                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7157161                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          497                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1084                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2334448                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          602                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8936839                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2465154                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       164239                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    187849768                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       316230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19636784                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10246683                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18805                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        118028                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6900                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1084                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1261215                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1149073                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2410288                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148309672                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     15125620                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2626608                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23497061                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21024846                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8371441                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671567                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146859006                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146709385                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95706647                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267259323                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653530                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358104                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102125160                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125021021                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62832290                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2084676                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77524848                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612657                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     31246388     40.30%     40.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20887358     26.94%     67.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8557982     11.04%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4384603      5.66%     83.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3762958      4.85%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1851882      2.39%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2042801      2.64%     93.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1031166      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3759710      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77524848                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102125160                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125021021                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20391858                       # Number of memory references committed
system.switch_cpus2.commit.loads             12479623                       # Number of loads committed
system.switch_cpus2.commit.membars              16360                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17945807                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112484559                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2464067                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3759710                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261618449                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          384651700                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2263254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102125160                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125021021                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102125160                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.868786                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.868786                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.151031                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.151031                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       669672975                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201214251                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193417517                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32720                       # number of misc regfile writes
system.l20.replacements                         18856                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727299                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29096                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.996529                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.390706                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.335413                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3660.023221                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6325.250660                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000912                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357424                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617700                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53915                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53915                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19878                       # number of Writeback hits
system.l20.Writeback_hits::total                19878                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53915                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53915                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53915                       # number of overall hits
system.l20.overall_hits::total                  53915                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18841                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18855                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18841                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18855                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18841                       # number of overall misses
system.l20.overall_misses::total                18855                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1429717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2516521813                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2517951530                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1429717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2516521813                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2517951530                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1429717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2516521813                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2517951530                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72756                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72770                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19878                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19878                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72756                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72770                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72756                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72770                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258961                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259104                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258961                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259104                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258961                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259104                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 133566.255135                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 133542.907982                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 133566.255135                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 133542.907982                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 133566.255135                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 133542.907982                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3536                       # number of writebacks
system.l20.writebacks::total                     3536                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18841                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18855                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18841                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18855                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18841                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18855                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2339048871                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2340347930                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2339048871                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2340347930                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2339048871                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2340347930                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258961                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259104                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258961                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259104                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258961                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259104                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 124146.747572                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 124123.464863                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 124146.747572                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 124123.464863                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 124146.747572                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 124123.464863                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9128                       # number of replacements
system.l21.tagsinuse                     10239.985698                       # Cycle average of tags in use
system.l21.total_refs                          555293                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19368                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.670642                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          559.839990                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.255161                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3871.173822                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5801.716725                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.054672                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000709                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.378044                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.566574                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        44690                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  44690                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26122                       # number of Writeback hits
system.l21.Writeback_hits::total                26122                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        44690                       # number of demand (read+write) hits
system.l21.demand_hits::total                   44690                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        44690                       # number of overall hits
system.l21.overall_hits::total                  44690                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9112                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9125                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9115                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9128                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9115                       # number of overall misses
system.l21.overall_misses::total                 9128                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1657856                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1127890083                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1129547939                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       424044                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       424044                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1657856                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1128314127                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1129971983                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1657856                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1128314127                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1129971983                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53802                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53815                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26122                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26122                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53805                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53818                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53805                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53818                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169362                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169562                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169408                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169609                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169408                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169609                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 123780.737818                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 123786.075507                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       141348                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       141348                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 123786.519693                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 123791.847393                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 127527.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 123786.519693                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 123791.847393                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6100                       # number of writebacks
system.l21.writebacks::total                     6100                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9112                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9125                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9115                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9128                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9115                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9128                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1041998350                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1043534388                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       395505                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       395505                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1042393855                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1043929893                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1536038                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1042393855                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1043929893                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169362                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169562                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169408                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169609                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169408                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169609                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 114354.516023                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 114359.932932                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       131835                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       131835                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 114360.269336                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 114365.676271                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 118156.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 114360.269336                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 114365.676271                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15613                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          714155                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27901                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.596036                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.125279                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.683763                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6160.727873                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6089.463086                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002614                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000463                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.501361                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.495562                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        82518                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  82518                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18873                       # number of Writeback hits
system.l22.Writeback_hits::total                18873                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        82518                       # number of demand (read+write) hits
system.l22.demand_hits::total                   82518                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        82518                       # number of overall hits
system.l22.overall_hits::total                  82518                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15602                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15613                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15602                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15613                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15602                       # number of overall misses
system.l22.overall_misses::total                15613                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1043351                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1993843159                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1994886510                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1043351                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1993843159                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1994886510                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1043351                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1993843159                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1994886510                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        98120                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              98131                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18873                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18873                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        98120                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               98131                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        98120                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              98131                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.159009                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.159104                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.159009                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.159104                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.159009                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.159104                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 94850.090909                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 127794.075054                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 127770.864664                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 94850.090909                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 127794.075054                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 127770.864664                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 94850.090909                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 127794.075054                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 127770.864664                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4225                       # number of writebacks
system.l22.writebacks::total                     4225                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15602                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15613                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15602                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15613                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15602                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15613                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst       940070                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1846977172                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1847917242                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst       940070                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1846977172                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1847917242                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst       940070                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1846977172                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1847917242                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159009                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.159104                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.159009                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.159104                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.159009                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.159104                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 85460.909091                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118380.795539                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118357.602126                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 85460.909091                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118380.795539                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118357.602126                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 85460.909091                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118380.795539                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118357.602126                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995433                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015291765                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042840.573441                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995433                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15284148                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15284148                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15284148                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15284148                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15284148                       # number of overall hits
system.cpu0.icache.overall_hits::total       15284148                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1733363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1733363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15284165                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15284165                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15284165                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15284165                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15284165                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15284165                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72756                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180563894                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73012                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2473.071468                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.516220                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.483780                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900454                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099546                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10571459                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10571459                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22712                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22712                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564164                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564164                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564164                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564164                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157940                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157940                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157940                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157940                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157940                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8955151493                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8955151493                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8955151493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8955151493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8955151493                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8955151493                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10729399                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10729399                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17722104                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17722104                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17722104                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17722104                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014720                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008912                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008912                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008912                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008912                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56699.705540                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56699.705540                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56699.705540                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56699.705540                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56699.705540                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56699.705540                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19878                       # number of writebacks
system.cpu0.dcache.writebacks::total            19878                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        85184                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85184                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        85184                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85184                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        85184                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85184                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72756                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72756                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72756                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72756                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72756                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72756                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2944396053                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2944396053                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2944396053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2944396053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2944396053                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2944396053                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40469.460292                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40469.460292                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40469.460292                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40469.460292                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40469.460292                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40469.460292                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996572                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015415814                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2047209.302419                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996572                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17261538                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17261538                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17261538                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17261538                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17261538                       # number of overall hits
system.cpu1.icache.overall_hits::total       17261538                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283397                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283397                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283397                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283397                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283397                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283397                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17261555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17261555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17261555                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17261555                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17261555                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17261555                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 134317.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 134317.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 134317.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 134317.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1671157                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1671157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1671157                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1671157                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 128550.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 128550.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53805                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173837441                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54061                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3215.579457                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.211241                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.788759                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910981                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089019                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10729071                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10729071                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7386501                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7386501                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18127                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18127                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17140                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17140                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18115572                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18115572                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18115572                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18115572                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       135724                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       135724                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4847                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4847                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140571                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140571                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140571                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140571                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6592085182                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6592085182                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    502183084                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    502183084                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7094268266                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7094268266                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7094268266                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7094268266                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10864795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10864795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7391348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7391348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18256143                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18256143                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18256143                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18256143                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012492                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012492                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000656                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000656                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007700                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007700                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007700                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007700                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48569.782662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48569.782662                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 103606.990716                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103606.990716                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50467.509415                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50467.509415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50467.509415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50467.509415                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1299154                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 68376.526316                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26122                       # number of writebacks
system.cpu1.dcache.writebacks::total            26122                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81922                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81922                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4844                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4844                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        86766                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        86766                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        86766                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        86766                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53802                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53805                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53805                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53805                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1503317270                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1503317270                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       427044                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       427044                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1503744314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1503744314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1503744314                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1503744314                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004952                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004952                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002947                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002947                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002947                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002947                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27941.661462                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27941.661462                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       142348                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       142348                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27948.040405                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27948.040405                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27948.040405                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27948.040405                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.998160                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010919370                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834699.401089                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.998160                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017625                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883010                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16004506                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16004506                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16004506                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16004506                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16004506                       # number of overall hits
system.cpu2.icache.overall_hits::total       16004506                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1164519                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1164519                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1164519                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1164519                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1164519                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1164519                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16004519                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16004519                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16004519                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16004519                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16004519                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16004519                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 89578.384615                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 89578.384615                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 89578.384615                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 89578.384615                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 89578.384615                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 89578.384615                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1054351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1054351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1054351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1054351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1054351                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1054351                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95850.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 95850.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 98120                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191509230                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 98376                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1946.706819                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.509445                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.490555                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916053                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083947                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11891980                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11891980                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7879299                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7879299                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17766                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17766                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16360                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16360                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19771279                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19771279                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19771279                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19771279                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       366179                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       366179                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          110                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       366289                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        366289                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       366289                       # number of overall misses
system.cpu2.dcache.overall_misses::total       366289                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14256914523                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14256914523                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7871832                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7871832                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14264786355                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14264786355                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14264786355                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14264786355                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12258159                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12258159                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7879409                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7879409                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20137568                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20137568                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20137568                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20137568                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029872                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029872                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018189                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018189                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018189                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018189                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38934.276742                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38934.276742                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 71562.109091                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71562.109091                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38944.075184                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38944.075184                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38944.075184                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38944.075184                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18873                       # number of writebacks
system.cpu2.dcache.writebacks::total            18873                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       268059                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       268059                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          110                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       268169                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       268169                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       268169                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       268169                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        98120                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        98120                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        98120                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        98120                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        98120                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        98120                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2699300577                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2699300577                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2699300577                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2699300577                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2699300577                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2699300577                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004872                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004872                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004872                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004872                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27510.197483                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27510.197483                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27510.197483                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27510.197483                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27510.197483                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27510.197483                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
