Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 15:04:45 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/iir_sos16/iir_sos16_ED97_4_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum26_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.936ns (28.184%)  route 2.385ns (71.816%))
  Logic Levels:           9  (CARRY8=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 6.207 - 4.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.921ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.836ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=9161, routed)        1.806     2.743    Delay1No12_instance/clk
    SLICE_X134Y344       FDCE                                         r  Delay1No12_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y344       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.822 r  Delay1No12_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.485     3.307    Delay1No12_instance/Q[18]
    SLICE_X131Y324       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.455 r  Delay1No12_instance/geqOp_carry__0_i_15__2/O
                         net (fo=1, routed)           0.009     3.464    Sum26_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X131Y324       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.650 r  Sum26_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.676    Sum26_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y325       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.728 r  Sum26_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.333     4.061    Delay1No13_instance/CO[0]
    SLICE_X127Y324       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     4.126 r  Delay1No13_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.244     4.370    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X129Y322       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.471 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.097     4.568    Delay1No12_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X129Y321       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     4.620 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=33, routed)          0.340     4.960    Delay1No13_instance/shiftVal__5[0]
    SLICE_X126Y321       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     5.110 r  Delay1No13_instance/shiftedFracY_d1[41]_i_3__2/O
                         net (fo=4, routed)           0.425     5.535    Delay1No13_instance/shiftedFracY_d1_reg[38][10]
    SLICE_X129Y319       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.587 r  Delay1No13_instance/shiftedFracY_d1[33]_i_4__2/O
                         net (fo=2, routed)           0.354     5.941    Delay1No12_instance/Y_reg[26]_0[10]
    SLICE_X126Y321       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     5.992 r  Delay1No12_instance/shiftedFracY_d1[33]_i_1__2/O
                         net (fo=1, routed)           0.072     6.064    Sum26_impl_instance/FPAddSubOp_instance/shiftedFracY[22]
    SLICE_X126Y321       FDRE                                         r  Sum26_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=9161, routed)        1.560     6.207    Sum26_impl_instance/FPAddSubOp_instance/clk
    SLICE_X126Y321       FDRE                                         r  Sum26_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/C
                         clock pessimism              0.412     6.618    
                         clock uncertainty           -0.035     6.583    
    SLICE_X126Y321       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.608    Sum26_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                  0.544    




