A. V. Aho , S. C. Johnson , J. D. Ullman, Code Generation for Expressions with Common Subexpressions, Journal of the ACM (JACM), v.24 n.1, p.146-160, Jan. 1977[doi>10.1145/321992.322001]
Alfred V. Aho , Monica S. Lam , Ravi Sethi , Jeffrey D. Ullman, Compilers: Principles, Techniques, and Tools (2nd Edition), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2006
Joshua Auerbach , David F. Bacon , Perry Cheng , Rodric Rabbah, Lime: a Java-compatible and synthesizable language for heterogeneous architectures, Proceedings of the ACM international conference on Object oriented programming systems languages and applications, October 17-21, 2010, Reno/Tahoe, Nevada, USA[doi>10.1145/1869459.1869469]
Bilodeau, M., Clienti, C., Coelho, F., Guelton, S., Irigoin, F., Keryell, R., and Lemonnier, F. 2008--2011. FREIA: Framework for embedded image applications. French ANR-funded project with ARMINES (CMM, CRI), THALES (TRT) and Télécom Bretagne.
Philippe Bonnot , Fabrice Lemonnier , Gilbert Edelin , Gérard Gaillat , Olivier Ruch , Pascal Gauget, Definition and SIMD implementation of a multi-processing architecture approach on FPGA, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403523]
John Bruno , Ravi Sethi, Code Generation for a One-Register Machine, Journal of the ACM (JACM), v.23 n.3, p.502-510, July 1976[doi>10.1145/321958.321971]
CAPS enterprise. 2008. HMPP, Manycore portable programming. http://www.caps-enterprise.com/
Joo M.P. Cardoso , Pedro C. Diniz, Compilation Techniques for Reconfigurable Architectures, Springer Publishing Company, Incorporated, 2008
Charisee Chiw , Gordon Kindlmann , John Reppy , Lamont Samuels , Nick Seltzer, Diderot: a parallel DSL for image analysis and visualization, Proceedings of the 33rd ACM SIGPLAN conference on Programming Language Design and Implementation, June 11-16, 2012, Beijing, China[doi>10.1145/2254064.2254079]
Clienti, C. 2008. Fulguro Image Processing Library. Source Forge.
Clienti, C., Beucher, S., and Bilodeau, M. 2008. A system on chip dedicated to pipeline neighborhood processing for mathematical morphology. In EUSIPCO: In Proceedings of the European Signal Processing Conference.
Coelho, F. and Irigoin, F. 2011. Compiling for a heterogeneous vector image processor. In Proceedings of the Workhop on Optimizations for DSP and Embedded Systems (ODES'9).
Stephen Cook , Ravi Sethi, Storage requirements for deterministic polynomialtime recognizable languages, Journal of Computer and System Sciences, v.13 n.1, p.25-37, August, 1976[doi>10.1016/S0022-0000(76)80048-7]
CRI, MINES ParisTech. 1989--2012. PIPS. Open source research compiler, under GPLv3. http://www.cri.ensmpofr/pips
J. A. Fisher, Trace Scheduling: A Technique for Global Microcode Compaction, IEEE Transactions on Computers, v.30 n.7, p.478-490, July 1981[doi>10.1109/TC.1981.1675827]
Freescale. 1999. AltiVec technology programming interface manual. http://www.freescale.com/files/.32bit/doc/ref-manual/ALTCVECPIM.pdf/
Calin Glitia , Philippe Dumont , Pierre Boulet, Array-OL with delays, a domain specific specification language for multidimensional intensive signal processing, Multidimensional Systems and Signal Processing, v.21 n.2, p.105-131, June      2010[doi>10.1007/s11045-009-0085-4]
Rajiv Gupta, A Code Motion Framework for Global Instruction Scheduling, Proceedings of the 7th International Conference on Compiler Construction, p.219-233, March 28-April 04, 1998
Mary H. Hall , Saman P. Amarasinghe , Brian R. Murphy , Shih-Wei Liao , Monica S. Lam, Detecting coarse-grain parallelism using an interprocedural parallelizing compiler, Proceedings of the 1995 ACM/IEEE conference on Supercomputing, p.49-es, December 04-08, 1995, San Diego, California, USA[doi>10.1145/224170.224337]
John L. Hennessy , David A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
R. W. Hockney , C. R. Jesshope, Parallel Computers Two: Architecture, Programming and Algorithms, IOP Publishing Ltd., Bristol, UK, 1988
Khronos Group. 2008. OpenCL computing language v1.0. http://www.khronos.org/opencl/
Kim, S., Hyun, C., and Sunwoo, M. 2006. VSIP: Implementation of video specific instruction-set processor. In APCCS: Proceedings of the Asia Pacific Conference on Circuits and Systems. IEEE, 1075--1078.
OpenMP Architecture Review Board. 2008. OpenMP application program interface, version 3.0. http://www.openmp.org/mp-documents/spec30.pdf
Ramanathan, R. M., Curry, R., Chennupaty, S., Cross, R. L., Kvo, S., and Buxton, M. J. 2006. Extending the world's most popular processor architecture. White paper, Intel. SSE3.
Jonathan Ragan-Kelley , Andrew Adams , Sylvain Paris , Marc Levoy , Saman Amarasinghe , Frédo Durand, Decoupling algorithms from schedules for easy optimization of image processing pipelines, ACM Transactions on Graphics (TOG), v.31 n.4, p.1-12, July 2012[doi>10.1145/2185520.2185528]
T. Rauber, Optimal evaluation of vector expression trees, Proceedings of the fifth Jerusalem conference on Information technology, p.467-473, September 1990, Jerusalem, Israel
Pierre Soille, Morphological Image Analysis: Principles and Applications, Springer-Verlag New York, Inc., Secaucus, NJ, 2003
Thales (TRT) and other institutions. 2009. TERAOPS project. http://www.systematic-paris-region.org/en/projects/teraops
VSIPL Forum. 2008. VSIPL Std v1.3. Vector Signal Image Processing Library. VSIPL.
Michael Joseph Wolfe , Carter Shanklin , Leda Ortega, High Performance Compilers for Parallel Computing, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
Julien Zory , Fabien Coelho, Using Algebraic Transformations to Optimize Expression Evaluation in Scientific Code, Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, p.376, October 12-18, 1998
