Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
<<<<<<< HEAD
Total CPU time to Xst completion: 0.13 secs
=======
Total CPU time to Xst completion: 0.05 secs
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
<<<<<<< HEAD
Total CPU time to Xst completion: 0.13 secs
=======
Total CPU time to Xst completion: 0.05 secs
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
 
--> 
Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_gen_imagen.vhd" into library work
Parsing entity <image_generator>.
Parsing architecture <Behavioral> of entity <image_generator>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_generador_vsync.vhd" into library work
Parsing entity <generador_vsync>.
Parsing architecture <comportamiento> of entity <generador_vsync>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_generador_hsync.vhd" into library work
Parsing entity <generador_hsync>.
Parsing architecture <comportamiento> of entity <generador_hsync>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_generador_blank.vhd" into library work
Parsing entity <generador_blank>.
Parsing architecture <Behavioral> of entity <generador_blank>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_cont_vert.vhd" into library work
Parsing entity <contador_vertical>.
Parsing architecture <comportamiento> of entity <contador_vertical>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_cont_horiz.vhd" into library work
Parsing entity <contador_horizontal>.
Parsing architecture <comportamiento> of entity <contador_horizontal>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/general.vhd" into library work
Parsing package <general>.
Parsing package body <general>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_controlador.vhd" into library work
Parsing entity <vga_controlador>.
Parsing architecture <Behavioral> of entity <vga_controlador>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/uart_tx.vhd" into library work
Parsing entity <uart_tx>.
Parsing architecture <Behavioral> of entity <uart_tx>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/uart_rx.vhd" into library work
Parsing entity <uart_rx>.
Parsing architecture <Behavioral> of entity <uart_rx>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/seven_seg.vhd" into library work
Parsing entity <seven_seg>.
Parsing architecture <Behavioral> of entity <seven_seg>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/salida_par.vhd" into library work
Parsing entity <salida_par>.
Parsing architecture <Behavioral> of entity <salida_par>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/md.vhd" into library work
Parsing entity <md>.
Parsing architecture <Behavioral> of entity <md>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/entrada.vhd" into library work
Parsing entity <entrada>.
Parsing architecture <Behavioral> of entity <entrada>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/decodificador.vhd" into library work
Parsing entity <decodificador>.
Parsing architecture <Behavioral> of entity <decodificador>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/control_prog.vhd" into library work
Parsing entity <control_prog>.
Parsing architecture <Behavioral> of entity <control_prog>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/barrel_shifter.vhd" into library work
Parsing entity <barrel_shifter>.
Parsing architecture <RTL> of entity <barrel_shifter>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/alu_parcial.vhd" into library work
Parsing entity <alu_parcial>.
Parsing architecture <Behavioral> of entity <alu_parcial>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/suma_4.vhd" into library work
Parsing entity <suma_4>.
Parsing architecture <Behavioral> of entity <suma_4>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/sumador32.vhd" into library work
Parsing entity <sumador32>.
Parsing architecture <Behavioral> of entity <sumador32>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/shift_left_j.vhd" into library work
Parsing entity <shift_left_j>.
Parsing architecture <Behavioral> of entity <shift_left_j>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/shift_left16.vhd" into library work
Parsing entity <shift_left16>.
Parsing architecture <Behavioral> of entity <shift_left16>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/shift_left.vhd" into library work
Parsing entity <shift_left>.
Parsing architecture <Behavioral> of entity <shift_left>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/reg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/prog.vhd" into library work
Parsing entity <prog>.
Parsing architecture <Behavioral> of entity <prog>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/pc.vhd" into library work
Parsing entity <pc>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/mux5_4a1.vhd" into library work
Parsing entity <mux5_4a1>.
Parsing architecture <Behavioral> of entity <mux5_4a1>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/mux32_4a1.vhd" into library work
Parsing entity <mux32_4a1>.
Parsing architecture <Behavioral> of entity <mux32_4a1>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/mux32.vhd" into library work
Parsing entity <mux32>.
Parsing architecture <Behavioral> of entity <mux32>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/mi.vhd" into library work
Parsing entity <mi>.
Parsing architecture <Behavioral> of entity <mi>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/md_io.vhd" into library work
Parsing entity <md_io>.
Parsing architecture <Behavioral> of entity <md_io>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/JR_detect.vhd" into library work
Parsing entity <JR_detect>.
Parsing architecture <Behavioral> of entity <jr_detect>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/exten_signo_cero.vhd" into library work
Parsing entity <exten_signo_cero>.
Parsing architecture <Behavioral> of entity <exten_signo_cero>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/divisorCLK.vhd" into library work
Parsing entity <divisorCLK>.
Parsing architecture <Behavioral> of entity <divisorclk>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/divCLK100a50.vhd" into library work
Parsing entity <divCLK100a50>.
Parsing architecture <Behavioral> of entity <divclk100a50>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/control_branch.vhd" into library work
Parsing entity <control_branch>.
Parsing architecture <Behavioral> of entity <control_branch>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/control1.vhd" into library work
Parsing entity <control1>.
Parsing architecture <Behavioral> of entity <control1>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/antirebote.vhd" into library work
Parsing entity <antirebote>.
Parsing architecture <Behavioral> of entity <antirebote>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/alu_control.vhd" into library work
Parsing entity <alu_control>.
Parsing architecture <Behavioral> of entity <alu_control>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/mips.vhd" into library work
Parsing entity <mips>.
Parsing architecture <Behavioral> of entity <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mips> (architecture <Behavioral>) from library <work>.

Elaborating entity <prog> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_prog> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/control_prog.vhd" Line 410. Case statement is complete. others clause is never selected

Elaborating entity <uart_tx> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/uart_tx.vhd" Line 194. Case statement is complete. others clause is never selected

Elaborating entity <uart_rx> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/uart_rx.vhd" Line 160. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/uart_rx.vhd" Line 188. Case statement is complete. others clause is never selected

Elaborating entity <divisorCLK> (architecture <Behavioral>) from library <work>.

Elaborating entity <divCLK100a50> (architecture <Behavioral>) from library <work>.

Elaborating entity <antirebote> (architecture <Behavioral>) from library <work>.

Elaborating entity <pc> (architecture <Behavioral>) from library <work>.

Elaborating entity <suma_4> (architecture <Behavioral>) from library <work>.

Elaborating entity <mi> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux5_4a1> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_left16> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu_parcial> (architecture <Behavioral>) from library <work>.

Elaborating entity <barrel_shifter> (architecture <RTL>) from library <work>.

Elaborating entity <exten_signo_cero> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_branch> (architecture <Behavioral>) from library <work>.

Elaborating entity <md_io> (architecture <Behavioral>) from library <work>.

Elaborating entity <entrada> (architecture <Behavioral>) from library <work>.

Elaborating entity <decodificador> (architecture <Behavioral>) from library <work>.

Elaborating entity <md> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/md.vhd" Line 95. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/md.vhd" Line 117. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/md.vhd" Line 159. Case statement is complete. others clause is never selected

Elaborating entity <salida_par> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga_controlador> (architecture <Behavioral>) from library <work>.

Elaborating entity <contador_horizontal> (architecture <comportamiento>) from library <work>.

Elaborating entity <contador_vertical> (architecture <comportamiento>) from library <work>.

Elaborating entity <generador_blank> (architecture <Behavioral>) from library <work>.

Elaborating entity <generador_hsync> (architecture <comportamiento>) from library <work>.

Elaborating entity <generador_vsync> (architecture <comportamiento>) from library <work>.

Elaborating entity <image_generator> (architecture <Behavioral>) from library <work>.
<<<<<<< HEAD
WARNING:HDLCompiler:1127 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_gen_imagen.vhd" Line 57: Assignment to vctr_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_gen_imagen.vhd" Line 101: Assignment to videobuffer ignored, since the identifier is never used
=======
WARNING:HDLCompiler:1127 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_gen_imagen.vhd" Line 45: Assignment to vctr_int ignored, since the identifier is never used
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

Elaborating entity <seven_seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux32> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux32_4a1> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_left> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_left_j> (architecture <Behavioral>) from library <work>.

Elaborating entity <sumador32> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <JR_detect> (architecture <Behavioral>) from library <work>.

Elaborating entity <control1> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/mips.vhd".
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <prog>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/prog.vhd".
    Summary:
	no macro.
Unit <prog> synthesized.

Synthesizing Unit <control_prog>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/control_prog.vhd".
    Found 9-bit register for signal <dirMIreg>.
    Found 16-bit register for signal <cantMSBLSB>.
    Found 8-bit register for signal <pal<3>>.
    Found 8-bit register for signal <pal<2>>.
    Found 8-bit register for signal <pal<1>>.
    Found 8-bit register for signal <pal<0>>.
    Found 5-bit register for signal <state>.
    Found 2-bit register for signal <contBytes>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 62                                             |
    | Inputs             | 10                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | st1_esperaatn0                                 |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <contBytes[1]_GND_7_o_add_0_OUT> created at line 1241.
    Found 9-bit adder for signal <dirMIreg[8]_GND_7_o_add_4_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_10_OUT<15:0>> created at line 1308.
    Found 32-bit comparator equal for signal <n0088> created at line 375
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_prog> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/uart_tx.vhd".
    Found 11-bit register for signal <cont_ciclos>.
    Found 4-bit register for signal <cont_bits>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <s_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetTx (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | st1_idle                                       |
    | Power Up State     | st1_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <cont_ciclos[10]_GND_8_o_add_3_OUT> created at line 1241.
    Found 4-bit adder for signal <cont_bits[3]_GND_8_o_add_7_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <cera_cont_ciclos> created at line 129.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/uart_rx.vhd".
    Found 11-bit register for signal <cont_ciclos>.
    Found 4-bit register for signal <cont_bits>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <s_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetRx (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | st1_idle                                       |
    | Power Up State     | st1_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <cont_ciclos[10]_GND_9_o_add_3_OUT> created at line 1241.
    Found 4-bit adder for signal <cont_bits[3]_GND_9_o_add_7_OUT> created at line 1241.
    Found 1-bit 4-to-1 multiplexer for signal <cera_cont_ciclos> created at line 127.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <divisorCLK>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/divisorCLK.vhd".
    Found 1-bit register for signal <tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <divisorCLK> synthesized.

Synthesizing Unit <divCLK100a50>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/divCLK100a50.vhd".
    Found 1-bit register for signal <tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <divCLK100a50> synthesized.

Synthesizing Unit <antirebote>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/antirebote.vhd".
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <antirebote> synthesized.

Synthesizing Unit <pc>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/pc.vhd".
    Found 32-bit register for signal <s>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pc> synthesized.

Synthesizing Unit <suma_4>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/suma_4.vhd".
    Found 32-bit adder for signal <s> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <suma_4> synthesized.

Synthesizing Unit <mi>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/mi.vhd".
    Found 512x32-bit dual-port RAM <Mram_mi> for signal <mi>.
    Summary:
	inferred   1 RAM(s).
Unit <mi> synthesized.

Synthesizing Unit <mux5_4a1>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/mux5_4a1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux5_4a1> synthesized.

Synthesizing Unit <reg>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/reg.vhd".
    Found 32-bit register for signal <reg<1>>.
    Found 32-bit register for signal <reg<2>>.
    Found 32-bit register for signal <reg<3>>.
    Found 32-bit register for signal <reg<4>>.
    Found 32-bit register for signal <reg<5>>.
    Found 32-bit register for signal <reg<6>>.
    Found 32-bit register for signal <reg<7>>.
    Found 32-bit register for signal <reg<8>>.
    Found 32-bit register for signal <reg<9>>.
    Found 32-bit register for signal <reg<10>>.
    Found 32-bit register for signal <reg<11>>.
    Found 32-bit register for signal <reg<12>>.
    Found 32-bit register for signal <reg<13>>.
    Found 32-bit register for signal <reg<14>>.
    Found 32-bit register for signal <reg<15>>.
    Found 32-bit register for signal <reg<16>>.
    Found 32-bit register for signal <reg<17>>.
    Found 32-bit register for signal <reg<18>>.
    Found 32-bit register for signal <reg<19>>.
    Found 32-bit register for signal <reg<20>>.
    Found 32-bit register for signal <reg<21>>.
    Found 32-bit register for signal <reg<22>>.
    Found 32-bit register for signal <reg<23>>.
    Found 32-bit register for signal <reg<24>>.
    Found 32-bit register for signal <reg<25>>.
    Found 32-bit register for signal <reg<26>>.
    Found 32-bit register for signal <reg<27>>.
    Found 32-bit register for signal <reg<28>>.
    Found 32-bit register for signal <reg<29>>.
    Found 32-bit register for signal <reg<30>>.
    Found 32-bit register for signal <reg<0>>.
    Found 5-bit subtractor for signal <GND_21_o_GND_21_o_sub_2_OUT<4:0>> created at line 52.
    Found 5-bit subtractor for signal <GND_21_o_GND_21_o_sub_6_OUT<4:0>> created at line 54.
    Found 5-bit subtractor for signal <GND_21_o_GND_21_o_sub_10_OUT<4:0>> created at line 63.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 31-to-1 multiplexer for signal <GND_21_o_X_21_o_wide_mux_2_OUT> created at line 52.
    Found 32-bit 31-to-1 multiplexer for signal <GND_21_o_X_21_o_wide_mux_6_OUT> created at line 54.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 992 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <reg> synthesized.

Synthesizing Unit <shift_left16>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/shift_left16.vhd".
    Summary:
	no macro.
Unit <shift_left16> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/alu.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <alu_parcial>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/alu_parcial.vhd".
    Found 32-bit adder for signal <n0037> created at line 56.
    Found 32-bit adder for signal <suma> created at line 56.
    Found 32-bit comparator greater for signal <op2[31]_op1[31]_LessThan_9_o> created at line 71
    Found 32-bit comparator greater for signal <op1[31]_op2[31]_LessThan_11_o> created at line 79
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <alu_parcial> synthesized.

Synthesizing Unit <barrel_shifter>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/barrel_shifter.vhd".
    Found 32-bit shifter arithmetic right for signal <e[31]_control[4]_shift_right_3_OUT> created at line 47
    Found 32-bit shifter logical right for signal <e[31]_control[4]_shift_right_5_OUT> created at line 46
    Found 32-bit shifter logical left for signal <e[31]_control[4]_shift_left_7_OUT> created at line 45
    Found 32-bit 4-to-1 multiplexer for signal <s> created at line 38.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <barrel_shifter> synthesized.

Synthesizing Unit <exten_signo_cero>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/exten_signo_cero.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <exten_signo_cero> synthesized.

Synthesizing Unit <control_branch>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/control_branch.vhd".
    Summary:
	no macro.
Unit <control_branch> synthesized.

Synthesizing Unit <md_io>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/md_io.vhd".
<<<<<<< HEAD
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/md_io.vhd" line 153: Output port <csLCD> of the instance <Inst_decodificador> is unconnected or connected to loadless signal.
=======
INFO:Xst:3210 - "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/md_io.vhd" line 144: Output port <csLCD> of the instance <Inst_decodificador> is unconnected or connected to loadless signal.
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
    Summary:
	inferred   2 Multiplexer(s).
Unit <md_io> synthesized.

Synthesizing Unit <entrada>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/entrada.vhd".
    Summary:
	no macro.
Unit <entrada> synthesized.

Synthesizing Unit <decodificador>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/decodificador.vhd".
    Summary:
	no macro.
Unit <decodificador> synthesized.

Synthesizing Unit <md>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/md.vhd".
    Found 128x8-bit single-port RAM <Mram_mem01> for signal <mem01>.
    Found 128x8-bit single-port RAM <Mram_mem00> for signal <mem00>.
    Found 128x8-bit single-port RAM <Mram_mem11> for signal <mem11>.
    Found 128x8-bit single-port RAM <Mram_mem10> for signal <mem10>.
    Found 32-bit 4-to-1 multiplexer for signal <dir[1]_GND_31_o_wide_mux_12_OUT> created at line 75.
    Found 32-bit 4-to-1 multiplexer for signal <dir[1]_GND_31_o_wide_mux_17_OUT> created at line 86.
    Found 32-bit 4-to-1 multiplexer for signal <dir[1]_GND_31_o_wide_mux_18_OUT> created at line 99.
    Found 32-bit 4-to-1 multiplexer for signal <dir[1]_BUS_0153_wide_mux_23_OUT> created at line 108.
    Found 32-bit 7-to-1 multiplexer for signal <tipoAcc[2]_GND_31_o_wide_mux_24_OUT> created at line 68.
    Summary:
	inferred   4 RAM(s).
	inferred  28 Multiplexer(s).
Unit <md> synthesized.

Synthesizing Unit <salida_par>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/salida_par.vhd".
    Found 8-bit register for signal <salida>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <salida_par> synthesized.

Synthesizing Unit <vga_controlador>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_controlador.vhd".
    Summary:
	no macro.
Unit <vga_controlador> synthesized.

Synthesizing Unit <contador_horizontal>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_cont_horiz.vhd".
    Found 11-bit register for signal <h_cuenta_int>.
<<<<<<< HEAD
    Found 11-bit adder for signal <h_cuenta_int[10]_GND_34_o_add_2_OUT> created at line 52.
=======
    Found 11-bit adder for signal <h_cuenta_int[10]_GND_35_o_add_2_OUT> created at line 51.
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <contador_horizontal> synthesized.

Synthesizing Unit <contador_vertical>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_cont_vert.vhd".
<<<<<<< HEAD
    Found 1-bit register for signal <hsync_t_1>.
    Found 10-bit register for signal <v_cuenta_int>.
    Found 1-bit register for signal <hsync_s>.
    Found 10-bit adder for signal <v_cuenta_int[9]_GND_35_o_add_2_OUT> created at line 68.
=======
    Found 10-bit register for signal <v_cuenta_int>.
    Found 1-bit register for signal <hsync_t_1>.
    Found 1-bit register for signal <hsync_s>.
    Found 10-bit adder for signal <v_cuenta_int[9]_GND_36_o_add_2_OUT> created at line 65.
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <contador_vertical> synthesized.

Synthesizing Unit <generador_blank>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_generador_blank.vhd".
    Found 11-bit comparator lessequal for signal <n0002> created at line 45
    Found 11-bit comparator lessequal for signal <n0004> created at line 45
    Found 10-bit comparator lessequal for signal <n0007> created at line 45
    Found 10-bit comparator lessequal for signal <n0009> created at line 45
    Summary:
	inferred   4 Comparator(s).
Unit <generador_blank> synthesized.

Synthesizing Unit <generador_hsync>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_generador_hsync.vhd".
    Found 1-bit register for signal <hsync_aux>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <generador_hsync> synthesized.

Synthesizing Unit <generador_vsync>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_generador_vsync.vhd".
    Found 1-bit register for signal <vsync>.
<<<<<<< HEAD
    Found 10-bit comparator lessequal for signal <n0001> created at line 44
    Found 10-bit comparator lessequal for signal <n0003> created at line 44
=======
    Found 10-bit comparator lessequal for signal <n0001> created at line 43
    Found 10-bit comparator lessequal for signal <n0003> created at line 43
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <generador_vsync> synthesized.

Synthesizing Unit <image_generator>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/vga_gen_imagen.vhd".
WARNING:Xst:647 - Input <vctr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <G>.
    Found 1-bit register for signal <B>.
    Found 1-bit register for signal <R>.
<<<<<<< HEAD
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_39_o_LessThan_3_o> created at line 83
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_39_o_LessThan_5_o> created at line 87
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_39_o_LessThan_7_o> created at line 88
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_39_o_LessThan_9_o> created at line 89
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_39_o_LessThan_11_o> created at line 90
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_39_o_LessThan_13_o> created at line 91
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_39_o_LessThan_15_o> created at line 92
    Found 11-bit comparator greater for signal <n0042> created at line 93
    Found 11-bit comparator lessequal for signal <n0047> created at line 94
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  17 Multiplexer(s).
=======
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_42_o_LessThan_3_o> created at line 69
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_42_o_LessThan_5_o> created at line 73
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_42_o_LessThan_7_o> created at line 74
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_42_o_LessThan_9_o> created at line 75
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_42_o_LessThan_11_o> created at line 76
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_42_o_LessThan_13_o> created at line 77
    Found 11-bit comparator greater for signal <hctr_int[10]_GND_42_o_LessThan_15_o> created at line 78
    Found 11-bit comparator greater for signal <n0037> created at line 79
    Found 11-bit comparator lessequal for signal <n0042> created at line 80
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  20 Multiplexer(s).
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
Unit <image_generator> synthesized.

Synthesizing Unit <seven_seg>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/seven_seg.vhd".
<<<<<<< HEAD
    Found 1-bit register for signal <clkreduc>.
    Found 10-bit register for signal <valorC>.
    Found 4-bit register for signal <C>.
    Found 10-bit register for signal <valorD>.
    Found 4-bit register for signal <D>.
    Found 10-bit register for signal <valorU>.
    Found 4-bit register for signal <U>.
    Found 2-bit register for signal <contador>.
    Found 15-bit register for signal <contadorclk>.
    Found 15-bit adder for signal <contadorclk[14]_GND_40_o_add_1_OUT> created at line 1241.
    Found 2-bit adder for signal <contador[1]_GND_40_o_add_111_OUT> created at line 1241.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_11_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_13_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_15_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_17_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_19_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_21_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_23_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_25_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_27_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_52_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_54_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_56_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_58_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_60_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_62_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_64_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_66_OUT<9:0>> created at line 1308.
    Found 10-bit subtractor for signal <GND_40_o_GND_40_o_sub_68_OUT<9:0>> created at line 1308.
    Found 16x8-bit Read Only RAM for signal <sevenSegment>
    Found 4x3-bit Read Only RAM for signal <SevenSegmentEnable>
    Found 16x4-bit Read Only RAM for signal <GND_40_o_PWR_54_o_mux_108_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <digito<3>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <digito<2>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <digito<1>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <digito<0>> created at line 204.
    Found 15-bit comparator greater for signal <contadorclk[14]_PWR_54_o_LessThan_1_o> created at line 57
    Found 10-bit comparator greater for signal <PWR_54_o_valorC[9]_LessThan_9_o> created at line 86
    Found 10-bit comparator greater for signal <n0015> created at line 89
    Found 10-bit comparator greater for signal <n0018> created at line 92
    Found 10-bit comparator greater for signal <n0021> created at line 95
    Found 10-bit comparator greater for signal <n0024> created at line 98
    Found 10-bit comparator greater for signal <n0027> created at line 101
    Found 10-bit comparator greater for signal <n0030> created at line 104
    Found 10-bit comparator greater for signal <n0033> created at line 107
    Found 10-bit comparator greater for signal <n0036> created at line 110
    Found 10-bit comparator greater for signal <n0039> created at line 113
    Found 10-bit comparator greater for signal <GND_40_o_valorD[9]_LessThan_50_o> created at line 127
    Found 10-bit comparator greater for signal <n0065> created at line 130
    Found 10-bit comparator greater for signal <n0068> created at line 133
    Found 10-bit comparator greater for signal <n0071> created at line 136
    Found 10-bit comparator greater for signal <n0074> created at line 139
    Found 10-bit comparator greater for signal <n0077> created at line 142
    Found 10-bit comparator greater for signal <n0080> created at line 145
    Found 10-bit comparator greater for signal <n0083> created at line 148
    Found 10-bit comparator greater for signal <n0086> created at line 151
    Found 10-bit comparator greater for signal <n0089> created at line 154
    Found 10-bit comparator greater for signal <GND_40_o_valorU[9]_LessThan_91_o> created at line 167
    Summary:
	inferred   3 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred  22 Comparator(s).
	inferred  39 Multiplexer(s).
=======
WARNING:Xst:647 - Input <data_in<9:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <ena_disp>.
    Found 4-bit register for signal <segnal_bcd>.
    Found 16x8-bit Read Only RAM for signal <sevenSegment>
    Found 4x3-bit Read Only RAM for signal <SevenSegmentEnable>
    Summary:
	inferred   2 RAM(s).
	inferred   6 D-type flip-flop(s).
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
Unit <seven_seg> synthesized.

Synthesizing Unit <mux32>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/mux32.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32> synthesized.

Synthesizing Unit <mux32_4a1>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/mux32_4a1.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <s> created at line 38.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux32_4a1> synthesized.

Synthesizing Unit <shift_left>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/shift_left.vhd".
    Summary:
	no macro.
Unit <shift_left> synthesized.

Synthesizing Unit <shift_left_j>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/shift_left_j.vhd".
    Summary:
	no macro.
Unit <shift_left_j> synthesized.

Synthesizing Unit <sumador32>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/sumador32.vhd".
    Found 32-bit adder for signal <s> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sumador32> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/alu_control.vhd".
    Summary:
	inferred  13 Multiplexer(s).
Unit <alu_control> synthesized.

Synthesizing Unit <JR_detect>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/JR_detect.vhd".
    Summary:
	no macro.
Unit <JR_detect> synthesized.

Synthesizing Unit <control1>.
    Related source file is "/home/maxi/Documentos/GitHub/BlockBreaker_SD2/VHDL_MIPS_VGA/control1.vhd".
    Summary:
	inferred  15 Multiplexer(s).
Unit <control1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
<<<<<<< HEAD
# RAMs                                                 : 8
 128x8-bit single-port RAM                             : 4
 16x4-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
 4x3-bit single-port Read Only RAM                     : 1
 512x32-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 1
 10-bit subtractor                                     : 2
 11-bit adder                                          : 3
 15-bit adder                                          : 1
=======
# RAMs                                                 : 7
 128x8-bit single-port RAM                             : 4
 16x8-bit single-port Read Only RAM                    : 1
 4x3-bit single-port Read Only RAM                     : 1
 512x32-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 1
 11-bit adder                                          : 3
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
 16-bit subtractor                                     : 1
 2-bit adder                                           : 2
 32-bit adder                                          : 4
 4-bit adder                                           : 2
 5-bit subtractor                                      : 3
 9-bit adder                                           : 1
<<<<<<< HEAD
# Registers                                            : 67
 1-bit register                                        : 11
 10-bit register                                       : 4
 11-bit register                                       : 3
 15-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 32
 4-bit register                                        : 5
 8-bit register                                        : 7
 9-bit register                                        : 1
# Comparators                                          : 40
 10-bit comparator greater                             : 21
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 8
 11-bit comparator lessequal                           : 3
 15-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 189
 1-bit 2-to-1 multiplexer                              : 57
 1-bit 4-to-1 multiplexer                              : 6
 10-bit 2-to-1 multiplexer                             : 21
 11-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
=======
# Registers                                            : 60
 1-bit register                                        : 10
 10-bit register                                       : 1
 11-bit register                                       : 3
 16-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 32
 4-bit register                                        : 3
 8-bit register                                        : 7
 9-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 18
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 8
 11-bit comparator lessequal                           : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 153
 1-bit 2-to-1 multiplexer                              : 60
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 13
 32-bit 2-to-1 multiplexer                             : 23
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 27
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 19
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <contador_horizontal>.
The following registers are absorbed into counter <h_cuenta_int>: 1 register on signal <h_cuenta_int>.
Unit <contador_horizontal> synthesized (advanced).

Synthesizing (advanced) Unit <contador_vertical>.
The following registers are absorbed into counter <v_cuenta_int>: 1 register on signal <v_cuenta_int>.
Unit <contador_vertical> synthesized (advanced).

Synthesizing (advanced) Unit <control_prog>.
The following registers are absorbed into counter <cantMSBLSB>: 1 register on signal <cantMSBLSB>.
The following registers are absorbed into counter <dirMIreg>: 1 register on signal <dirMIreg>.
The following registers are absorbed into counter <contBytes>: 1 register on signal <contBytes>.
Unit <control_prog> synthesized (advanced).

Synthesizing (advanced) Unit <md>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dir<8:2>>      |          |
    |     diA            | connected to signal <_n0150>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem00> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dir<8:2>>      |          |
    |     diA            | connected to signal <_n0158>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dir<8:2>>      |          |
    |     diA            | connected to signal <_n0166>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dir<8:2>>      |          |
    |     diA            | connected to signal <_n0174>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <md> synthesized (advanced).

Synthesizing (advanced) Unit <mi>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mi> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeProg>     | high     |
    |     addrA          | connected to signal <dirMI>         |          |
    |     diA            | connected to signal <dataE>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     addrB          | connected to signal <dir>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mi> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg>.
<<<<<<< HEAD
The following registers are absorbed into counter <contadorclk>: 1 register on signal <contadorclk>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
INFO:Xst:3231 - The small RAM <Mram_GND_40_o_PWR_54_o_mux_108_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <valorU<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SevenSegmentEnable> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
=======
INFO:Xst:3231 - The small RAM <Mram_SevenSegmentEnable> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
<<<<<<< HEAD
    |     addrA          | connected to signal <contador>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SevenSegmentEnable> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sevenSegment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
=======
    |     addrA          | connected to signal <ena_disp>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SevenSegmentEnable> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sevenSegment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
<<<<<<< HEAD
    |     addrA          | connected to signal <digito>        |          |
=======
    |     addrA          | connected to signal <segnal_bcd>    |          |
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sevenSegment>  |          |
    -----------------------------------------------------------------------
Unit <seven_seg> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <cont_ciclos>: 1 register on signal <cont_ciclos>.
The following registers are absorbed into counter <cont_bits>: 1 register on signal <cont_bits>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <cont_ciclos>: 1 register on signal <cont_ciclos>.
The following registers are absorbed into counter <cont_bits>: 1 register on signal <cont_bits>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
<<<<<<< HEAD
# RAMs                                                 : 8
 128x8-bit single-port distributed RAM                 : 4
 16x4-bit single-port distributed Read Only RAM        : 1
=======
# RAMs                                                 : 7
 128x8-bit single-port distributed RAM                 : 4
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
 16x8-bit single-port distributed Read Only RAM        : 1
 4x3-bit single-port distributed Read Only RAM         : 1
 512x32-bit dual-port distributed RAM                  : 1
# Adders/Subtractors                                   : 8
<<<<<<< HEAD
 10-bit subtractor                                     : 2
=======
 10-bit adder                                          : 1
 11-bit adder                                          : 1
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
 5-bit subtractor                                      : 3
# Counters                                             : 11
 10-bit up counter                                     : 1
 11-bit up counter                                     : 3
 15-bit up counter                                     : 1
 16-bit down counter                                   : 1
 2-bit up counter                                      : 2
 4-bit up counter                                      : 2
 9-bit up counter                                      : 1
<<<<<<< HEAD
# Registers                                            : 1133
 Flip-Flops                                            : 1133
# Comparators                                          : 40
 10-bit comparator greater                             : 21
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 8
 11-bit comparator lessequal                           : 3
 15-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 247
 1-bit 2-to-1 multiplexer                              : 57
 1-bit 31-to-1 multiplexer                             : 64
 1-bit 4-to-1 multiplexer                              : 6
 10-bit 2-to-1 multiplexer                             : 20
=======
# Registers                                            : 1117
 Flip-Flops                                            : 1117
# Comparators                                          : 18
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 8
 11-bit comparator lessequal                           : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 214
 1-bit 2-to-1 multiplexer                              : 60
 1-bit 31-to-1 multiplexer                             : 64
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 13
 32-bit 2-to-1 multiplexer                             : 23
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 27
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 19
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_prog/Inst_control_prog/FSM_0> on signal <state[1:22]> with one-hot encoding.
---------------------------------------------------
 State                   | Encoding
---------------------------------------------------
 st1_esperaatn0          | 0000000000000000000001
 st2_esperaatn1          | 0000000000000000000010
 st3_esperacomando       | 0000000000000000000100
 st4_c_enviatam1         | 0000000000000000100000
 st5_c_esperaenviatam1   | 0000000000000001000000
 st6_c_enviatam2         | 0000000000000010000000
 st7_c_esperaenviatam2   | 0000000000000100000000
 st8_p_esperatam1        | 0000000000000000010000
 st9_p_esperatam2        | 0000000000001000000000
 st10_p_recibedatos      | 0000000000010000000000
 st11_p_escribemi        | 0000000000100000000000
 st12_p_enviarespc       | 0000000001000000000000
 st13_p_esperaenviarespc | 0000000010000000000000
 st14_v_esperatam1       | 0000000000000000001000
 st15_v_esperatam2       | 0000000100000000000000
 st16_v_recibedatos      | 0000001000000000000000
 st17_v_verificami       | 0000010000000000000000
 st18_v_reciberesto      | 0001000000000000000000
 st19_v_enviarespe       | 0010000000000000000000
 st20_v_esperaenviarespe | 0100000000000000000000
 st21_v_enviarespc       | 0000100000000000000000
 st22_v_esperaenviarespc | 1000000000000000000000
---------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_prog/inst_uart_tx/FSM_1> on signal <state[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 st1_idle  | 00
 st2_start | 01
 st3_datos | 11
 st4_stop  | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_prog/inst_uart_rx/FSM_2> on signal <state[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 st1_idle  | 00
 st2_start | 01
 st3_datos | 11
 st4_stop  | 10
-----------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    v_cuenta_int_9 in unit <contador_vertical>
    v_cuenta_int_4 in unit <contador_vertical>
    h_cuenta_int_10 in unit <contador_horizontal>
    h_cuenta_int_9 in unit <contador_horizontal>
    h_cuenta_int_5 in unit <contador_horizontal>
    h_cuenta_int_4 in unit <contador_horizontal>
    h_cuenta_int_1 in unit <contador_horizontal>


Optimizing unit <mips> ...

Optimizing unit <md_io> ...

Optimizing unit <md> ...

Optimizing unit <image_generator> ...

Optimizing unit <salida_par> ...

Optimizing unit <seven_seg> ...

<<<<<<< HEAD
=======
Optimizing unit <contador_horizontal> ...

Optimizing unit <contador_vertical> ...

Optimizing unit <image_generator> ...

>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
Optimizing unit <control_prog> ...

Optimizing unit <uart_tx> ...

Optimizing unit <uart_rx> ...

Optimizing unit <pc> ...

Optimizing unit <reg> ...

Optimizing unit <control1> ...

Optimizing unit <alu> ...

Optimizing unit <alu_parcial> ...
INFO:Xst:2261 - The FF/Latch <Inst_md_io/Inst_seven_seg/valorU_9> in Unit <mips> is equivalent to the following 2 FFs/Latches, which will be removed : <Inst_md_io/Inst_seven_seg/valorU_8> <Inst_md_io/Inst_seven_seg/valorU_7> 
INFO:Xst:2261 - The FF/Latch <Inst_md_io/Inst_seven_seg/valorD_9> in Unit <mips> is equivalent to the following 2 FFs/Latches, which will be removed : <Inst_md_io/Inst_seven_seg/valorD_8> <Inst_md_io/Inst_seven_seg/valorD_7> 
INFO:Xst:2261 - The FF/Latch <Inst_md_io/Inst_seven_seg/valorU_6> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <Inst_md_io/Inst_seven_seg/valorU_5> 

Mapping all equations...
Building and optimizing final netlist ...
<<<<<<< HEAD
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 50.
FlipFlop Inst_pc/s_10 has been replicated 1 time(s)
FlipFlop Inst_pc/s_9 has been replicated 1 time(s)
=======
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 47.
WARNING:Xst:1426 - The value init of the FF/Latch Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_10_LD hinder the constant cleaning in the block mips.
   You should achieve better results by setting this init to 0.
FlipFlop Inst_pc/s_10 has been replicated 5 time(s)
FlipFlop Inst_pc/s_9 has been replicated 5 time(s)
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

Final Macro Processing ...

Processing Unit <mips> :
	Found 2-bit shift register for signal <Inst_md_io/Inst_seven_seg/valorU_0>.
Unit <mips> processed.

=========================================================================
Final Register Report

Macro Statistics
<<<<<<< HEAD
# Registers                                            : 1248
 Flip-Flops                                            : 1248
# Shift Registers                                      : 1
 2-bit shift register                                  : 1
=======
# Registers                                            : 1216
 Flip-Flops                                            : 1216
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
<<<<<<< HEAD
# BELS                             : 2804
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 56
#      LUT2                        : 65
#      LUT3                        : 81
#      LUT4                        : 329
#      LUT5                        : 246
#      LUT6                        : 1523
#      MUXCY                       : 223
#      MUXF7                       : 77
#      VCC                         : 1
#      XORCY                       : 187
# FlipFlops/Latches                : 1249
#      FD                          : 93
#      FDE                         : 1002
#      FDR                         : 35
#      FDRE                        : 107
#      FDS                         : 11
#      FDSE                        : 1
# RAMS                             : 160
#      RAM128X1D                   : 128
#      RAM128X1S                   : 32
# Shift Registers                  : 1
#      SRLC16E                     : 1
=======
# BELS                             : 2629
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 56
#      LUT2                        : 53
#      LUT3                        : 48
#      LUT4                        : 304
#      LUT5                        : 268
#      LUT6                        : 1508
#      MUXCY                       : 175
#      MUXF7                       : 66
#      VCC                         : 1
#      XORCY                       : 139
# FlipFlops/Latches                : 1217
#      FD                          : 86
#      FDC                         : 16
#      FDCE                        : 10
#      FDE                         : 1016
#      FDP                         : 1
#      FDPE                        : 1
#      FDR                         : 5
#      FDRE                        : 81
#      LD                          : 1
# RAMS                             : 160
#      RAM128X1D                   : 128
#      RAM128X1S                   : 32
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 10
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
<<<<<<< HEAD
 Number of Slice Registers:            1249  out of  11440    10%  
 Number of Slice LUTs:                 2892  out of   5720    50%  
    Number used as Logic:              2315  out of   5720    40%  
    Number used as Memory:              577  out of   1440    40%  
=======
 Number of Slice Registers:            1217  out of  11440    10%  
 Number of Slice LUTs:                 2823  out of   5720    49%  
    Number used as Logic:              2247  out of   5720    39%  
    Number used as Memory:              576  out of   1440    40%  
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
       Number used as RAM:              576
       Number used as SRL:                1

Slice Logic Distribution: 
<<<<<<< HEAD
 Number of LUT Flip Flop pairs used:   3697
   Number with an unused Flip Flop:    2448  out of   3697    66%  
   Number with an unused LUT:           805  out of   3697    21%  
   Number of fully used LUT-FF pairs:   444  out of   3697    12%  
   Number of unique control sets:        60
=======
 Number of LUT Flip Flop pairs used:   3640
   Number with an unused Flip Flop:    2423  out of   3640    66%  
   Number with an unused LUT:           817  out of   3640    22%  
   Number of fully used LUT-FF pairs:   400  out of   3640    10%  
   Number of unique control sets:        54
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    200    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
<<<<<<< HEAD
-----------------------------------+-------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                     | Load  |
-----------------------------------+-------------------------------------------+-------+
clk100mhz                          | BUFGP                                     | 1     |
Inst_divCLK100a50/tmp              | BUFG                                      | 29    |
Inst_divisorCLK/tmp                | BUFG                                      | 1378  |
Inst_md_io/Inst_seven_seg/clkreduc | NONE(Inst_md_io/Inst_seven_seg/contador_1)| 2     |
-----------------------------------+-------------------------------------------+-------+
=======
-----------------------------------+-------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                               | Load  |
-----------------------------------+-------------------------------------------------------------------------------------+-------+
clk100mhz                          | BUFGP                                                                               | 1     |
Inst_divCLK100a50/tmp              | BUFG                                                                                | 36    |
Inst_divisorCLK/tmp                | BUFG                                                                                | 1339  |
reset(reset1:O)                    | NONE(*)(Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_10_LD)| 1     |
-----------------------------------+-------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

<<<<<<< HEAD
   Minimum period: 15.883ns (Maximum Frequency: 62.959MHz)
   Minimum input arrival time before clock: 4.463ns
   Maximum output required time after clock: 6.170ns
=======
   Minimum period: 15.368ns (Maximum Frequency: 65.071MHz)
   Minimum input arrival time before clock: 4.728ns
   Maximum output required time after clock: 5.164ns
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100mhz'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            Inst_divCLK100a50/tmp (FF)
  Destination:       Inst_divCLK100a50/tmp (FF)
  Source Clock:      clk100mhz rising
  Destination Clock: clk100mhz rising

  Data Path: Inst_divCLK100a50/tmp to Inst_divCLK100a50/tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  Inst_divCLK100a50/tmp (Inst_divCLK100a50/tmp)
     INV:I->O              1   0.206   0.579  Inst_divCLK100a50/tmp_INV_49_o1_INV_0 (Inst_divCLK100a50/tmp_INV_49_o)
     FD:D                      0.102          Inst_divCLK100a50/tmp
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_divCLK100a50/tmp'
<<<<<<< HEAD
  Clock period: 7.948ns (frequency: 125.817MHz)
  Total number of paths / destination ports: 2291 / 41
-------------------------------------------------------------------------
Delay:               7.948ns (Levels of Logic = 8)
  Source:            Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_4 (FF)
  Destination:       Inst_md_io/Inst_vga_controlador/Inst_image_generator/G (FF)
  Source Clock:      Inst_divCLK100a50/tmp rising
  Destination Clock: Inst_divCLK100a50/tmp rising

  Data Path: Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_4 to Inst_md_io/Inst_vga_controlador/Inst_image_generator/G
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   1.322  Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_4 (Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_4)
     LUT6:I0->O            1   0.203   0.580  Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank2 (Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank1)
     LUT4:I3->O            1   0.205   0.580  Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank3 (Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank2)
     LUT6:I5->O            2   0.205   0.961  Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank4 (Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank3)
     LUT5:I0->O           11   0.203   1.227  Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank7 (Inst_md_io/Inst_vga_controlador/blank)
     LUT5:I0->O            1   0.203   0.580  Inst_md_io/Inst_vga_controlador/Inst_image_generator/GND_39_o_GND_39_o_mux_26_OUT[1]4 (Inst_md_io/Inst_vga_controlador/Inst_image_generator/GND_39_o_GND_39_o_mux_26_OUT[1]4)
     LUT6:I5->O            1   0.205   0.000  Inst_md_io/Inst_vga_controlador/Inst_image_generator/GND_39_o_GND_39_o_mux_26_OUT[1]6_G (N911)
     MUXF7:I1->O           1   0.140   0.580  Inst_md_io/Inst_vga_controlador/Inst_image_generator/GND_39_o_GND_39_o_mux_26_OUT[1]6 (Inst_md_io/Inst_vga_controlador/Inst_image_generator/GND_39_o_GND_39_o_mux_26_OUT[1])
     LUT6:I5->O            1   0.205   0.000  Inst_md_io/Inst_vga_controlador/Inst_image_generator/G_glue_set (Inst_md_io/Inst_vga_controlador/Inst_image_generator/G_glue_set)
     FDR:D                     0.102          Inst_md_io/Inst_vga_controlador/Inst_image_generator/G
    ----------------------------------------
    Total                      7.948ns (2.118ns logic, 5.830ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_divisorCLK/tmp'
  Clock period: 15.883ns (frequency: 62.959MHz)
  Total number of paths / destination ports: 2789137745 / 3887
-------------------------------------------------------------------------
Delay:               15.883ns (Levels of Logic = 12)
  Source:            Inst_pc/s_9 (FF)
=======
  Clock period: 5.912ns (frequency: 169.145MHz)
  Total number of paths / destination ports: 913 / 49
-------------------------------------------------------------------------
Delay:               5.912ns (Levels of Logic = 5)
  Source:            Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_4_P_4 (FF)
  Destination:       Inst_md_io/Inst_vga_controlador/Inst_image_generator/R (FF)
  Source Clock:      Inst_divCLK100a50/tmp rising
  Destination Clock: Inst_divCLK100a50/tmp rising

  Data Path: Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_4_P_4 to Inst_md_io/Inst_vga_controlador/Inst_image_generator/R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_4_P_4 (Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_4_P_4)
     LUT3:I1->O           15   0.203   1.346  Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_41 (Inst_md_io/Inst_vga_controlador/Inst_contador_horizontal/h_cuenta_int_4)
     LUT6:I0->O            1   0.203   0.684  Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank4 (Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank3)
     LUT6:I4->O            1   0.203   0.580  Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank5 (Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank4)
     LUT6:I5->O            3   0.205   1.015  Inst_md_io/Inst_vga_controlador/Inst_generador_blank/blank7 (Inst_md_io/Inst_vga_controlador/blank)
     LUT6:I0->O            1   0.203   0.000  Inst_md_io/Inst_vga_controlador/Inst_image_generator/R_int3 (Inst_md_io/Inst_vga_controlador/Inst_image_generator/R_int)
     FDC:D                     0.102          Inst_md_io/Inst_vga_controlador/Inst_image_generator/R
    ----------------------------------------
    Total                      5.912ns (1.566ns logic, 4.346ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_divisorCLK/tmp'
  Clock period: 15.368ns (frequency: 65.071MHz)
  Total number of paths / destination ports: 3305332645 / 3798
-------------------------------------------------------------------------
Delay:               15.368ns (Levels of Logic = 15)
  Source:            Inst_pc/s_9_5 (FF)
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
  Destination:       Inst_reg/reg_0_30 (FF)
  Source Clock:      Inst_divisorCLK/tmp rising
  Destination Clock: Inst_divisorCLK/tmp rising

<<<<<<< HEAD
  Data Path: Inst_pc/s_9 to Inst_reg/reg_0_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              52   0.447   1.665  Inst_pc/s_9 (Inst_pc/s_9)
     LUT6:I4->O           38   0.203   1.377  inst_LPM_MUX32121_1 (inst_LPM_MUX32121)
     LUT5:I4->O           86   0.205   2.149  Inst_reg/Msub_GND_21_o_GND_21_o_sub_6_OUT<4:0>_xor<4>11 (Inst_reg/GND_21_o_GND_21_o_sub_6_OUT<4>)
     LUT6:I0->O           18   0.203   1.278  Inst_mux32_ALU/Mmux_s211 (sal_mult_alu<28>)
     LUT6:I3->O           10   0.205   0.961  Inst_alu/Sh1241 (Inst_alu/Sh124)
     LUT4:I2->O            1   0.203   0.684  Inst_alu/Mmux_s_mux317 (Inst_alu/Mmux_s_mux316)
     LUT5:I3->O            1   0.203   0.580  Inst_alu/Mmux_s_mux318 (Inst_alu/Mmux_s_mux317)
     LUT6:I5->O            1   0.205   0.000  Inst_alu/Mmux_s_mux319_G (N841)
     MUXF7:I1->O          38   0.140   1.376  Inst_alu/Mmux_s_mux319 (salida_alu<8>)
     RAM128X1S:A6->O       4   0.148   0.912  Inst_md_io/Inst_md/Mram_mem108 (Inst_md_io/Inst_md/hwtemp2<7>1)
     LUT6:I3->O            5   0.205   0.715  Inst_md_io/Inst_md/dir<1>181 (Inst_md_io/Inst_md/dir<1>_mmx_out4)
     LUT6:I5->O           17   0.205   1.028  Inst_md_io/Inst_md/Mmux_dataout1014 (Inst_md_io/Inst_md/Mmux_dataout101)
     LUT6:I5->O           16   0.205   0.000  Inst_mux32_lui/Mmux_s242 (escribe_reg<30>)
     FDE:D                     0.102          Inst_reg/reg_1_30
    ----------------------------------------
    Total                     15.883ns (3.158ns logic, 12.725ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_md_io/Inst_seven_seg/clkreduc'
  Clock period: 2.163ns (frequency: 462.406MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.163ns (Levels of Logic = 1)
  Source:            Inst_md_io/Inst_seven_seg/contador_0 (FF)
  Destination:       Inst_md_io/Inst_seven_seg/contador_0 (FF)
  Source Clock:      Inst_md_io/Inst_seven_seg/clkreduc rising
  Destination Clock: Inst_md_io/Inst_seven_seg/clkreduc rising

  Data Path: Inst_md_io/Inst_seven_seg/contador_0 to Inst_md_io/Inst_seven_seg/contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              9   0.447   0.829  Inst_md_io/Inst_seven_seg/contador_0 (Inst_md_io/Inst_seven_seg/contador_0)
     INV:I->O              1   0.206   0.579  Inst_md_io/Inst_seven_seg/Mcount_contador_xor<0>11_INV_0 (Inst_md_io/Inst_seven_seg/Result<0>)
     FDS:D                     0.102          Inst_md_io/Inst_seven_seg/contador_0
    ----------------------------------------
    Total                      2.163ns (0.755ns logic, 1.408ns route)
                                       (34.9% logic, 65.1% route)
=======
  Data Path: Inst_pc/s_9_5 to Inst_reg/reg_0_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   0.907  Inst_pc/s_9_5 (Inst_pc/s_9_5)
     LUT6:I4->O           15   0.203   0.982  inst_LPM_MUX32181_3 (inst_LPM_MUX32181_2)
     LUT6:I5->O            1   0.205   0.924  Inst_reg/mux11_7 (Inst_reg/mux11_7)
     LUT6:I1->O            1   0.203   0.000  Inst_reg/mux11_3 (Inst_reg/mux11_3)
     MUXF7:I1->O           2   0.140   0.617  Inst_reg/mux11_2_f7 (Inst_reg/GND_22_o_X_22_o_wide_mux_2_OUT<1>)
     LUT6:I5->O           18   0.205   1.050  Inst_reg/Mmux_rd1121 (lee_reg1<1>)
     LUT6:I5->O           18   0.205   1.050  Inst_alu/Mmux_shift_amount21_2 (Inst_alu/Mmux_shift_amount211)
     LUT6:I5->O            9   0.205   0.934  Inst_alu/Sh1201 (Inst_alu/Sh120)
     LUT4:I2->O            1   0.203   0.580  Inst_alu/Mmux_s_mux317 (Inst_alu/Mmux_s_mux316)
     LUT5:I4->O            1   0.205   0.580  Inst_alu/Mmux_s_mux318 (Inst_alu/Mmux_s_mux317)
     LUT6:I5->O            1   0.205   0.000  Inst_alu/Mmux_s_mux319_G (N981)
     MUXF7:I1->O          38   0.140   1.376  Inst_alu/Mmux_s_mux319 (salida_alu<8>)
     RAM128X1S:A6->O       4   0.148   0.788  Inst_md_io/Inst_md/Mram_mem018 (Inst_md_io/Inst_md/hwtemp1<7>)
     LUT6:I4->O            2   0.203   0.845  Inst_md_io/Inst_md/Mmux_dataout1012 (Inst_md_io/Inst_md/Mmux_dataout1012)
     LUT6:I3->O           17   0.205   1.028  Inst_md_io/Inst_md/Mmux_dataout1014 (Inst_md_io/Inst_md/Mmux_dataout101)
     LUT6:I5->O           16   0.205   0.000  Inst_mux32_lui/Mmux_s242 (escribe_reg<30>)
     FDE:D                     0.102          Inst_reg/reg_1_30
    ----------------------------------------
    Total                     15.368ns (3.708ns logic, 11.660ns route)
                                       (24.1% logic, 75.9% route)
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_divisorCLK/tmp'
  Total number of paths / destination ports: 408 / 221
-------------------------------------------------------------------------
<<<<<<< HEAD
Offset:              4.463ns (Levels of Logic = 5)
=======
Offset:              4.728ns (Levels of Logic = 5)
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
  Source:            sw<3> (PAD)
  Destination:       Inst_reg/reg_0_5 (FF)
  Destination Clock: Inst_divisorCLK/tmp rising

  Data Path: sw<3> to Inst_reg/reg_0_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< HEAD
     IBUF:I->O             1   1.222   0.944  sw_3_IBUF (sw_3_IBUF)
     LUT6:I0->O            1   0.203   0.000  Inst_md_io/Inst_decodificador/csEntrada<31>1_SW7_G (N887)
     MUXF7:I1->O           1   0.140   0.580  Inst_md_io/Inst_decodificador/csEntrada<31>1_SW7 (N761)
     LUT6:I5->O            2   0.205   0.864  Inst_mux32_lui/Mmux_s283_SW0 (N693)
     LUT6:I2->O           16   0.203   0.000  Inst_mux32_lui/Mmux_s284 (escribe_reg<5>)
     FDE:D                     0.102          Inst_reg/reg_1_5
    ----------------------------------------
    Total                      4.463ns (2.075ns logic, 2.388ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_divisorCLK/tmp'
  Total number of paths / destination ports: 95 / 16
=======
     IBUF:I->O             2   1.222   0.981  sw_3_IBUF (sw_3_IBUF)
     LUT6:I0->O            1   0.203   0.000  Inst_md_io/Inst_decodificador/csEntrada<31>1_SW7_G (N892)
     MUXF7:I1->O           1   0.140   0.827  Inst_md_io/Inst_decodificador/csEntrada<31>1_SW7 (N764)
     LUT6:I2->O            2   0.203   0.845  Inst_mux32_lui/Mmux_s283_SW1_SW0 (N732)
     LUT6:I3->O           16   0.205   0.000  Inst_mux32_lui/Mmux_s284 (escribe_reg<5>)
     FDE:D                     0.102          Inst_reg/reg_1_5
    ----------------------------------------
    Total                      4.728ns (2.075ns logic, 2.653ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_divisorCLK/tmp'
  Total number of paths / destination ports: 45 / 19
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
-------------------------------------------------------------------------
Offset:              5.833ns (Levels of Logic = 3)
  Source:            Inst_md_io/Inst_seven_seg/C_1 (FF)
  Destination:       sevenSegment<6> (PAD)
  Source Clock:      Inst_divisorCLK/tmp rising

  Data Path: Inst_md_io/Inst_seven_seg/C_1 to sevenSegment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.447   0.808  Inst_md_io/Inst_seven_seg/C_1 (Inst_md_io/Inst_seven_seg/C_1)
     LUT5:I2->O            7   0.205   1.021  Inst_md_io/Inst_seven_seg/Mmux_digito<1>11 (Inst_md_io/Inst_seven_seg/digito<1>)
     LUT4:I0->O            1   0.203   0.579  Inst_md_io/Inst_seven_seg/Mram_sevenSegment31 (sevenSegment_3_OBUF)
     OBUF:I->O                 2.571          sevenSegment_3_OBUF (sevenSegment<3>)
    ----------------------------------------
    Total                      5.833ns (3.426ns logic, 2.407ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_md_io/Inst_seven_seg/clkreduc'
  Total number of paths / destination ports: 62 / 10
-------------------------------------------------------------------------
Offset:              6.170ns (Levels of Logic = 3)
  Source:            Inst_md_io/Inst_seven_seg/contador_1 (FF)
  Destination:       sevenSegment<6> (PAD)
  Source Clock:      Inst_md_io/Inst_seven_seg/clkreduc rising

  Data Path: Inst_md_io/Inst_seven_seg/contador_1 to sevenSegment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              8   0.447   1.147  Inst_md_io/Inst_seven_seg/contador_1 (Inst_md_io/Inst_seven_seg/contador_1)
     LUT5:I0->O            7   0.203   1.021  Inst_md_io/Inst_seven_seg/Mmux_digito<0>11 (Inst_md_io/Inst_seven_seg/digito<0>)
     LUT4:I0->O            1   0.203   0.579  Inst_md_io/Inst_seven_seg/Mram_sevenSegment21 (sevenSegment_2_OBUF)
     OBUF:I->O                 2.571          sevenSegment_2_OBUF (sevenSegment<2>)
    ----------------------------------------
    Total                      6.170ns (3.424ns logic, 2.746ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_divCLK100a50/tmp'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            Inst_md_io/Inst_vga_controlador/Inst_generador_hsync/hsync_aux (FF)
  Destination:       hsync (PAD)
  Source Clock:      Inst_divCLK100a50/tmp rising

  Data Path: Inst_md_io/Inst_vga_controlador/Inst_generador_hsync/hsync_aux to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.447   0.650  Inst_md_io/Inst_vga_controlador/Inst_generador_hsync/hsync_aux (Inst_md_io/Inst_vga_controlador/Inst_generador_hsync/hsync_aux)
     OBUF:I->O                 2.571          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_divCLK100a50/tmp'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            Inst_md_io/Inst_vga_controlador/Inst_generador_hsync/hsync_aux (FF)
  Destination:       hsync (PAD)
  Source Clock:      Inst_divCLK100a50/tmp rising

  Data Path: Inst_md_io/Inst_vga_controlador/Inst_generador_hsync/hsync_aux to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             3   0.447   0.650  Inst_md_io/Inst_vga_controlador/Inst_generador_hsync/hsync_aux (Inst_md_io/Inst_vga_controlador/Inst_generador_hsync/hsync_aux)
     OBUF:I->O                 2.571          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_divCLK100a50/tmp
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
<<<<<<< HEAD
Inst_divCLK100a50/tmp|    7.948|         |         |         |
Inst_divisorCLK/tmp  |    5.526|         |         |         |
=======
Inst_divCLK100a50/tmp|    5.912|         |         |         |
Inst_divisorCLK/tmp  |    4.175|         |         |         |
reset                |         |    6.500|         |         |
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_divisorCLK/tmp
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
<<<<<<< HEAD
Inst_divisorCLK/tmp|   15.883|         |         |         |
=======
Inst_divisorCLK/tmp|   15.368|         |         |         |
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_md_io/Inst_seven_seg/clkreduc
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Inst_divisorCLK/tmp               |    4.328|         |         |         |
Inst_md_io/Inst_seven_seg/clkreduc|    2.163|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100mhz      |    1.913|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


<<<<<<< HEAD
Total REAL time to Xst completion: 85.00 secs
Total CPU time to Xst completion: 82.51 secs
=======
Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.43 secs
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b
 
--> 


<<<<<<< HEAD
Total memory usage is 412028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   16 (   0 filtered)
=======
Total memory usage is 406324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   11 (   0 filtered)
>>>>>>> fd4f01c5254a38cf4d991e6a65bef431036ebc3b

