// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "10/18/2022 15:15:47"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MiniCPU (
	R1_LOAD,
	MEM_CONTENTS,
	CLK_FPGA,
	RST_DEBOUNCER,
	INPUT_CLK,
	COUNTER,
	PC_LOAD,
	CLR_GLOBAL,
	PC_CLRN,
	PC_D,
	R1,
	R1_CLRN,
	ULA_S,
	ULA_Op,
	ULA_OPERAND,
	ULA_REGISTER,
	R2,
	R2_LOAD,
	R2_CLRN,
	MEM_OUT_0,
	MEM_OUT_1,
	MEM_OUT_2,
	MEM_OUT_3,
	R1_OUT,
	R2_OUT);
output 	R1_LOAD;
output 	[15:0] MEM_CONTENTS;
input 	CLK_FPGA;
input 	RST_DEBOUNCER;
input 	INPUT_CLK;
output 	[7:0] COUNTER;
output 	PC_LOAD;
input 	CLR_GLOBAL;
output 	PC_CLRN;
output 	[3:0] PC_D;
output 	[3:0] R1;
output 	R1_CLRN;
output 	[3:0] ULA_S;
output 	[1:0] ULA_Op;
output 	[3:0] ULA_OPERAND;
output 	[3:0] ULA_REGISTER;
output 	[3:0] R2;
output 	R2_LOAD;
output 	R2_CLRN;
output 	[6:0] MEM_OUT_0;
output 	[6:0] MEM_OUT_1;
output 	[6:0] MEM_OUT_2;
output 	[6:0] MEM_OUT_3;
output 	[6:0] R1_OUT;
output 	[6:0] R2_OUT;

// Design Ports Information
// R1_LOAD	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[15]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[14]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[13]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[12]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[10]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[9]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[8]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[7]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[6]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[5]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[4]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[1]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_CONTENTS[0]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNTER[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNTER[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNTER[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNTER[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNTER[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNTER[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNTER[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// COUNTER[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_LOAD	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_CLRN	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[0]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[3]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[2]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[1]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_CLRN	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_S[3]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_S[2]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_S[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_S[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_Op[1]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_Op[0]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OPERAND[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OPERAND[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OPERAND[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_OPERAND[0]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_REGISTER[3]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_REGISTER[2]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_REGISTER[1]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULA_REGISTER[0]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[2]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[1]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2[0]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_LOAD	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_CLRN	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_0[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_0[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_0[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_0[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_0[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_0[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_0[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_1[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_1[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_1[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_1[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_1[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_1[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_1[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_2[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_2[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_2[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_2[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_2[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_2[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_2[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_3[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_3[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_3[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_3[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_3[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_3[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT_3[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_OUT[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_OUT[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_OUT[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_OUT[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_OUT[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_OUT[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R1_OUT[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_OUT[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_OUT[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_OUT[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_OUT[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_OUT[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_OUT[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R2_OUT[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLR_GLOBAL	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST_DEBOUNCER	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INPUT_CLK	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_FPGA	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \INPUT_CLK~input_o ;
wire \RST_DEBOUNCER~input_o ;
wire \inst2|out_key~1_combout ;
wire \CLK_FPGA~input_o ;
wire \CLK_FPGA~inputCLKENA0_outclk ;
wire \inst2|Add0~45_sumout ;
wire \inst2|intermediate~1_combout ;
wire \inst2|intermediate~_emulated_q ;
wire \inst2|intermediate~0_combout ;
wire \inst2|always0~0_combout ;
wire \inst2|Add0~46 ;
wire \inst2|Add0~17_sumout ;
wire \inst2|Add0~18 ;
wire \inst2|Add0~13_sumout ;
wire \inst2|Add0~14 ;
wire \inst2|Add0~9_sumout ;
wire \inst2|Add0~10 ;
wire \inst2|Add0~5_sumout ;
wire \inst2|Add0~6 ;
wire \inst2|Add0~41_sumout ;
wire \inst2|Add0~42 ;
wire \inst2|Add0~37_sumout ;
wire \inst2|Add0~38 ;
wire \inst2|Add0~33_sumout ;
wire \inst2|Add0~34 ;
wire \inst2|Add0~29_sumout ;
wire \inst2|Add0~30 ;
wire \inst2|Add0~25_sumout ;
wire \inst2|Add0~26 ;
wire \inst2|Add0~21_sumout ;
wire \inst2|Add0~22 ;
wire \inst2|Add0~1_sumout ;
wire \inst2|out_key~6_combout ;
wire \inst2|out_key~5_combout ;
wire \inst2|Add0~2 ;
wire \inst2|Add0~61_sumout ;
wire \inst2|Add0~62 ;
wire \inst2|Add0~57_sumout ;
wire \inst2|Add0~58 ;
wire \inst2|Add0~53_sumout ;
wire \inst2|Add0~54 ;
wire \inst2|Add0~49_sumout ;
wire \inst2|out_key~7_combout ;
wire \inst2|out_key~8_combout ;
wire \inst2|out_key~3_combout ;
wire \inst2|out_key~_emulated_q ;
wire \inst2|out_key~2_combout ;
wire \CLR_GLOBAL~input_o ;
wire \inst|inst7~0_combout ;
wire \inst|inst10~0_combout ;
wire \inst|inst10~q ;
wire \inst|inst11~combout ;
wire \inst|inst12~0_combout ;
wire \inst|inst12~q ;
wire \inst|inst14~0_combout ;
wire \inst|inst14~q ;
wire \inst10~combout ;
wire \inst|inst7~q ;
wire \inst|inst20|instA14~combout ;
wire \inst|inst20|instA1~combout ;
wire \inst|inst20|inst~1_combout ;
wire \inst|inst20|inst~3_combout ;
wire \inst|inst20|inst~0_combout ;
wire \inst|inst20|inst~_emulated_q ;
wire \inst|inst20|inst~2_combout ;
wire \inst|inst19|instA1~combout ;
wire \inst|inst19|instA14~combout ;
wire \inst|inst19|inst~1_combout ;
wire \inst|inst19|inst~3_combout ;
wire \inst|inst19|inst~0_combout ;
wire \inst|inst19|inst~_emulated_q ;
wire \inst|inst19|inst~2_combout ;
wire \inst|inst18|instA14~combout ;
wire \inst|inst18|instA1~combout ;
wire \inst|inst18|inst~1_combout ;
wire \inst|inst18|inst~3_combout ;
wire \inst|inst18|inst~0_combout ;
wire \inst|inst18|inst~_emulated_q ;
wire \inst|inst18|inst~2_combout ;
wire \inst|inst1|instA1~combout ;
wire \inst|inst1|instA14~combout ;
wire \inst|inst1|inst~1_combout ;
wire \inst|inst1|inst~3_combout ;
wire \inst|inst1|inst~0_combout ;
wire \inst|inst1|inst~_emulated_q ;
wire \inst|inst1|inst~2_combout ;
wire \inst9|inst17~combout ;
wire \inst6|inst|inst88~0_combout ;
wire \inst6|inst|inst88~1_combout ;
wire \inst14|inst1~combout ;
wire \inst9|inst18~combout ;
wire \inst15|inst1~combout ;
wire \inst4~combout ;
wire \inst15|inst5~q ;
wire \inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout ;
wire \inst14|inst~q ;
wire \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout ;
wire \inst15|inst~q ;
wire \inst11|inst2|inst|inst4~combout ;
wire \inst11|inst3|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst14|inst3~q ;
wire \inst15|inst3~q ;
wire \inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ;
wire \inst11|inst2|inst2|inst6~combout ;
wire \inst14|inst4~q ;
wire \inst11|inst2|inst3|inst5~0_combout ;
wire \inst11|inst3|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst15|inst4~q ;
wire \inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ;
wire \inst11|inst2|inst3|inst8~0_combout ;
wire \inst11|inst3|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst14|inst5~q ;
wire \inst6|inst|inst117~0_combout ;
wire \inst9|inst5|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \inst8|inst|inst6~0_combout ;
wire \inst8|inst|inst5~0_combout ;
wire \inst8|inst|inst4~0_combout ;
wire \inst8|inst|inst3~0_combout ;
wire \inst8|inst|inst2~0_combout ;
wire \inst8|inst|inst1~0_combout ;
wire \inst8|inst|inst7~0_combout ;
wire \inst7|inst|inst6~0_combout ;
wire \inst7|inst|inst5~0_combout ;
wire \inst7|inst|inst4~0_combout ;
wire \inst7|inst|inst3~0_combout ;
wire \inst7|inst|inst2~0_combout ;
wire \inst7|inst|inst1~0_combout ;
wire \inst7|inst|inst7~0_combout ;
wire \inst6|inst|inst6~0_combout ;
wire \inst6|inst|inst5~0_combout ;
wire \inst6|inst|inst4~0_combout ;
wire \inst6|inst|inst3~0_combout ;
wire \inst6|inst|inst2~0_combout ;
wire \inst6|inst|inst1~0_combout ;
wire \inst6|inst|inst7~0_combout ;
wire \inst6A|inst|inst6~0_combout ;
wire \inst6A|inst|inst5~0_combout ;
wire \inst6A|inst|inst4~0_combout ;
wire \inst6A|inst|inst3~0_combout ;
wire \inst6A|inst|inst2~0_combout ;
wire \inst6A|inst|inst1~0_combout ;
wire \inst6A|inst|inst7~0_combout ;
wire \inst12|inst|inst6~0_combout ;
wire \inst12|inst|inst5~0_combout ;
wire \inst12|inst|inst4~0_combout ;
wire \inst12|inst|inst3~0_combout ;
wire \inst12|inst|inst2~0_combout ;
wire \inst12|inst|inst1~0_combout ;
wire \inst12|inst|inst7~0_combout ;
wire \inst13|inst|inst6~0_combout ;
wire \inst13|inst|inst5~0_combout ;
wire \inst13|inst|inst4~0_combout ;
wire \inst13|inst|inst3~0_combout ;
wire \inst13|inst|inst2~0_combout ;
wire \inst13|inst|inst1~0_combout ;
wire \inst13|inst|inst7~0_combout ;
wire [15:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst2|counter ;

wire [19:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst1|altsyncram_component|auto_generated|q_a [9] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst1|altsyncram_component|auto_generated|q_a [10] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst1|altsyncram_component|auto_generated|q_a [11] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst1|altsyncram_component|auto_generated|q_a [12] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst1|altsyncram_component|auto_generated|q_a [13] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst1|altsyncram_component|auto_generated|q_a [14] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst1|altsyncram_component|auto_generated|q_a [15] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \R1_LOAD~output (
	.i(\inst9|inst17~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_LOAD),
	.obar());
// synopsys translate_off
defparam \R1_LOAD~output .bus_hold = "false";
defparam \R1_LOAD~output .open_drain_output = "false";
defparam \R1_LOAD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \MEM_CONTENTS[15]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[15]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[15]~output .bus_hold = "false";
defparam \MEM_CONTENTS[15]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \MEM_CONTENTS[14]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[14]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[14]~output .bus_hold = "false";
defparam \MEM_CONTENTS[14]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \MEM_CONTENTS[13]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[13]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[13]~output .bus_hold = "false";
defparam \MEM_CONTENTS[13]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \MEM_CONTENTS[12]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[12]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[12]~output .bus_hold = "false";
defparam \MEM_CONTENTS[12]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \MEM_CONTENTS[11]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[11]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[11]~output .bus_hold = "false";
defparam \MEM_CONTENTS[11]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \MEM_CONTENTS[10]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[10]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[10]~output .bus_hold = "false";
defparam \MEM_CONTENTS[10]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \MEM_CONTENTS[9]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[9]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[9]~output .bus_hold = "false";
defparam \MEM_CONTENTS[9]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \MEM_CONTENTS[8]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[8]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[8]~output .bus_hold = "false";
defparam \MEM_CONTENTS[8]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \MEM_CONTENTS[7]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[7]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[7]~output .bus_hold = "false";
defparam \MEM_CONTENTS[7]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \MEM_CONTENTS[6]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[6]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[6]~output .bus_hold = "false";
defparam \MEM_CONTENTS[6]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cyclonev_io_obuf \MEM_CONTENTS[5]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[5]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[5]~output .bus_hold = "false";
defparam \MEM_CONTENTS[5]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \MEM_CONTENTS[4]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[4]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[4]~output .bus_hold = "false";
defparam \MEM_CONTENTS[4]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N2
cyclonev_io_obuf \MEM_CONTENTS[3]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[3]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[3]~output .bus_hold = "false";
defparam \MEM_CONTENTS[3]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclonev_io_obuf \MEM_CONTENTS[2]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[2]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[2]~output .bus_hold = "false";
defparam \MEM_CONTENTS[2]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \MEM_CONTENTS[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[1]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[1]~output .bus_hold = "false";
defparam \MEM_CONTENTS[1]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \MEM_CONTENTS[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CONTENTS[0]),
	.obar());
// synopsys translate_off
defparam \MEM_CONTENTS[0]~output .bus_hold = "false";
defparam \MEM_CONTENTS[0]~output .open_drain_output = "false";
defparam \MEM_CONTENTS[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \COUNTER[7]~output (
	.i(\inst|inst14~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(COUNTER[7]),
	.obar());
// synopsys translate_off
defparam \COUNTER[7]~output .bus_hold = "false";
defparam \COUNTER[7]~output .open_drain_output = "false";
defparam \COUNTER[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \COUNTER[6]~output (
	.i(\inst|inst12~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(COUNTER[6]),
	.obar());
// synopsys translate_off
defparam \COUNTER[6]~output .bus_hold = "false";
defparam \COUNTER[6]~output .open_drain_output = "false";
defparam \COUNTER[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \COUNTER[5]~output (
	.i(\inst|inst10~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(COUNTER[5]),
	.obar());
// synopsys translate_off
defparam \COUNTER[5]~output .bus_hold = "false";
defparam \COUNTER[5]~output .open_drain_output = "false";
defparam \COUNTER[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \COUNTER[4]~output (
	.i(\inst|inst7~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(COUNTER[4]),
	.obar());
// synopsys translate_off
defparam \COUNTER[4]~output .bus_hold = "false";
defparam \COUNTER[4]~output .open_drain_output = "false";
defparam \COUNTER[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \COUNTER[3]~output (
	.i(\inst|inst20|inst~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(COUNTER[3]),
	.obar());
// synopsys translate_off
defparam \COUNTER[3]~output .bus_hold = "false";
defparam \COUNTER[3]~output .open_drain_output = "false";
defparam \COUNTER[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \COUNTER[2]~output (
	.i(\inst|inst19|inst~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(COUNTER[2]),
	.obar());
// synopsys translate_off
defparam \COUNTER[2]~output .bus_hold = "false";
defparam \COUNTER[2]~output .open_drain_output = "false";
defparam \COUNTER[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \COUNTER[1]~output (
	.i(\inst|inst18|inst~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(COUNTER[1]),
	.obar());
// synopsys translate_off
defparam \COUNTER[1]~output .bus_hold = "false";
defparam \COUNTER[1]~output .open_drain_output = "false";
defparam \COUNTER[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \COUNTER[0]~output (
	.i(\inst|inst1|inst~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(COUNTER[0]),
	.obar());
// synopsys translate_off
defparam \COUNTER[0]~output .bus_hold = "false";
defparam \COUNTER[0]~output .open_drain_output = "false";
defparam \COUNTER[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N59
cyclonev_io_obuf \PC_LOAD~output (
	.i(\inst6|inst|inst88~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_LOAD),
	.obar());
// synopsys translate_off
defparam \PC_LOAD~output .bus_hold = "false";
defparam \PC_LOAD~output .open_drain_output = "false";
defparam \PC_LOAD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \PC_CLRN~output (
	.i(!\inst6|inst|inst88~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_CLRN),
	.obar());
// synopsys translate_off
defparam \PC_CLRN~output .bus_hold = "false";
defparam \PC_CLRN~output .open_drain_output = "false";
defparam \PC_CLRN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N36
cyclonev_io_obuf \PC_D[3]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_D[3]),
	.obar());
// synopsys translate_off
defparam \PC_D[3]~output .bus_hold = "false";
defparam \PC_D[3]~output .open_drain_output = "false";
defparam \PC_D[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N53
cyclonev_io_obuf \PC_D[2]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_D[2]),
	.obar());
// synopsys translate_off
defparam \PC_D[2]~output .bus_hold = "false";
defparam \PC_D[2]~output .open_drain_output = "false";
defparam \PC_D[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \PC_D[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_D[1]),
	.obar());
// synopsys translate_off
defparam \PC_D[1]~output .bus_hold = "false";
defparam \PC_D[1]~output .open_drain_output = "false";
defparam \PC_D[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \PC_D[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_D[0]),
	.obar());
// synopsys translate_off
defparam \PC_D[0]~output .bus_hold = "false";
defparam \PC_D[0]~output .open_drain_output = "false";
defparam \PC_D[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \R1[3]~output (
	.i(\inst14|inst5~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1[3]),
	.obar());
// synopsys translate_off
defparam \R1[3]~output .bus_hold = "false";
defparam \R1[3]~output .open_drain_output = "false";
defparam \R1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \R1[2]~output (
	.i(\inst14|inst4~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1[2]),
	.obar());
// synopsys translate_off
defparam \R1[2]~output .bus_hold = "false";
defparam \R1[2]~output .open_drain_output = "false";
defparam \R1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \R1[1]~output (
	.i(\inst14|inst3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1[1]),
	.obar());
// synopsys translate_off
defparam \R1[1]~output .bus_hold = "false";
defparam \R1[1]~output .open_drain_output = "false";
defparam \R1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \R1[0]~output (
	.i(\inst14|inst~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1[0]),
	.obar());
// synopsys translate_off
defparam \R1[0]~output .bus_hold = "false";
defparam \R1[0]~output .open_drain_output = "false";
defparam \R1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \R1_CLRN~output (
	.i(!\inst6|inst|inst117~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_CLRN),
	.obar());
// synopsys translate_off
defparam \R1_CLRN~output .bus_hold = "false";
defparam \R1_CLRN~output .open_drain_output = "false";
defparam \R1_CLRN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \ULA_S[3]~output (
	.i(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_S[3]),
	.obar());
// synopsys translate_off
defparam \ULA_S[3]~output .bus_hold = "false";
defparam \ULA_S[3]~output .open_drain_output = "false";
defparam \ULA_S[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \ULA_S[2]~output (
	.i(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_S[2]),
	.obar());
// synopsys translate_off
defparam \ULA_S[2]~output .bus_hold = "false";
defparam \ULA_S[2]~output .open_drain_output = "false";
defparam \ULA_S[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \ULA_S[1]~output (
	.i(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_S[1]),
	.obar());
// synopsys translate_off
defparam \ULA_S[1]~output .bus_hold = "false";
defparam \ULA_S[1]~output .open_drain_output = "false";
defparam \ULA_S[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \ULA_S[0]~output (
	.i(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_S[0]),
	.obar());
// synopsys translate_off
defparam \ULA_S[0]~output .bus_hold = "false";
defparam \ULA_S[0]~output .open_drain_output = "false";
defparam \ULA_S[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \ULA_Op[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_Op[1]),
	.obar());
// synopsys translate_off
defparam \ULA_Op[1]~output .bus_hold = "false";
defparam \ULA_Op[1]~output .open_drain_output = "false";
defparam \ULA_Op[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \ULA_Op[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_Op[0]),
	.obar());
// synopsys translate_off
defparam \ULA_Op[0]~output .bus_hold = "false";
defparam \ULA_Op[0]~output .open_drain_output = "false";
defparam \ULA_Op[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N53
cyclonev_io_obuf \ULA_OPERAND[3]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OPERAND[3]),
	.obar());
// synopsys translate_off
defparam \ULA_OPERAND[3]~output .bus_hold = "false";
defparam \ULA_OPERAND[3]~output .open_drain_output = "false";
defparam \ULA_OPERAND[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N36
cyclonev_io_obuf \ULA_OPERAND[2]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OPERAND[2]),
	.obar());
// synopsys translate_off
defparam \ULA_OPERAND[2]~output .bus_hold = "false";
defparam \ULA_OPERAND[2]~output .open_drain_output = "false";
defparam \ULA_OPERAND[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \ULA_OPERAND[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OPERAND[1]),
	.obar());
// synopsys translate_off
defparam \ULA_OPERAND[1]~output .bus_hold = "false";
defparam \ULA_OPERAND[1]~output .open_drain_output = "false";
defparam \ULA_OPERAND[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \ULA_OPERAND[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_OPERAND[0]),
	.obar());
// synopsys translate_off
defparam \ULA_OPERAND[0]~output .bus_hold = "false";
defparam \ULA_OPERAND[0]~output .open_drain_output = "false";
defparam \ULA_OPERAND[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \ULA_REGISTER[3]~output (
	.i(\inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_REGISTER[3]),
	.obar());
// synopsys translate_off
defparam \ULA_REGISTER[3]~output .bus_hold = "false";
defparam \ULA_REGISTER[3]~output .open_drain_output = "false";
defparam \ULA_REGISTER[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \ULA_REGISTER[2]~output (
	.i(\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_REGISTER[2]),
	.obar());
// synopsys translate_off
defparam \ULA_REGISTER[2]~output .bus_hold = "false";
defparam \ULA_REGISTER[2]~output .open_drain_output = "false";
defparam \ULA_REGISTER[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \ULA_REGISTER[1]~output (
	.i(\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_REGISTER[1]),
	.obar());
// synopsys translate_off
defparam \ULA_REGISTER[1]~output .bus_hold = "false";
defparam \ULA_REGISTER[1]~output .open_drain_output = "false";
defparam \ULA_REGISTER[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \ULA_REGISTER[0]~output (
	.i(\inst9|inst5|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULA_REGISTER[0]),
	.obar());
// synopsys translate_off
defparam \ULA_REGISTER[0]~output .bus_hold = "false";
defparam \ULA_REGISTER[0]~output .open_drain_output = "false";
defparam \ULA_REGISTER[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \R2[3]~output (
	.i(\inst15|inst5~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2[3]),
	.obar());
// synopsys translate_off
defparam \R2[3]~output .bus_hold = "false";
defparam \R2[3]~output .open_drain_output = "false";
defparam \R2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \R2[2]~output (
	.i(\inst15|inst4~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2[2]),
	.obar());
// synopsys translate_off
defparam \R2[2]~output .bus_hold = "false";
defparam \R2[2]~output .open_drain_output = "false";
defparam \R2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N56
cyclonev_io_obuf \R2[1]~output (
	.i(\inst15|inst3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2[1]),
	.obar());
// synopsys translate_off
defparam \R2[1]~output .bus_hold = "false";
defparam \R2[1]~output .open_drain_output = "false";
defparam \R2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \R2[0]~output (
	.i(\inst15|inst~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2[0]),
	.obar());
// synopsys translate_off
defparam \R2[0]~output .bus_hold = "false";
defparam \R2[0]~output .open_drain_output = "false";
defparam \R2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \R2_LOAD~output (
	.i(\inst9|inst18~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2_LOAD),
	.obar());
// synopsys translate_off
defparam \R2_LOAD~output .bus_hold = "false";
defparam \R2_LOAD~output .open_drain_output = "false";
defparam \R2_LOAD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \R2_CLRN~output (
	.i(!\inst6|inst|inst117~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2_CLRN),
	.obar());
// synopsys translate_off
defparam \R2_CLRN~output .bus_hold = "false";
defparam \R2_CLRN~output .open_drain_output = "false";
defparam \R2_CLRN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \MEM_OUT_0[6]~output (
	.i(!\inst8|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_0[6]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_0[6]~output .bus_hold = "false";
defparam \MEM_OUT_0[6]~output .open_drain_output = "false";
defparam \MEM_OUT_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \MEM_OUT_0[5]~output (
	.i(!\inst8|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_0[5]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_0[5]~output .bus_hold = "false";
defparam \MEM_OUT_0[5]~output .open_drain_output = "false";
defparam \MEM_OUT_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \MEM_OUT_0[4]~output (
	.i(!\inst8|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_0[4]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_0[4]~output .bus_hold = "false";
defparam \MEM_OUT_0[4]~output .open_drain_output = "false";
defparam \MEM_OUT_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \MEM_OUT_0[3]~output (
	.i(!\inst8|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_0[3]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_0[3]~output .bus_hold = "false";
defparam \MEM_OUT_0[3]~output .open_drain_output = "false";
defparam \MEM_OUT_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \MEM_OUT_0[2]~output (
	.i(!\inst8|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_0[2]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_0[2]~output .bus_hold = "false";
defparam \MEM_OUT_0[2]~output .open_drain_output = "false";
defparam \MEM_OUT_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \MEM_OUT_0[1]~output (
	.i(!\inst8|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_0[1]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_0[1]~output .bus_hold = "false";
defparam \MEM_OUT_0[1]~output .open_drain_output = "false";
defparam \MEM_OUT_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \MEM_OUT_0[0]~output (
	.i(!\inst8|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_0[0]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_0[0]~output .bus_hold = "false";
defparam \MEM_OUT_0[0]~output .open_drain_output = "false";
defparam \MEM_OUT_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \MEM_OUT_1[6]~output (
	.i(!\inst7|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_1[6]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_1[6]~output .bus_hold = "false";
defparam \MEM_OUT_1[6]~output .open_drain_output = "false";
defparam \MEM_OUT_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \MEM_OUT_1[5]~output (
	.i(!\inst7|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_1[5]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_1[5]~output .bus_hold = "false";
defparam \MEM_OUT_1[5]~output .open_drain_output = "false";
defparam \MEM_OUT_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \MEM_OUT_1[4]~output (
	.i(!\inst7|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_1[4]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_1[4]~output .bus_hold = "false";
defparam \MEM_OUT_1[4]~output .open_drain_output = "false";
defparam \MEM_OUT_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \MEM_OUT_1[3]~output (
	.i(!\inst7|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_1[3]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_1[3]~output .bus_hold = "false";
defparam \MEM_OUT_1[3]~output .open_drain_output = "false";
defparam \MEM_OUT_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \MEM_OUT_1[2]~output (
	.i(!\inst7|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_1[2]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_1[2]~output .bus_hold = "false";
defparam \MEM_OUT_1[2]~output .open_drain_output = "false";
defparam \MEM_OUT_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \MEM_OUT_1[1]~output (
	.i(!\inst7|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_1[1]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_1[1]~output .bus_hold = "false";
defparam \MEM_OUT_1[1]~output .open_drain_output = "false";
defparam \MEM_OUT_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \MEM_OUT_1[0]~output (
	.i(!\inst7|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_1[0]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_1[0]~output .bus_hold = "false";
defparam \MEM_OUT_1[0]~output .open_drain_output = "false";
defparam \MEM_OUT_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \MEM_OUT_2[6]~output (
	.i(!\inst6|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_2[6]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_2[6]~output .bus_hold = "false";
defparam \MEM_OUT_2[6]~output .open_drain_output = "false";
defparam \MEM_OUT_2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \MEM_OUT_2[5]~output (
	.i(!\inst6|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_2[5]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_2[5]~output .bus_hold = "false";
defparam \MEM_OUT_2[5]~output .open_drain_output = "false";
defparam \MEM_OUT_2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \MEM_OUT_2[4]~output (
	.i(!\inst6|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_2[4]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_2[4]~output .bus_hold = "false";
defparam \MEM_OUT_2[4]~output .open_drain_output = "false";
defparam \MEM_OUT_2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \MEM_OUT_2[3]~output (
	.i(!\inst6|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_2[3]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_2[3]~output .bus_hold = "false";
defparam \MEM_OUT_2[3]~output .open_drain_output = "false";
defparam \MEM_OUT_2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \MEM_OUT_2[2]~output (
	.i(!\inst6|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_2[2]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_2[2]~output .bus_hold = "false";
defparam \MEM_OUT_2[2]~output .open_drain_output = "false";
defparam \MEM_OUT_2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \MEM_OUT_2[1]~output (
	.i(!\inst6|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_2[1]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_2[1]~output .bus_hold = "false";
defparam \MEM_OUT_2[1]~output .open_drain_output = "false";
defparam \MEM_OUT_2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \MEM_OUT_2[0]~output (
	.i(!\inst6|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_2[0]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_2[0]~output .bus_hold = "false";
defparam \MEM_OUT_2[0]~output .open_drain_output = "false";
defparam \MEM_OUT_2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \MEM_OUT_3[6]~output (
	.i(!\inst6A|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_3[6]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_3[6]~output .bus_hold = "false";
defparam \MEM_OUT_3[6]~output .open_drain_output = "false";
defparam \MEM_OUT_3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \MEM_OUT_3[5]~output (
	.i(!\inst6A|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_3[5]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_3[5]~output .bus_hold = "false";
defparam \MEM_OUT_3[5]~output .open_drain_output = "false";
defparam \MEM_OUT_3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \MEM_OUT_3[4]~output (
	.i(!\inst6A|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_3[4]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_3[4]~output .bus_hold = "false";
defparam \MEM_OUT_3[4]~output .open_drain_output = "false";
defparam \MEM_OUT_3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \MEM_OUT_3[3]~output (
	.i(!\inst6A|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_3[3]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_3[3]~output .bus_hold = "false";
defparam \MEM_OUT_3[3]~output .open_drain_output = "false";
defparam \MEM_OUT_3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \MEM_OUT_3[2]~output (
	.i(!\inst6A|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_3[2]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_3[2]~output .bus_hold = "false";
defparam \MEM_OUT_3[2]~output .open_drain_output = "false";
defparam \MEM_OUT_3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \MEM_OUT_3[1]~output (
	.i(!\inst6A|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_3[1]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_3[1]~output .bus_hold = "false";
defparam \MEM_OUT_3[1]~output .open_drain_output = "false";
defparam \MEM_OUT_3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \MEM_OUT_3[0]~output (
	.i(!\inst6A|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_OUT_3[0]),
	.obar());
// synopsys translate_off
defparam \MEM_OUT_3[0]~output .bus_hold = "false";
defparam \MEM_OUT_3[0]~output .open_drain_output = "false";
defparam \MEM_OUT_3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \R1_OUT[6]~output (
	.i(!\inst12|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_OUT[6]),
	.obar());
// synopsys translate_off
defparam \R1_OUT[6]~output .bus_hold = "false";
defparam \R1_OUT[6]~output .open_drain_output = "false";
defparam \R1_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \R1_OUT[5]~output (
	.i(!\inst12|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_OUT[5]),
	.obar());
// synopsys translate_off
defparam \R1_OUT[5]~output .bus_hold = "false";
defparam \R1_OUT[5]~output .open_drain_output = "false";
defparam \R1_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \R1_OUT[4]~output (
	.i(!\inst12|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_OUT[4]),
	.obar());
// synopsys translate_off
defparam \R1_OUT[4]~output .bus_hold = "false";
defparam \R1_OUT[4]~output .open_drain_output = "false";
defparam \R1_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \R1_OUT[3]~output (
	.i(!\inst12|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_OUT[3]),
	.obar());
// synopsys translate_off
defparam \R1_OUT[3]~output .bus_hold = "false";
defparam \R1_OUT[3]~output .open_drain_output = "false";
defparam \R1_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \R1_OUT[2]~output (
	.i(!\inst12|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_OUT[2]),
	.obar());
// synopsys translate_off
defparam \R1_OUT[2]~output .bus_hold = "false";
defparam \R1_OUT[2]~output .open_drain_output = "false";
defparam \R1_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \R1_OUT[1]~output (
	.i(!\inst12|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_OUT[1]),
	.obar());
// synopsys translate_off
defparam \R1_OUT[1]~output .bus_hold = "false";
defparam \R1_OUT[1]~output .open_drain_output = "false";
defparam \R1_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \R1_OUT[0]~output (
	.i(!\inst12|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R1_OUT[0]),
	.obar());
// synopsys translate_off
defparam \R1_OUT[0]~output .bus_hold = "false";
defparam \R1_OUT[0]~output .open_drain_output = "false";
defparam \R1_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \R2_OUT[6]~output (
	.i(!\inst13|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2_OUT[6]),
	.obar());
// synopsys translate_off
defparam \R2_OUT[6]~output .bus_hold = "false";
defparam \R2_OUT[6]~output .open_drain_output = "false";
defparam \R2_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \R2_OUT[5]~output (
	.i(!\inst13|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2_OUT[5]),
	.obar());
// synopsys translate_off
defparam \R2_OUT[5]~output .bus_hold = "false";
defparam \R2_OUT[5]~output .open_drain_output = "false";
defparam \R2_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \R2_OUT[4]~output (
	.i(!\inst13|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2_OUT[4]),
	.obar());
// synopsys translate_off
defparam \R2_OUT[4]~output .bus_hold = "false";
defparam \R2_OUT[4]~output .open_drain_output = "false";
defparam \R2_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \R2_OUT[3]~output (
	.i(!\inst13|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2_OUT[3]),
	.obar());
// synopsys translate_off
defparam \R2_OUT[3]~output .bus_hold = "false";
defparam \R2_OUT[3]~output .open_drain_output = "false";
defparam \R2_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \R2_OUT[2]~output (
	.i(!\inst13|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2_OUT[2]),
	.obar());
// synopsys translate_off
defparam \R2_OUT[2]~output .bus_hold = "false";
defparam \R2_OUT[2]~output .open_drain_output = "false";
defparam \R2_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \R2_OUT[1]~output (
	.i(!\inst13|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2_OUT[1]),
	.obar());
// synopsys translate_off
defparam \R2_OUT[1]~output .bus_hold = "false";
defparam \R2_OUT[1]~output .open_drain_output = "false";
defparam \R2_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \R2_OUT[0]~output (
	.i(!\inst13|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R2_OUT[0]),
	.obar());
// synopsys translate_off
defparam \R2_OUT[0]~output .bus_hold = "false";
defparam \R2_OUT[0]~output .open_drain_output = "false";
defparam \R2_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \INPUT_CLK~input (
	.i(INPUT_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT_CLK~input_o ));
// synopsys translate_off
defparam \INPUT_CLK~input .bus_hold = "false";
defparam \INPUT_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \RST_DEBOUNCER~input (
	.i(RST_DEBOUNCER),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RST_DEBOUNCER~input_o ));
// synopsys translate_off
defparam \RST_DEBOUNCER~input .bus_hold = "false";
defparam \RST_DEBOUNCER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N24
cyclonev_lcell_comb \inst2|out_key~1 (
// Equation(s):
// \inst2|out_key~1_combout  = ( \RST_DEBOUNCER~input_o  & ( \INPUT_CLK~input_o  & ( \inst2|out_key~1_combout  ) ) ) # ( !\RST_DEBOUNCER~input_o  & ( \INPUT_CLK~input_o  ) ) # ( \RST_DEBOUNCER~input_o  & ( !\INPUT_CLK~input_o  & ( \inst2|out_key~1_combout  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|out_key~1_combout ),
	.datad(gnd),
	.datae(!\RST_DEBOUNCER~input_o ),
	.dataf(!\INPUT_CLK~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~1 .extended_lut = "off";
defparam \inst2|out_key~1 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \inst2|out_key~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLK_FPGA~input (
	.i(CLK_FPGA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK_FPGA~input_o ));
// synopsys translate_off
defparam \CLK_FPGA~input .bus_hold = "false";
defparam \CLK_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLK_FPGA~inputCLKENA0 (
	.inclk(\CLK_FPGA~input_o ),
	.ena(vcc),
	.outclk(\CLK_FPGA~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLK_FPGA~inputCLKENA0 .clock_type = "global clock";
defparam \CLK_FPGA~inputCLKENA0 .disable_mode = "low";
defparam \CLK_FPGA~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLK_FPGA~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLK_FPGA~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N0
cyclonev_lcell_comb \inst2|Add0~45 (
// Equation(s):
// \inst2|Add0~45_sumout  = SUM(( \inst2|counter [0] ) + ( VCC ) + ( !VCC ))
// \inst2|Add0~46  = CARRY(( \inst2|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~45_sumout ),
	.cout(\inst2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~45 .extended_lut = "off";
defparam \inst2|Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \inst2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N45
cyclonev_lcell_comb \inst2|intermediate~1 (
// Equation(s):
// \inst2|intermediate~1_combout  = ( \inst2|out_key~1_combout  & ( !\INPUT_CLK~input_o  ) ) # ( !\inst2|out_key~1_combout  & ( \INPUT_CLK~input_o  ) )

	.dataa(!\INPUT_CLK~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|out_key~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|intermediate~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|intermediate~1 .extended_lut = "off";
defparam \inst2|intermediate~1 .lut_mask = 64'h55555555AAAAAAAA;
defparam \inst2|intermediate~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N47
dffeas \inst2|intermediate~_emulated (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|intermediate~1_combout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|intermediate~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|intermediate~_emulated .is_wysiwyg = "true";
defparam \inst2|intermediate~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N39
cyclonev_lcell_comb \inst2|intermediate~0 (
// Equation(s):
// \inst2|intermediate~0_combout  = ( \inst2|intermediate~_emulated_q  & ( \inst2|out_key~1_combout  & ( (!\RST_DEBOUNCER~input_o  & \INPUT_CLK~input_o ) ) ) ) # ( !\inst2|intermediate~_emulated_q  & ( \inst2|out_key~1_combout  & ( (\INPUT_CLK~input_o ) # 
// (\RST_DEBOUNCER~input_o ) ) ) ) # ( \inst2|intermediate~_emulated_q  & ( !\inst2|out_key~1_combout  & ( (\INPUT_CLK~input_o ) # (\RST_DEBOUNCER~input_o ) ) ) ) # ( !\inst2|intermediate~_emulated_q  & ( !\inst2|out_key~1_combout  & ( 
// (!\RST_DEBOUNCER~input_o  & \INPUT_CLK~input_o ) ) ) )

	.dataa(!\RST_DEBOUNCER~input_o ),
	.datab(!\INPUT_CLK~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst2|intermediate~_emulated_q ),
	.dataf(!\inst2|out_key~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|intermediate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|intermediate~0 .extended_lut = "off";
defparam \inst2|intermediate~0 .lut_mask = 64'h2222777777772222;
defparam \inst2|intermediate~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N54
cyclonev_lcell_comb \inst2|always0~0 (
// Equation(s):
// \inst2|always0~0_combout  = ( \inst2|intermediate~0_combout  & ( !\INPUT_CLK~input_o  ) ) # ( !\inst2|intermediate~0_combout  & ( \INPUT_CLK~input_o  ) )

	.dataa(gnd),
	.datab(!\INPUT_CLK~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|intermediate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|always0~0 .extended_lut = "off";
defparam \inst2|always0~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \inst2|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N2
dffeas \inst2|counter[0] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[0] .is_wysiwyg = "true";
defparam \inst2|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N3
cyclonev_lcell_comb \inst2|Add0~17 (
// Equation(s):
// \inst2|Add0~17_sumout  = SUM(( \inst2|counter [1] ) + ( GND ) + ( \inst2|Add0~46  ))
// \inst2|Add0~18  = CARRY(( \inst2|counter [1] ) + ( GND ) + ( \inst2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~17_sumout ),
	.cout(\inst2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~17 .extended_lut = "off";
defparam \inst2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N5
dffeas \inst2|counter[1] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[1] .is_wysiwyg = "true";
defparam \inst2|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N6
cyclonev_lcell_comb \inst2|Add0~13 (
// Equation(s):
// \inst2|Add0~13_sumout  = SUM(( \inst2|counter [2] ) + ( GND ) + ( \inst2|Add0~18  ))
// \inst2|Add0~14  = CARRY(( \inst2|counter [2] ) + ( GND ) + ( \inst2|Add0~18  ))

	.dataa(gnd),
	.datab(!\inst2|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~13_sumout ),
	.cout(\inst2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~13 .extended_lut = "off";
defparam \inst2|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N8
dffeas \inst2|counter[2] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[2] .is_wysiwyg = "true";
defparam \inst2|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N9
cyclonev_lcell_comb \inst2|Add0~9 (
// Equation(s):
// \inst2|Add0~9_sumout  = SUM(( \inst2|counter [3] ) + ( GND ) + ( \inst2|Add0~14  ))
// \inst2|Add0~10  = CARRY(( \inst2|counter [3] ) + ( GND ) + ( \inst2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~9_sumout ),
	.cout(\inst2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~9 .extended_lut = "off";
defparam \inst2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N11
dffeas \inst2|counter[3] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[3] .is_wysiwyg = "true";
defparam \inst2|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N12
cyclonev_lcell_comb \inst2|Add0~5 (
// Equation(s):
// \inst2|Add0~5_sumout  = SUM(( \inst2|counter [4] ) + ( GND ) + ( \inst2|Add0~10  ))
// \inst2|Add0~6  = CARRY(( \inst2|counter [4] ) + ( GND ) + ( \inst2|Add0~10  ))

	.dataa(gnd),
	.datab(!\inst2|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~5_sumout ),
	.cout(\inst2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~5 .extended_lut = "off";
defparam \inst2|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N14
dffeas \inst2|counter[4] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[4] .is_wysiwyg = "true";
defparam \inst2|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N15
cyclonev_lcell_comb \inst2|Add0~41 (
// Equation(s):
// \inst2|Add0~41_sumout  = SUM(( \inst2|counter [5] ) + ( GND ) + ( \inst2|Add0~6  ))
// \inst2|Add0~42  = CARRY(( \inst2|counter [5] ) + ( GND ) + ( \inst2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~41_sumout ),
	.cout(\inst2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~41 .extended_lut = "off";
defparam \inst2|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N17
dffeas \inst2|counter[5] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[5] .is_wysiwyg = "true";
defparam \inst2|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N18
cyclonev_lcell_comb \inst2|Add0~37 (
// Equation(s):
// \inst2|Add0~37_sumout  = SUM(( \inst2|counter [6] ) + ( GND ) + ( \inst2|Add0~42  ))
// \inst2|Add0~38  = CARRY(( \inst2|counter [6] ) + ( GND ) + ( \inst2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~37_sumout ),
	.cout(\inst2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~37 .extended_lut = "off";
defparam \inst2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N20
dffeas \inst2|counter[6] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[6] .is_wysiwyg = "true";
defparam \inst2|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N21
cyclonev_lcell_comb \inst2|Add0~33 (
// Equation(s):
// \inst2|Add0~33_sumout  = SUM(( \inst2|counter [7] ) + ( GND ) + ( \inst2|Add0~38  ))
// \inst2|Add0~34  = CARRY(( \inst2|counter [7] ) + ( GND ) + ( \inst2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~33_sumout ),
	.cout(\inst2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~33 .extended_lut = "off";
defparam \inst2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N23
dffeas \inst2|counter[7] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[7] .is_wysiwyg = "true";
defparam \inst2|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N24
cyclonev_lcell_comb \inst2|Add0~29 (
// Equation(s):
// \inst2|Add0~29_sumout  = SUM(( \inst2|counter [8] ) + ( GND ) + ( \inst2|Add0~34  ))
// \inst2|Add0~30  = CARRY(( \inst2|counter [8] ) + ( GND ) + ( \inst2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~29_sumout ),
	.cout(\inst2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~29 .extended_lut = "off";
defparam \inst2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N26
dffeas \inst2|counter[8] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[8] .is_wysiwyg = "true";
defparam \inst2|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N27
cyclonev_lcell_comb \inst2|Add0~25 (
// Equation(s):
// \inst2|Add0~25_sumout  = SUM(( \inst2|counter [9] ) + ( GND ) + ( \inst2|Add0~30  ))
// \inst2|Add0~26  = CARRY(( \inst2|counter [9] ) + ( GND ) + ( \inst2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~25_sumout ),
	.cout(\inst2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~25 .extended_lut = "off";
defparam \inst2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N29
dffeas \inst2|counter[9] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[9] .is_wysiwyg = "true";
defparam \inst2|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N30
cyclonev_lcell_comb \inst2|Add0~21 (
// Equation(s):
// \inst2|Add0~21_sumout  = SUM(( \inst2|counter [10] ) + ( GND ) + ( \inst2|Add0~26  ))
// \inst2|Add0~22  = CARRY(( \inst2|counter [10] ) + ( GND ) + ( \inst2|Add0~26  ))

	.dataa(gnd),
	.datab(!\inst2|counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~21_sumout ),
	.cout(\inst2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~21 .extended_lut = "off";
defparam \inst2|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N32
dffeas \inst2|counter[10] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[10] .is_wysiwyg = "true";
defparam \inst2|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N33
cyclonev_lcell_comb \inst2|Add0~1 (
// Equation(s):
// \inst2|Add0~1_sumout  = SUM(( \inst2|counter [11] ) + ( GND ) + ( \inst2|Add0~22  ))
// \inst2|Add0~2  = CARRY(( \inst2|counter [11] ) + ( GND ) + ( \inst2|Add0~22  ))

	.dataa(!\inst2|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~1_sumout ),
	.cout(\inst2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~1 .extended_lut = "off";
defparam \inst2|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \inst2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N35
dffeas \inst2|counter[11] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[11] .is_wysiwyg = "true";
defparam \inst2|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N54
cyclonev_lcell_comb \inst2|out_key~6 (
// Equation(s):
// \inst2|out_key~6_combout  = ( \inst2|counter [9] & ( \inst2|counter [6] & ( (\inst2|counter [8] & (\inst2|counter [5] & (\inst2|counter [7] & \inst2|counter [10]))) ) ) )

	.dataa(!\inst2|counter [8]),
	.datab(!\inst2|counter [5]),
	.datac(!\inst2|counter [7]),
	.datad(!\inst2|counter [10]),
	.datae(!\inst2|counter [9]),
	.dataf(!\inst2|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~6 .extended_lut = "off";
defparam \inst2|out_key~6 .lut_mask = 64'h0000000000000001;
defparam \inst2|out_key~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N48
cyclonev_lcell_comb \inst2|out_key~5 (
// Equation(s):
// \inst2|out_key~5_combout  = ( \inst2|counter [3] & ( \inst2|counter [4] & ( (\inst2|counter [2] & \inst2|counter [1]) ) ) )

	.dataa(!\inst2|counter [2]),
	.datab(gnd),
	.datac(!\inst2|counter [1]),
	.datad(gnd),
	.datae(!\inst2|counter [3]),
	.dataf(!\inst2|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~5 .extended_lut = "off";
defparam \inst2|out_key~5 .lut_mask = 64'h0000000000000505;
defparam \inst2|out_key~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N36
cyclonev_lcell_comb \inst2|Add0~61 (
// Equation(s):
// \inst2|Add0~61_sumout  = SUM(( \inst2|counter [12] ) + ( GND ) + ( \inst2|Add0~2  ))
// \inst2|Add0~62  = CARRY(( \inst2|counter [12] ) + ( GND ) + ( \inst2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~61_sumout ),
	.cout(\inst2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~61 .extended_lut = "off";
defparam \inst2|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N38
dffeas \inst2|counter[12] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[12] .is_wysiwyg = "true";
defparam \inst2|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N39
cyclonev_lcell_comb \inst2|Add0~57 (
// Equation(s):
// \inst2|Add0~57_sumout  = SUM(( \inst2|counter [13] ) + ( GND ) + ( \inst2|Add0~62  ))
// \inst2|Add0~58  = CARRY(( \inst2|counter [13] ) + ( GND ) + ( \inst2|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~57_sumout ),
	.cout(\inst2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~57 .extended_lut = "off";
defparam \inst2|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N41
dffeas \inst2|counter[13] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[13] .is_wysiwyg = "true";
defparam \inst2|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N42
cyclonev_lcell_comb \inst2|Add0~53 (
// Equation(s):
// \inst2|Add0~53_sumout  = SUM(( \inst2|counter [14] ) + ( GND ) + ( \inst2|Add0~58  ))
// \inst2|Add0~54  = CARRY(( \inst2|counter [14] ) + ( GND ) + ( \inst2|Add0~58  ))

	.dataa(gnd),
	.datab(!\inst2|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~53_sumout ),
	.cout(\inst2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~53 .extended_lut = "off";
defparam \inst2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \inst2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N44
dffeas \inst2|counter[14] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[14] .is_wysiwyg = "true";
defparam \inst2|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N45
cyclonev_lcell_comb \inst2|Add0~49 (
// Equation(s):
// \inst2|Add0~49_sumout  = SUM(( \inst2|counter [15] ) + ( GND ) + ( \inst2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~49 .extended_lut = "off";
defparam \inst2|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N47
dffeas \inst2|counter[15] (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[15] .is_wysiwyg = "true";
defparam \inst2|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N6
cyclonev_lcell_comb \inst2|out_key~7 (
// Equation(s):
// \inst2|out_key~7_combout  = ( \inst2|counter [0] & ( \inst2|counter [15] & ( (\inst2|counter [14] & (\inst2|counter [13] & \inst2|counter [12])) ) ) )

	.dataa(gnd),
	.datab(!\inst2|counter [14]),
	.datac(!\inst2|counter [13]),
	.datad(!\inst2|counter [12]),
	.datae(!\inst2|counter [0]),
	.dataf(!\inst2|counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~7 .extended_lut = "off";
defparam \inst2|out_key~7 .lut_mask = 64'h0000000000000003;
defparam \inst2|out_key~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N48
cyclonev_lcell_comb \inst2|out_key~8 (
// Equation(s):
// \inst2|out_key~8_combout  = ( \inst2|out_key~7_combout  & ( \inst2|intermediate~0_combout  & ( (!\inst2|counter [11]) # ((!\INPUT_CLK~input_o ) # ((!\inst2|out_key~6_combout ) # (!\inst2|out_key~5_combout ))) ) ) ) # ( !\inst2|out_key~7_combout  & ( 
// \inst2|intermediate~0_combout  ) ) # ( \inst2|out_key~7_combout  & ( !\inst2|intermediate~0_combout  & ( (!\inst2|counter [11]) # (((!\inst2|out_key~6_combout ) # (!\inst2|out_key~5_combout )) # (\INPUT_CLK~input_o )) ) ) ) # ( !\inst2|out_key~7_combout  
// & ( !\inst2|intermediate~0_combout  ) )

	.dataa(!\inst2|counter [11]),
	.datab(!\INPUT_CLK~input_o ),
	.datac(!\inst2|out_key~6_combout ),
	.datad(!\inst2|out_key~5_combout ),
	.datae(!\inst2|out_key~7_combout ),
	.dataf(!\inst2|intermediate~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~8 .extended_lut = "off";
defparam \inst2|out_key~8 .lut_mask = 64'hFFFFFFFBFFFFFFFE;
defparam \inst2|out_key~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N30
cyclonev_lcell_comb \inst2|out_key~3 (
// Equation(s):
// \inst2|out_key~3_combout  = ( \inst2|out_key~1_combout  & ( \inst2|out_key~2_combout  & ( (!\inst2|out_key~8_combout  & !\inst2|intermediate~0_combout ) ) ) ) # ( !\inst2|out_key~1_combout  & ( \inst2|out_key~2_combout  & ( (\inst2|intermediate~0_combout 
// ) # (\inst2|out_key~8_combout ) ) ) ) # ( \inst2|out_key~1_combout  & ( !\inst2|out_key~2_combout  & ( (!\inst2|intermediate~0_combout ) # (\inst2|out_key~8_combout ) ) ) ) # ( !\inst2|out_key~1_combout  & ( !\inst2|out_key~2_combout  & ( 
// (!\inst2|out_key~8_combout  & \inst2|intermediate~0_combout ) ) ) )

	.dataa(!\inst2|out_key~8_combout ),
	.datab(!\inst2|intermediate~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst2|out_key~1_combout ),
	.dataf(!\inst2|out_key~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~3 .extended_lut = "off";
defparam \inst2|out_key~3 .lut_mask = 64'h2222DDDD77778888;
defparam \inst2|out_key~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N32
dffeas \inst2|out_key~_emulated (
	.clk(\CLK_FPGA~inputCLKENA0_outclk ),
	.d(\inst2|out_key~3_combout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|out_key~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|out_key~_emulated .is_wysiwyg = "true";
defparam \inst2|out_key~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N21
cyclonev_lcell_comb \inst2|out_key~2 (
// Equation(s):
// \inst2|out_key~2_combout  = ( \RST_DEBOUNCER~input_o  & ( \inst2|out_key~_emulated_q  & ( !\inst2|out_key~1_combout  ) ) ) # ( !\RST_DEBOUNCER~input_o  & ( \inst2|out_key~_emulated_q  & ( \INPUT_CLK~input_o  ) ) ) # ( \RST_DEBOUNCER~input_o  & ( 
// !\inst2|out_key~_emulated_q  & ( \inst2|out_key~1_combout  ) ) ) # ( !\RST_DEBOUNCER~input_o  & ( !\inst2|out_key~_emulated_q  & ( \INPUT_CLK~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\INPUT_CLK~input_o ),
	.datad(!\inst2|out_key~1_combout ),
	.datae(!\RST_DEBOUNCER~input_o ),
	.dataf(!\inst2|out_key~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~2 .extended_lut = "off";
defparam \inst2|out_key~2 .lut_mask = 64'h0F0F00FF0F0FFF00;
defparam \inst2|out_key~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \CLR_GLOBAL~input (
	.i(CLR_GLOBAL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLR_GLOBAL~input_o ));
// synopsys translate_off
defparam \CLR_GLOBAL~input .bus_hold = "false";
defparam \CLR_GLOBAL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N3
cyclonev_lcell_comb \inst|inst7~0 (
// Equation(s):
// \inst|inst7~0_combout  = ( \inst|inst7~q  & ( (!\inst|inst1|inst~2_combout ) # ((!\inst|inst19|inst~2_combout ) # ((!\inst|inst20|inst~2_combout ) # (!\inst|inst18|inst~2_combout ))) ) ) # ( !\inst|inst7~q  & ( (\inst|inst1|inst~2_combout  & 
// (\inst|inst19|inst~2_combout  & (\inst|inst20|inst~2_combout  & \inst|inst18|inst~2_combout ))) ) )

	.dataa(!\inst|inst1|inst~2_combout ),
	.datab(!\inst|inst19|inst~2_combout ),
	.datac(!\inst|inst20|inst~2_combout ),
	.datad(!\inst|inst18|inst~2_combout ),
	.datae(gnd),
	.dataf(!\inst|inst7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst7~0 .extended_lut = "off";
defparam \inst|inst7~0 .lut_mask = 64'h00010001FFFEFFFE;
defparam \inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N24
cyclonev_lcell_comb \inst|inst10~0 (
// Equation(s):
// \inst|inst10~0_combout  = ( \inst|inst7~q  & ( \inst|inst20|inst~2_combout  & ( !\inst|inst10~q  $ (((!\inst|inst19|inst~2_combout ) # ((!\inst|inst18|inst~2_combout ) # (!\inst|inst1|inst~2_combout )))) ) ) ) # ( !\inst|inst7~q  & ( 
// \inst|inst20|inst~2_combout  & ( \inst|inst10~q  ) ) ) # ( \inst|inst7~q  & ( !\inst|inst20|inst~2_combout  & ( \inst|inst10~q  ) ) ) # ( !\inst|inst7~q  & ( !\inst|inst20|inst~2_combout  & ( \inst|inst10~q  ) ) )

	.dataa(!\inst|inst10~q ),
	.datab(!\inst|inst19|inst~2_combout ),
	.datac(!\inst|inst18|inst~2_combout ),
	.datad(!\inst|inst1|inst~2_combout ),
	.datae(!\inst|inst7~q ),
	.dataf(!\inst|inst20|inst~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst10~0 .extended_lut = "off";
defparam \inst|inst10~0 .lut_mask = 64'h5555555555555556;
defparam \inst|inst10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N29
dffeas \inst|inst10 (
	.clk(\inst2|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst|inst10~0_combout ),
	.clrn(!\inst10~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst10 .is_wysiwyg = "true";
defparam \inst|inst10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N21
cyclonev_lcell_comb \inst|inst11 (
// Equation(s):
// \inst|inst11~combout  = ( \inst|inst18|inst~2_combout  & ( (\inst|inst20|inst~2_combout  & (\inst|inst19|inst~2_combout  & (\inst|inst7~q  & \inst|inst1|inst~2_combout ))) ) )

	.dataa(!\inst|inst20|inst~2_combout ),
	.datab(!\inst|inst19|inst~2_combout ),
	.datac(!\inst|inst7~q ),
	.datad(!\inst|inst1|inst~2_combout ),
	.datae(gnd),
	.dataf(!\inst|inst18|inst~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst11 .extended_lut = "off";
defparam \inst|inst11 .lut_mask = 64'h0000000000010001;
defparam \inst|inst11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N36
cyclonev_lcell_comb \inst|inst12~0 (
// Equation(s):
// \inst|inst12~0_combout  = ( \inst|inst10~q  & ( !\inst|inst12~q  $ (!\inst|inst11~combout ) ) ) # ( !\inst|inst10~q  & ( \inst|inst12~q  ) )

	.dataa(!\inst|inst12~q ),
	.datab(gnd),
	.datac(!\inst|inst11~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst12~0 .extended_lut = "off";
defparam \inst|inst12~0 .lut_mask = 64'h555555555A5A5A5A;
defparam \inst|inst12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N32
dffeas \inst|inst12 (
	.clk(\inst2|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst|inst12~0_combout ),
	.clrn(!\inst10~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst12 .is_wysiwyg = "true";
defparam \inst|inst12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N30
cyclonev_lcell_comb \inst|inst14~0 (
// Equation(s):
// \inst|inst14~0_combout  = ( \inst|inst11~combout  & ( !\inst|inst14~q  $ (((!\inst|inst10~q ) # (!\inst|inst12~q ))) ) ) # ( !\inst|inst11~combout  & ( \inst|inst14~q  ) )

	.dataa(gnd),
	.datab(!\inst|inst14~q ),
	.datac(!\inst|inst10~q ),
	.datad(!\inst|inst12~q ),
	.datae(gnd),
	.dataf(!\inst|inst11~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst14~0 .extended_lut = "off";
defparam \inst|inst14~0 .lut_mask = 64'h33333333333C333C;
defparam \inst|inst14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N14
dffeas \inst|inst14 (
	.clk(\inst2|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst|inst14~0_combout ),
	.clrn(!\inst10~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst14 .is_wysiwyg = "true";
defparam \inst|inst14 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst20|inst~2_combout ,\inst|inst19|inst~2_combout ,\inst|inst18|inst~2_combout ,\inst|inst1|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem1.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_4uf1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080006001062000930206102063020900209001060010040000000000000000000C0806304062020910106005";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N45
cyclonev_lcell_comb inst10(
// Equation(s):
// \inst10~combout  = ( \inst1|altsyncram_component|auto_generated|q_a [10] & ( !\CLR_GLOBAL~input_o  ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [10] & ( (!\CLR_GLOBAL~input_o ) # (\inst1|altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(!\CLR_GLOBAL~input_o ),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst10.extended_lut = "off";
defparam inst10.lut_mask = 64'hAFAFAFAFAAAAAAAA;
defparam inst10.shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N47
dffeas \inst|inst7 (
	.clk(\inst2|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst|inst7~0_combout ),
	.clrn(!\inst10~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst7 .is_wysiwyg = "true";
defparam \inst|inst7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N33
cyclonev_lcell_comb \inst|inst20|instA14 (
// Equation(s):
// \inst|inst20|instA14~combout  = ( \inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\CLR_GLOBAL~input_o ) # ((!\inst1|altsyncram_component|auto_generated|q_a [10]) # (!\inst1|altsyncram_component|auto_generated|q_a [3])) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [11] & ( !\CLR_GLOBAL~input_o  ) )

	.dataa(!\CLR_GLOBAL~input_o ),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst20|instA14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|instA14 .extended_lut = "off";
defparam \inst|inst20|instA14 .lut_mask = 64'hAAAAAAAAFFFAFFFA;
defparam \inst|inst20|instA14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N6
cyclonev_lcell_comb \inst|inst20|instA1 (
// Equation(s):
// \inst|inst20|instA1~combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & (\inst1|altsyncram_component|auto_generated|q_a [3] & \inst1|altsyncram_component|auto_generated|q_a [11]))

	.dataa(gnd),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst20|instA1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|instA1 .extended_lut = "off";
defparam \inst|inst20|instA1 .lut_mask = 64'h0003000300030003;
defparam \inst|inst20|instA1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N9
cyclonev_lcell_comb \inst|inst20|inst~1 (
// Equation(s):
// \inst|inst20|inst~1_combout  = ( \inst|inst20|inst~1_combout  & ( !\inst|inst20|instA14~combout  ) ) # ( !\inst|inst20|inst~1_combout  & ( (!\inst|inst20|instA14~combout  & \inst|inst20|instA1~combout ) ) )

	.dataa(!\inst|inst20|instA14~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|inst20|instA1~combout ),
	.datae(gnd),
	.dataf(!\inst|inst20|inst~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst20|inst~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|inst~1 .extended_lut = "off";
defparam \inst|inst20|inst~1 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \inst|inst20|inst~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N57
cyclonev_lcell_comb \inst|inst20|inst~3 (
// Equation(s):
// \inst|inst20|inst~3_combout  = ( \inst|inst20|inst~2_combout  & ( !\inst|inst20|inst~1_combout  $ (((\inst|inst19|inst~2_combout  & (\inst|inst18|inst~2_combout  & \inst|inst1|inst~2_combout )))) ) ) # ( !\inst|inst20|inst~2_combout  & ( 
// !\inst|inst20|inst~1_combout  $ (((!\inst|inst19|inst~2_combout ) # ((!\inst|inst18|inst~2_combout ) # (!\inst|inst1|inst~2_combout )))) ) )

	.dataa(!\inst|inst20|inst~1_combout ),
	.datab(!\inst|inst19|inst~2_combout ),
	.datac(!\inst|inst18|inst~2_combout ),
	.datad(!\inst|inst1|inst~2_combout ),
	.datae(gnd),
	.dataf(!\inst|inst20|inst~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst20|inst~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|inst~3 .extended_lut = "off";
defparam \inst|inst20|inst~3 .lut_mask = 64'h55565556AAA9AAA9;
defparam \inst|inst20|inst~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N0
cyclonev_lcell_comb \inst|inst20|inst~0 (
// Equation(s):
// \inst|inst20|inst~0_combout  = ( \inst|inst20|instA14~combout  ) # ( !\inst|inst20|instA14~combout  & ( \inst|inst20|instA1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst20|instA1~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst20|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst20|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|inst~0 .extended_lut = "off";
defparam \inst|inst20|inst~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \inst|inst20|inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N1
dffeas \inst|inst20|inst~_emulated (
	.clk(\inst2|out_key~2_combout ),
	.d(gnd),
	.asdata(\inst|inst20|inst~3_combout ),
	.clrn(!\inst|inst20|inst~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst20|inst~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst20|inst~_emulated .is_wysiwyg = "true";
defparam \inst|inst20|inst~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N54
cyclonev_lcell_comb \inst|inst20|inst~2 (
// Equation(s):
// \inst|inst20|inst~2_combout  = ( !\inst|inst20|instA14~combout  & ( (!\inst|inst20|inst~1_combout  $ (!\inst|inst20|inst~_emulated_q )) # (\inst|inst20|instA1~combout ) ) )

	.dataa(!\inst|inst20|inst~1_combout ),
	.datab(gnd),
	.datac(!\inst|inst20|inst~_emulated_q ),
	.datad(!\inst|inst20|instA1~combout ),
	.datae(gnd),
	.dataf(!\inst|inst20|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst20|inst~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst20|inst~2 .extended_lut = "off";
defparam \inst|inst20|inst~2 .lut_mask = 64'h5AFF5AFF00000000;
defparam \inst|inst20|inst~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N15
cyclonev_lcell_comb \inst|inst19|instA1 (
// Equation(s):
// \inst|inst19|instA1~combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & (\inst1|altsyncram_component|auto_generated|q_a [2] & \inst1|altsyncram_component|auto_generated|q_a [11]))

	.dataa(gnd),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst19|instA1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst19|instA1 .extended_lut = "off";
defparam \inst|inst19|instA1 .lut_mask = 64'h0003000300030003;
defparam \inst|inst19|instA1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N39
cyclonev_lcell_comb \inst|inst19|instA14 (
// Equation(s):
// \inst|inst19|instA14~combout  = ( \inst1|altsyncram_component|auto_generated|q_a [10] & ( (!\CLR_GLOBAL~input_o ) # ((!\inst1|altsyncram_component|auto_generated|q_a [2] & \inst1|altsyncram_component|auto_generated|q_a [11])) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [10] & ( (!\CLR_GLOBAL~input_o ) # (\inst1|altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(gnd),
	.datab(!\CLR_GLOBAL~input_o ),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst19|instA14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst19|instA14 .extended_lut = "off";
defparam \inst|inst19|instA14 .lut_mask = 64'hCCFFCCFFCCFCCCFC;
defparam \inst|inst19|instA14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \inst|inst19|inst~1 (
// Equation(s):
// \inst|inst19|inst~1_combout  = ( \inst|inst19|inst~1_combout  & ( !\inst|inst19|instA14~combout  ) ) # ( !\inst|inst19|inst~1_combout  & ( (\inst|inst19|instA1~combout  & !\inst|inst19|instA14~combout ) ) )

	.dataa(!\inst|inst19|instA1~combout ),
	.datab(gnd),
	.datac(!\inst|inst19|instA14~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst19|inst~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst19|inst~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst19|inst~1 .extended_lut = "off";
defparam \inst|inst19|inst~1 .lut_mask = 64'h50505050F0F0F0F0;
defparam \inst|inst19|inst~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \inst|inst19|inst~3 (
// Equation(s):
// \inst|inst19|inst~3_combout  = ( \inst|inst19|inst~2_combout  & ( !\inst|inst19|inst~1_combout  $ (((\inst|inst18|inst~2_combout  & \inst|inst1|inst~2_combout ))) ) ) # ( !\inst|inst19|inst~2_combout  & ( !\inst|inst19|inst~1_combout  $ 
// (((!\inst|inst18|inst~2_combout ) # (!\inst|inst1|inst~2_combout ))) ) )

	.dataa(!\inst|inst18|inst~2_combout ),
	.datab(gnd),
	.datac(!\inst|inst1|inst~2_combout ),
	.datad(!\inst|inst19|inst~1_combout ),
	.datae(gnd),
	.dataf(!\inst|inst19|inst~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst19|inst~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst19|inst~3 .extended_lut = "off";
defparam \inst|inst19|inst~3 .lut_mask = 64'h05FA05FAFA05FA05;
defparam \inst|inst19|inst~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \inst|inst19|inst~0 (
// Equation(s):
// \inst|inst19|inst~0_combout  = ( \inst|inst19|instA14~combout  ) # ( !\inst|inst19|instA14~combout  & ( \inst|inst19|instA1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst19|instA1~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst19|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst19|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst19|inst~0 .extended_lut = "off";
defparam \inst|inst19|inst~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \inst|inst19|inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N7
dffeas \inst|inst19|inst~_emulated (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst19|inst~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst19|inst~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst19|inst~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst19|inst~_emulated .is_wysiwyg = "true";
defparam \inst|inst19|inst~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N42
cyclonev_lcell_comb \inst|inst19|inst~2 (
// Equation(s):
// \inst|inst19|inst~2_combout  = ( !\inst|inst19|instA14~combout  & ( (!\inst|inst19|inst~_emulated_q  $ (!\inst|inst19|inst~1_combout )) # (\inst|inst19|instA1~combout ) ) )

	.dataa(gnd),
	.datab(!\inst|inst19|instA1~combout ),
	.datac(!\inst|inst19|inst~_emulated_q ),
	.datad(!\inst|inst19|inst~1_combout ),
	.datae(gnd),
	.dataf(!\inst|inst19|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst19|inst~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst19|inst~2 .extended_lut = "off";
defparam \inst|inst19|inst~2 .lut_mask = 64'h3FF33FF300000000;
defparam \inst|inst19|inst~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N15
cyclonev_lcell_comb \inst|inst18|instA14 (
// Equation(s):
// \inst|inst18|instA14~combout  = ( \inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\CLR_GLOBAL~input_o ) # ((!\inst1|altsyncram_component|auto_generated|q_a [1]) # (!\inst1|altsyncram_component|auto_generated|q_a [10])) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [11] & ( !\CLR_GLOBAL~input_o  ) )

	.dataa(!\CLR_GLOBAL~input_o ),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst18|instA14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst18|instA14 .extended_lut = "off";
defparam \inst|inst18|instA14 .lut_mask = 64'hAAAAAAAAFFFAFFFA;
defparam \inst|inst18|instA14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \inst|inst18|instA1 (
// Equation(s):
// \inst|inst18|instA1~combout  = ( \inst1|altsyncram_component|auto_generated|q_a [1] & ( (\inst1|altsyncram_component|auto_generated|q_a [11] & \inst1|altsyncram_component|auto_generated|q_a [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst18|instA1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst18|instA1 .extended_lut = "off";
defparam \inst|inst18|instA1 .lut_mask = 64'h00000000000F000F;
defparam \inst|inst18|instA1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \inst|inst18|inst~1 (
// Equation(s):
// \inst|inst18|inst~1_combout  = ( \inst|inst18|inst~1_combout  & ( !\inst|inst18|instA14~combout  ) ) # ( !\inst|inst18|inst~1_combout  & ( (!\inst|inst18|instA14~combout  & \inst|inst18|instA1~combout ) ) )

	.dataa(gnd),
	.datab(!\inst|inst18|instA14~combout ),
	.datac(!\inst|inst18|instA1~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst18|inst~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst18|inst~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst18|inst~1 .extended_lut = "off";
defparam \inst|inst18|inst~1 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \inst|inst18|inst~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N18
cyclonev_lcell_comb \inst|inst18|inst~3 (
// Equation(s):
// \inst|inst18|inst~3_combout  = ( \inst|inst18|inst~2_combout  & ( !\inst|inst1|inst~2_combout  $ (\inst|inst18|inst~1_combout ) ) ) # ( !\inst|inst18|inst~2_combout  & ( !\inst|inst1|inst~2_combout  $ (!\inst|inst18|inst~1_combout ) ) )

	.dataa(!\inst|inst1|inst~2_combout ),
	.datab(!\inst|inst18|inst~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst18|inst~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst18|inst~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst18|inst~3 .extended_lut = "off";
defparam \inst|inst18|inst~3 .lut_mask = 64'h6666666699999999;
defparam \inst|inst18|inst~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N9
cyclonev_lcell_comb \inst|inst18|inst~0 (
// Equation(s):
// \inst|inst18|inst~0_combout  = ( \inst|inst18|instA14~combout  ) # ( !\inst|inst18|instA14~combout  & ( \inst|inst18|instA1~combout  ) )

	.dataa(!\inst|inst18|instA1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst18|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst18|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst18|inst~0 .extended_lut = "off";
defparam \inst|inst18|inst~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \inst|inst18|inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N20
dffeas \inst|inst18|inst~_emulated (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst18|inst~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst18|inst~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst18|inst~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst18|inst~_emulated .is_wysiwyg = "true";
defparam \inst|inst18|inst~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \inst|inst18|inst~2 (
// Equation(s):
// \inst|inst18|inst~2_combout  = ( \inst|inst18|instA1~combout  & ( !\inst|inst18|instA14~combout  ) ) # ( !\inst|inst18|instA1~combout  & ( (!\inst|inst18|instA14~combout  & (!\inst|inst18|inst~_emulated_q  $ (!\inst|inst18|inst~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\inst|inst18|inst~_emulated_q ),
	.datac(!\inst|inst18|instA14~combout ),
	.datad(!\inst|inst18|inst~1_combout ),
	.datae(gnd),
	.dataf(!\inst|inst18|instA1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst18|inst~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst18|inst~2 .extended_lut = "off";
defparam \inst|inst18|inst~2 .lut_mask = 64'h30C030C0F0F0F0F0;
defparam \inst|inst18|inst~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N18
cyclonev_lcell_comb \inst|inst1|instA1 (
// Equation(s):
// \inst|inst1|instA1~combout  = ( \inst1|altsyncram_component|auto_generated|q_a [10] & ( (\inst1|altsyncram_component|auto_generated|q_a [0] & \inst1|altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|instA1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|instA1 .extended_lut = "off";
defparam \inst|inst1|instA1 .lut_mask = 64'h00000000000F000F;
defparam \inst|inst1|instA1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N51
cyclonev_lcell_comb \inst|inst1|instA14 (
// Equation(s):
// \inst|inst1|instA14~combout  = ( \inst1|altsyncram_component|auto_generated|q_a [10] & ( (!\CLR_GLOBAL~input_o ) # ((!\inst1|altsyncram_component|auto_generated|q_a [0] & \inst1|altsyncram_component|auto_generated|q_a [11])) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [10] & ( (!\CLR_GLOBAL~input_o ) # (\inst1|altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(!\CLR_GLOBAL~input_o ),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|instA14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|instA14 .extended_lut = "off";
defparam \inst|inst1|instA14 .lut_mask = 64'hAAFFAAFFAAFAAAFA;
defparam \inst|inst1|instA14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \inst|inst1|inst~1 (
// Equation(s):
// \inst|inst1|inst~1_combout  = ( \inst|inst1|inst~1_combout  & ( !\inst|inst1|instA14~combout  ) ) # ( !\inst|inst1|inst~1_combout  & ( (\inst|inst1|instA1~combout  & !\inst|inst1|instA14~combout ) ) )

	.dataa(gnd),
	.datab(!\inst|inst1|instA1~combout ),
	.datac(!\inst|inst1|instA14~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst1|inst~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|inst~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|inst~1 .extended_lut = "off";
defparam \inst|inst1|inst~1 .lut_mask = 64'h30303030F0F0F0F0;
defparam \inst|inst1|inst~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \inst|inst1|inst~3 (
// Equation(s):
// \inst|inst1|inst~3_combout  = ( \inst|inst1|inst~2_combout  & ( \inst|inst1|inst~1_combout  ) ) # ( !\inst|inst1|inst~2_combout  & ( !\inst|inst1|inst~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst1|inst~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst1|inst~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|inst~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|inst~3 .extended_lut = "off";
defparam \inst|inst1|inst~3 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \inst|inst1|inst~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N21
cyclonev_lcell_comb \inst|inst1|inst~0 (
// Equation(s):
// \inst|inst1|inst~0_combout  = ( \inst|inst1|instA14~combout  ) # ( !\inst|inst1|instA14~combout  & ( \inst|inst1|instA1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|inst1|instA1~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|inst1|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|inst~0 .extended_lut = "off";
defparam \inst|inst1|inst~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \inst|inst1|inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N44
dffeas \inst|inst1|inst~_emulated (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst1|inst~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst1|inst~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1|inst~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1|inst~_emulated .is_wysiwyg = "true";
defparam \inst|inst1|inst~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \inst|inst1|inst~2 (
// Equation(s):
// \inst|inst1|inst~2_combout  = ( !\inst|inst1|instA14~combout  & ( (!\inst|inst1|inst~_emulated_q  $ (!\inst|inst1|inst~1_combout )) # (\inst|inst1|instA1~combout ) ) )

	.dataa(gnd),
	.datab(!\inst|inst1|inst~_emulated_q ),
	.datac(!\inst|inst1|instA1~combout ),
	.datad(!\inst|inst1|inst~1_combout ),
	.datae(gnd),
	.dataf(!\inst|inst1|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|inst~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|inst~2 .extended_lut = "off";
defparam \inst|inst1|inst~2 .lut_mask = 64'h3FCF3FCF00000000;
defparam \inst|inst1|inst~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \inst9|inst17 (
// Equation(s):
// \inst9|inst17~combout  = ( !\inst1|altsyncram_component|auto_generated|q_a [10] & ( (\inst1|altsyncram_component|auto_generated|q_a [14] & (!\inst1|altsyncram_component|auto_generated|q_a [11] & !\inst1|altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(gnd),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst17 .extended_lut = "off";
defparam \inst9|inst17 .lut_mask = 64'h3000300000000000;
defparam \inst9|inst17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N12
cyclonev_lcell_comb \inst6|inst|inst88~0 (
// Equation(s):
// \inst6|inst|inst88~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [11] & ( \inst1|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(gnd),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst|inst88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst|inst88~0 .extended_lut = "off";
defparam \inst6|inst|inst88~0 .lut_mask = 64'h0000000033333333;
defparam \inst6|inst|inst88~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N21
cyclonev_lcell_comb \inst6|inst|inst88~1 (
// Equation(s):
// \inst6|inst|inst88~1_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [11] & ( !\inst1|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst|inst88~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst|inst88~1 .extended_lut = "off";
defparam \inst6|inst|inst88~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst6|inst|inst88~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N39
cyclonev_lcell_comb \inst14|inst1 (
// Equation(s):
// \inst14|inst1~combout  = LCELL(( \inst2|out_key~2_combout  & ( \inst9|inst17~combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst9|inst17~combout ),
	.datae(gnd),
	.dataf(!\inst2|out_key~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|inst1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|inst1 .extended_lut = "off";
defparam \inst14|inst1 .lut_mask = 64'h0000000000FF00FF;
defparam \inst14|inst1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N39
cyclonev_lcell_comb \inst9|inst18 (
// Equation(s):
// \inst9|inst18~combout  = ( !\inst1|altsyncram_component|auto_generated|q_a [10] & ( (!\inst1|altsyncram_component|auto_generated|q_a [11] & (!\inst1|altsyncram_component|auto_generated|q_a [14] & \inst1|altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(gnd),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst18~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst18 .extended_lut = "off";
defparam \inst9|inst18 .lut_mask = 64'h00C000C000000000;
defparam \inst9|inst18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \inst15|inst1 (
// Equation(s):
// \inst15|inst1~combout  = LCELL(( \inst9|inst18~combout  & ( \inst2|out_key~2_combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|out_key~2_combout ),
	.datae(gnd),
	.dataf(!\inst9|inst18~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|inst1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|inst1 .extended_lut = "off";
defparam \inst15|inst1 .lut_mask = 64'h0000000000FF00FF;
defparam \inst15|inst1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb inst4(
// Equation(s):
// \inst4~combout  = ( \inst1|altsyncram_component|auto_generated|q_a [10] & ( (!\CLR_GLOBAL~input_o ) # (!\inst1|altsyncram_component|auto_generated|q_a [11]) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [10] & ( !\CLR_GLOBAL~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLR_GLOBAL~input_o ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst4.extended_lut = "off";
defparam inst4.lut_mask = 64'hF0F0F0F0FFF0FFF0;
defparam inst4.shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N20
dffeas \inst15|inst5 (
	.clk(\inst15|inst1~combout ),
	.d(gnd),
	.asdata(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst5 .is_wysiwyg = "true";
defparam \inst15|inst5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N45
cyclonev_lcell_comb \inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout  = ( \inst15|inst5~q  & ( (!\inst1|altsyncram_component|auto_generated|q_a [13] & (\inst14|inst5~q  & \inst1|altsyncram_component|auto_generated|q_a [12])) # 
// (\inst1|altsyncram_component|auto_generated|q_a [13] & ((!\inst1|altsyncram_component|auto_generated|q_a [12]))) ) ) # ( !\inst15|inst5~q  & ( (\inst14|inst5~q  & (!\inst1|altsyncram_component|auto_generated|q_a [13] & 
// \inst1|altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(gnd),
	.datab(!\inst14|inst5~q ),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst15|inst5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h003000300F300F30;
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N14
dffeas \inst14|inst (
	.clk(\inst14|inst1~combout ),
	.d(gnd),
	.asdata(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst .is_wysiwyg = "true";
defparam \inst14|inst .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N30
cyclonev_lcell_comb \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [1] & ( \inst1|altsyncram_component|auto_generated|q_a [8] & ( \inst1|altsyncram_component|auto_generated|q_a [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h00000000000000FF;
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N6
cyclonev_lcell_comb \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1 (
// Equation(s):
// \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout  = ( !\inst1|altsyncram_component|auto_generated|q_a [12] & ( ((!\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst1|altsyncram_component|auto_generated|q_a [0] $ 
// (((!\inst15|inst~q ) # (!\inst1|altsyncram_component|auto_generated|q_a [13])))))) # (\inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ) ) ) # ( \inst1|altsyncram_component|auto_generated|q_a [12] & ( 
// ((!\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst1|altsyncram_component|auto_generated|q_a [0] $ (((!\inst14|inst~q ) # (\inst1|altsyncram_component|auto_generated|q_a [13])))))) # 
// (\inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\inst14|inst~q ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datag(!\inst15|inst~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1 .extended_lut = "on";
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1 .lut_mask = 64'h22282822FFFFFFFF;
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N56
dffeas \inst15|inst (
	.clk(\inst15|inst1~combout ),
	.d(gnd),
	.asdata(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1_combout ),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst .is_wysiwyg = "true";
defparam \inst15|inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N27
cyclonev_lcell_comb \inst11|inst2|inst|inst4 (
// Equation(s):
// \inst11|inst2|inst|inst4~combout  = ( \inst1|altsyncram_component|auto_generated|q_a [13] & ( \inst1|altsyncram_component|auto_generated|q_a [0] & ( !\inst1|altsyncram_component|auto_generated|q_a [9] $ (((!\inst15|inst~q ) # 
// (\inst1|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [13] & ( \inst1|altsyncram_component|auto_generated|q_a [0] & ( !\inst1|altsyncram_component|auto_generated|q_a [9] $ 
// (((!\inst1|altsyncram_component|auto_generated|q_a [12]) # (!\inst14|inst~q ))) ) ) )

	.dataa(!\inst15|inst~q ),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst14|inst~q ),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst2|inst|inst4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst2|inst|inst4 .extended_lut = "off";
defparam \inst11|inst2|inst|inst4 .lut_mask = 64'h000000000F3C4B4B;
defparam \inst11|inst2|inst|inst4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N48
cyclonev_lcell_comb \inst11|inst3|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst11|inst3|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( !\inst1|altsyncram_component|auto_generated|q_a [9] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst11|inst2|inst|inst4~combout  $ 
// (((!\inst1|altsyncram_component|auto_generated|q_a [1] $ (\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout )))))) # (\inst1|altsyncram_component|auto_generated|q_a [8] & (((\inst1|altsyncram_component|auto_generated|q_a [0])))) 
// ) ) # ( \inst1|altsyncram_component|auto_generated|q_a [9] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst11|inst2|inst|inst4~combout  $ (((!\inst1|altsyncram_component|auto_generated|q_a [1] $ 
// (\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout )))))) # (\inst1|altsyncram_component|auto_generated|q_a [8] & (((\inst1|altsyncram_component|auto_generated|q_a [2])))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst11|inst2|inst|inst4~combout ),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datag(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h278D278D8D278D27;
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N26
dffeas \inst14|inst3 (
	.clk(\inst14|inst1~combout ),
	.d(gnd),
	.asdata(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst3 .is_wysiwyg = "true";
defparam \inst14|inst3 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N8
dffeas \inst15|inst3 (
	.clk(\inst15|inst1~combout ),
	.d(gnd),
	.asdata(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst3 .is_wysiwyg = "true";
defparam \inst15|inst3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N57
cyclonev_lcell_comb \inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [13] & ( (\inst15|inst3~q  & !\inst1|altsyncram_component|auto_generated|q_a [12]) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [13] & ( (\inst14|inst3~q  & \inst1|altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(!\inst14|inst3~q ),
	.datab(!\inst15|inst3~q ),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0505303005053030;
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N12
cyclonev_lcell_comb \inst11|inst2|inst2|inst6 (
// Equation(s):
// \inst11|inst2|inst2|inst6~combout  = ( \inst14|inst3~q  & ( !\inst1|altsyncram_component|auto_generated|q_a [9] $ (((!\inst1|altsyncram_component|auto_generated|q_a [13] & (!\inst1|altsyncram_component|auto_generated|q_a [12])) # 
// (\inst1|altsyncram_component|auto_generated|q_a [13] & ((!\inst15|inst3~q ) # (\inst1|altsyncram_component|auto_generated|q_a [12]))))) ) ) # ( !\inst14|inst3~q  & ( !\inst1|altsyncram_component|auto_generated|q_a [9] $ 
// (((!\inst1|altsyncram_component|auto_generated|q_a [13]) # ((!\inst15|inst3~q ) # (\inst1|altsyncram_component|auto_generated|q_a [12])))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst15|inst3~q ),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst14|inst3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst2|inst2|inst6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst2|inst2|inst6 .extended_lut = "off";
defparam \inst11|inst2|inst2|inst6 .lut_mask = 64'h04FB04FB26D926D9;
defparam \inst11|inst2|inst2|inst6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N5
dffeas \inst14|inst4 (
	.clk(\inst14|inst1~combout ),
	.d(gnd),
	.asdata(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst4 .is_wysiwyg = "true";
defparam \inst14|inst4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N36
cyclonev_lcell_comb \inst11|inst2|inst3|inst5~0 (
// Equation(s):
// \inst11|inst2|inst3|inst5~0_combout  = ( \inst14|inst4~q  & ( !\inst1|altsyncram_component|auto_generated|q_a [2] $ (((!\inst1|altsyncram_component|auto_generated|q_a [13] & ((!\inst1|altsyncram_component|auto_generated|q_a [12]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [13] & ((!\inst15|inst4~q ) # (\inst1|altsyncram_component|auto_generated|q_a [12]))))) ) ) # ( !\inst14|inst4~q  & ( !\inst1|altsyncram_component|auto_generated|q_a [2] $ (((!\inst15|inst4~q ) # 
// ((!\inst1|altsyncram_component|auto_generated|q_a [13]) # (\inst1|altsyncram_component|auto_generated|q_a [12])))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst14|inst4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst2|inst3|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst2|inst3|inst5~0 .extended_lut = "off";
defparam \inst11|inst2|inst3|inst5~0 .lut_mask = 64'h5655565556A556A5;
defparam \inst11|inst2|inst3|inst5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N30
cyclonev_lcell_comb \inst11|inst3|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst11|inst3|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( !\inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\inst11|inst2|inst3|inst5~0_combout  $ (((!\inst11|inst2|inst2|inst6~combout  & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [1]) # (!\inst11|inst2|inst|inst4~combout ))) # (\inst11|inst2|inst2|inst6~combout  & (!\inst1|altsyncram_component|auto_generated|q_a [1] & !\inst11|inst2|inst|inst4~combout ))))) ) ) # ( 
// \inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\inst1|altsyncram_component|auto_generated|q_a [9] & ((((\inst1|altsyncram_component|auto_generated|q_a [1]))))) # (\inst1|altsyncram_component|auto_generated|q_a [9] & 
// (((\inst1|altsyncram_component|auto_generated|q_a [3])))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst11|inst2|inst2|inst6~combout ),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst11|inst2|inst|inst4~combout ),
	.datag(!\inst11|inst2|inst3|inst5~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0F3C05AF3CF005AF;
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N44
dffeas \inst15|inst4 (
	.clk(\inst15|inst1~combout ),
	.d(gnd),
	.asdata(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst4 .is_wysiwyg = "true";
defparam \inst15|inst4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N15
cyclonev_lcell_comb \inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [13] & (\inst1|altsyncram_component|auto_generated|q_a [12] & ((\inst14|inst4~q )))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [13] & (!\inst1|altsyncram_component|auto_generated|q_a [12] & (\inst15|inst4~q )))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst15|inst4~q ),
	.datad(!\inst14|inst4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0426042604260426;
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N21
cyclonev_lcell_comb \inst11|inst2|inst3|inst8~0 (
// Equation(s):
// \inst11|inst2|inst3|inst8~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [9] & ( \inst11|inst2|inst|inst4~combout  & ( (!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & 
// ((!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ) # ((\inst1|altsyncram_component|auto_generated|q_a [2]) # (\inst1|altsyncram_component|auto_generated|q_a [1])))) # 
// (\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [2] & ((!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ) # 
// (\inst1|altsyncram_component|auto_generated|q_a [1])))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [9] & ( \inst11|inst2|inst|inst4~combout  & ( (!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & 
// (\inst1|altsyncram_component|auto_generated|q_a [2] & ((\inst1|altsyncram_component|auto_generated|q_a [1]) # (\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout )))) # 
// (\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & (((\inst1|altsyncram_component|auto_generated|q_a [2]) # (\inst1|altsyncram_component|auto_generated|q_a [1])) # 
// (\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|q_a [9] & ( !\inst11|inst2|inst|inst4~combout  & ( 
// (!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & (((!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  & \inst1|altsyncram_component|auto_generated|q_a [1])) # 
// (\inst1|altsyncram_component|auto_generated|q_a [2]))) # (\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & (!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  & 
// (\inst1|altsyncram_component|auto_generated|q_a [1] & \inst1|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [9] & ( !\inst11|inst2|inst|inst4~combout  & ( 
// (!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & (\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [1] & 
// \inst1|altsyncram_component|auto_generated|q_a [2]))) # (\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & (((\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  & 
// \inst1|altsyncram_component|auto_generated|q_a [1])) # (\inst1|altsyncram_component|auto_generated|q_a [2]))) ) ) )

	.dataa(!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datab(!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\inst11|inst2|inst|inst4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst2|inst3|inst8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst2|inst3|inst8~0 .extended_lut = "off";
defparam \inst11|inst2|inst3|inst8~0 .lut_mask = 64'h013708CE137F8CEF;
defparam \inst11|inst2|inst3|inst8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N0
cyclonev_lcell_comb \inst11|inst3|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst11|inst3|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [2] & ( \inst1|altsyncram_component|auto_generated|q_a [3] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & 
// (!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout  $ ((\inst11|inst2|inst3|inst8~0_combout )))) # (\inst1|altsyncram_component|auto_generated|q_a [8] & (((!\inst1|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [2] & ( \inst1|altsyncram_component|auto_generated|q_a [3] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout  $ 
// (\inst11|inst2|inst3|inst8~0_combout ))) ) ) ) # ( \inst1|altsyncram_component|auto_generated|q_a [2] & ( !\inst1|altsyncram_component|auto_generated|q_a [3] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & 
// (!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout  $ ((!\inst11|inst2|inst3|inst8~0_combout )))) # (\inst1|altsyncram_component|auto_generated|q_a [8] & (((!\inst1|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [2] & ( !\inst1|altsyncram_component|auto_generated|q_a [3] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout  $ 
// (!\inst11|inst2|inst3|inst8~0_combout ))) ) ) )

	.dataa(!\inst9|inst5|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0_combout ),
	.datab(!\inst11|inst2|inst3|inst8~0_combout ),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h60606F6090909F90;
defparam \inst11|inst3|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N50
dffeas \inst14|inst5 (
	.clk(\inst14|inst1~combout ),
	.d(gnd),
	.asdata(\inst11|inst3|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst5 .is_wysiwyg = "true";
defparam \inst14|inst5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N39
cyclonev_lcell_comb \inst6|inst|inst117~0 (
// Equation(s):
// \inst6|inst|inst117~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & !\inst1|altsyncram_component|auto_generated|q_a [11])

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst|inst117~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst|inst117~0 .extended_lut = "off";
defparam \inst6|inst|inst117~0 .lut_mask = 64'h4444444444444444;
defparam \inst6|inst|inst117~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \inst9|inst5|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst9|inst5|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \inst14|inst~q  & ( (!\inst1|altsyncram_component|auto_generated|q_a [13] & (\inst1|altsyncram_component|auto_generated|q_a [12])) # 
// (\inst1|altsyncram_component|auto_generated|q_a [13] & (!\inst1|altsyncram_component|auto_generated|q_a [12] & \inst15|inst~q )) ) ) # ( !\inst14|inst~q  & ( (\inst1|altsyncram_component|auto_generated|q_a [13] & 
// (!\inst1|altsyncram_component|auto_generated|q_a [12] & \inst15|inst~q )) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst15|inst~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst14|inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0404040426262626;
defparam \inst9|inst5|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N6
cyclonev_lcell_comb \inst8|inst|inst6~0 (
// Equation(s):
// \inst8|inst|inst6~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [2] & ( (!\inst1|altsyncram_component|auto_generated|q_a [1] & ((!\inst1|altsyncram_component|auto_generated|q_a [3]) # (\inst1|altsyncram_component|auto_generated|q_a [0]))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [1] & ((!\inst1|altsyncram_component|auto_generated|q_a [0]) # (\inst1|altsyncram_component|auto_generated|q_a [3]))) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [2] & ( 
// (\inst1|altsyncram_component|auto_generated|q_a [3]) # (\inst1|altsyncram_component|auto_generated|q_a [1]) ) )

	.dataa(gnd),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst|inst6~0 .extended_lut = "off";
defparam \inst8|inst|inst6~0 .lut_mask = 64'h33FF33FFFC3FFC3F;
defparam \inst8|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N27
cyclonev_lcell_comb \inst8|inst|inst5~0 (
// Equation(s):
// \inst8|inst|inst5~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [2] & ( (!\inst1|altsyncram_component|auto_generated|q_a [0]) # (!\inst1|altsyncram_component|auto_generated|q_a [3] $ (\inst1|altsyncram_component|auto_generated|q_a [1])) ) 
// ) # ( !\inst1|altsyncram_component|auto_generated|q_a [2] & ( ((!\inst1|altsyncram_component|auto_generated|q_a [1] & !\inst1|altsyncram_component|auto_generated|q_a [0])) # (\inst1|altsyncram_component|auto_generated|q_a [3]) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst|inst5~0 .extended_lut = "off";
defparam \inst8|inst|inst5~0 .lut_mask = 64'hDD55DD55FF99FF99;
defparam \inst8|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \inst8|inst|inst4~0 (
// Equation(s):
// \inst8|inst|inst4~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [1] & ( (!\inst1|altsyncram_component|auto_generated|q_a [0]) # (\inst1|altsyncram_component|auto_generated|q_a [3]) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a 
// [1] & ( (!\inst1|altsyncram_component|auto_generated|q_a [2] & (!\inst1|altsyncram_component|auto_generated|q_a [0])) # (\inst1|altsyncram_component|auto_generated|q_a [2] & ((\inst1|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst|inst4~0 .extended_lut = "off";
defparam \inst8|inst|inst4~0 .lut_mask = 64'h8B8B8B8BAFAFAFAF;
defparam \inst8|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N51
cyclonev_lcell_comb \inst8|inst|inst3~0 (
// Equation(s):
// \inst8|inst|inst3~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [1] & ( (!\inst1|altsyncram_component|auto_generated|q_a [0] & ((!\inst1|altsyncram_component|auto_generated|q_a [3]) # (\inst1|altsyncram_component|auto_generated|q_a [2]))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [0] & (!\inst1|altsyncram_component|auto_generated|q_a [2])) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [1] & ( (!\inst1|altsyncram_component|auto_generated|q_a [0] $ 
// (\inst1|altsyncram_component|auto_generated|q_a [2])) # (\inst1|altsyncram_component|auto_generated|q_a [3]) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst|inst3~0 .extended_lut = "off";
defparam \inst8|inst|inst3~0 .lut_mask = 64'h99FF99FFEE66EE66;
defparam \inst8|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N12
cyclonev_lcell_comb \inst8|inst|inst2~0 (
// Equation(s):
// \inst8|inst|inst2~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [2] & ( (!\inst1|altsyncram_component|auto_generated|q_a [3]) # ((!\inst1|altsyncram_component|auto_generated|q_a [1] & \inst1|altsyncram_component|auto_generated|q_a [0])) ) 
// ) # ( !\inst1|altsyncram_component|auto_generated|q_a [2] & ( (!\inst1|altsyncram_component|auto_generated|q_a [1]) # ((\inst1|altsyncram_component|auto_generated|q_a [0]) # (\inst1|altsyncram_component|auto_generated|q_a [3])) ) )

	.dataa(gnd),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst|inst2~0 .extended_lut = "off";
defparam \inst8|inst|inst2~0 .lut_mask = 64'hCFFFCFFFF0FCF0FC;
defparam \inst8|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N42
cyclonev_lcell_comb \inst8|inst|inst1~0 (
// Equation(s):
// \inst8|inst|inst1~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [1] & ( (!\inst1|altsyncram_component|auto_generated|q_a [0] & (!\inst1|altsyncram_component|auto_generated|q_a [2])) # (\inst1|altsyncram_component|auto_generated|q_a [0] & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [3]))) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [1] & ( (!\inst1|altsyncram_component|auto_generated|q_a [2]) # (!\inst1|altsyncram_component|auto_generated|q_a [0] $ 
// (\inst1|altsyncram_component|auto_generated|q_a [3])) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst|inst1~0 .extended_lut = "off";
defparam \inst8|inst|inst1~0 .lut_mask = 64'hFAAFFAAFAFA0AFA0;
defparam \inst8|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N33
cyclonev_lcell_comb \inst8|inst|inst7~0 (
// Equation(s):
// \inst8|inst|inst7~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [2] & ( (!\inst1|altsyncram_component|auto_generated|q_a [0] $ (!\inst1|altsyncram_component|auto_generated|q_a [3])) # (\inst1|altsyncram_component|auto_generated|q_a [1]) ) 
// ) # ( !\inst1|altsyncram_component|auto_generated|q_a [2] & ( (!\inst1|altsyncram_component|auto_generated|q_a [0]) # (!\inst1|altsyncram_component|auto_generated|q_a [1] $ (!\inst1|altsyncram_component|auto_generated|q_a [3])) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst|inst7~0 .extended_lut = "off";
defparam \inst8|inst|inst7~0 .lut_mask = 64'hAFFAAFFA5FAF5FAF;
defparam \inst8|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N27
cyclonev_lcell_comb \inst7|inst|inst6~0 (
// Equation(s):
// \inst7|inst|inst6~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [4] & ( (!\inst1|altsyncram_component|auto_generated|q_a [5]) # (\inst1|altsyncram_component|auto_generated|q_a [7]) ) ) 
// ) # ( !\inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [4] & ( (\inst1|altsyncram_component|auto_generated|q_a [7]) # (\inst1|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( 
// \inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [4] & ( (!\inst1|altsyncram_component|auto_generated|q_a [7]) # (\inst1|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [4] & ( (\inst1|altsyncram_component|auto_generated|q_a [7]) # (\inst1|altsyncram_component|auto_generated|q_a [5]) ) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst|inst6~0 .extended_lut = "off";
defparam \inst7|inst|inst6~0 .lut_mask = 64'h5F5FF5F55F5FAFAF;
defparam \inst7|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N42
cyclonev_lcell_comb \inst7|inst|inst5~0 (
// Equation(s):
// \inst7|inst|inst5~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\inst1|altsyncram_component|auto_generated|q_a [4]) # (\inst1|altsyncram_component|auto_generated|q_a [5]) ) ) 
// ) # ( !\inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [7] ) ) # ( \inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [7] & ( 
// (!\inst1|altsyncram_component|auto_generated|q_a [5]) # (!\inst1|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [7] & ( 
// (!\inst1|altsyncram_component|auto_generated|q_a [5] & !\inst1|altsyncram_component|auto_generated|q_a [4]) ) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst|inst5~0 .extended_lut = "off";
defparam \inst7|inst|inst5~0 .lut_mask = 64'hA0A0FAFAFFFFF5F5;
defparam \inst7|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N15
cyclonev_lcell_comb \inst7|inst|inst4~0 (
// Equation(s):
// \inst7|inst|inst4~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [4] & ( \inst1|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [6] 
// & ( \inst1|altsyncram_component|auto_generated|q_a [4] & ( (\inst1|altsyncram_component|auto_generated|q_a [5] & \inst1|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( \inst1|altsyncram_component|auto_generated|q_a [6] & ( 
// !\inst1|altsyncram_component|auto_generated|q_a [4] & ( (\inst1|altsyncram_component|auto_generated|q_a [7]) # (\inst1|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [6] & ( 
// !\inst1|altsyncram_component|auto_generated|q_a [4] ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst|inst4~0 .extended_lut = "off";
defparam \inst7|inst|inst4~0 .lut_mask = 64'hFFFF5F5F05050F0F;
defparam \inst7|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N54
cyclonev_lcell_comb \inst7|inst|inst3~0 (
// Equation(s):
// \inst7|inst|inst3~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\inst1|altsyncram_component|auto_generated|q_a [5]) # (!\inst1|altsyncram_component|auto_generated|q_a [4]) ) 
// ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\inst1|altsyncram_component|auto_generated|q_a [5]) # (\inst1|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( 
// \inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [7] & ( !\inst1|altsyncram_component|auto_generated|q_a [5] $ (!\inst1|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\inst1|altsyncram_component|auto_generated|q_a [4]) # (\inst1|altsyncram_component|auto_generated|q_a [5]) ) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst|inst3~0 .extended_lut = "off";
defparam \inst7|inst|inst3~0 .lut_mask = 64'hF5F55A5AAFAFFAFA;
defparam \inst7|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N51
cyclonev_lcell_comb \inst7|inst|inst2~0 (
// Equation(s):
// \inst7|inst|inst2~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [4] & ( (!\inst1|altsyncram_component|auto_generated|q_a [5]) # (!\inst1|altsyncram_component|auto_generated|q_a [7]) ) 
// ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [4] ) ) # ( \inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [4] & ( 
// !\inst1|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [4] & ( (!\inst1|altsyncram_component|auto_generated|q_a [5]) # 
// (\inst1|altsyncram_component|auto_generated|q_a [7]) ) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst|inst2~0 .extended_lut = "off";
defparam \inst7|inst|inst2~0 .lut_mask = 64'hAFAFF0F0FFFFFAFA;
defparam \inst7|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N18
cyclonev_lcell_comb \inst7|inst|inst1~0 (
// Equation(s):
// \inst7|inst|inst1~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\inst1|altsyncram_component|auto_generated|q_a [5] & \inst1|altsyncram_component|auto_generated|q_a [4]) ) ) ) 
// # ( !\inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\inst1|altsyncram_component|auto_generated|q_a [5]) # (!\inst1|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( 
// \inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [7] & ( !\inst1|altsyncram_component|auto_generated|q_a [5] $ (\inst1|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [7] ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst|inst1~0 .extended_lut = "off";
defparam \inst7|inst|inst1~0 .lut_mask = 64'hFFFFA5A5FAFA0A0A;
defparam \inst7|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N36
cyclonev_lcell_comb \inst7|inst|inst7~0 (
// Equation(s):
// \inst7|inst|inst7~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\inst1|altsyncram_component|auto_generated|q_a [4]) # (\inst1|altsyncram_component|auto_generated|q_a [5]) ) ) 
// ) # ( !\inst1|altsyncram_component|auto_generated|q_a [6] & ( \inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\inst1|altsyncram_component|auto_generated|q_a [5]) # (!\inst1|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( 
// \inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [7] & ( (\inst1|altsyncram_component|auto_generated|q_a [4]) # (\inst1|altsyncram_component|auto_generated|q_a [5]) ) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [6] & ( !\inst1|altsyncram_component|auto_generated|q_a [7] & ( (!\inst1|altsyncram_component|auto_generated|q_a [4]) # (\inst1|altsyncram_component|auto_generated|q_a [5]) ) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst|inst7~0 .extended_lut = "off";
defparam \inst7|inst|inst7~0 .lut_mask = 64'hF5F55F5FFAFAF5F5;
defparam \inst7|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N39
cyclonev_lcell_comb \inst6|inst|inst6~0 (
// Equation(s):
// \inst6|inst|inst6~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [11] & ( ((!\inst1|altsyncram_component|auto_generated|q_a [10]) # (\inst1|altsyncram_component|auto_generated|q_a [9])) # (\inst1|altsyncram_component|auto_generated|q_a [8]) 
// ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\inst1|altsyncram_component|auto_generated|q_a [10] & ((\inst1|altsyncram_component|auto_generated|q_a [9]))) # (\inst1|altsyncram_component|auto_generated|q_a [10] & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [8]) # (!\inst1|altsyncram_component|auto_generated|q_a [9]))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst|inst6~0 .extended_lut = "off";
defparam \inst6|inst|inst6~0 .lut_mask = 64'h33EE33EEDDFFDDFF;
defparam \inst6|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N54
cyclonev_lcell_comb \inst6|inst|inst5~0 (
// Equation(s):
// \inst6|inst|inst5~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8]) # ((!\inst1|altsyncram_component|auto_generated|q_a [10]) # (\inst1|altsyncram_component|auto_generated|q_a 
// [9])) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & ((!\inst1|altsyncram_component|auto_generated|q_a [9]) # (\inst1|altsyncram_component|auto_generated|q_a [10]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [8] & (\inst1|altsyncram_component|auto_generated|q_a [10] & !\inst1|altsyncram_component|auto_generated|q_a [9])) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst|inst5~0 .extended_lut = "off";
defparam \inst6|inst|inst5~0 .lut_mask = 64'hB2B2B2B2EFEFEFEF;
defparam \inst6|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N36
cyclonev_lcell_comb \inst6|inst|inst4~0 (
// Equation(s):
// \inst6|inst|inst4~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8]) # ((\inst1|altsyncram_component|auto_generated|q_a [9]) # (\inst1|altsyncram_component|auto_generated|q_a [10])) 
// ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & ((!\inst1|altsyncram_component|auto_generated|q_a [10]) # (\inst1|altsyncram_component|auto_generated|q_a [9]))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst|inst4~0 .extended_lut = "off";
defparam \inst6|inst|inst4~0 .lut_mask = 64'h8A8A8A8ABFBFBFBF;
defparam \inst6|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N36
cyclonev_lcell_comb \inst6|inst|inst3~0 (
// Equation(s):
// \inst6|inst|inst3~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\inst1|altsyncram_component|auto_generated|q_a [10] & ((\inst1|altsyncram_component|auto_generated|q_a [9]) # (\inst1|altsyncram_component|auto_generated|q_a [11]))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [10] & ((!\inst1|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\inst1|altsyncram_component|auto_generated|q_a [10] & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [11]) # (!\inst1|altsyncram_component|auto_generated|q_a [9]))) # (\inst1|altsyncram_component|auto_generated|q_a [10] & ((\inst1|altsyncram_component|auto_generated|q_a [9]) # 
// (\inst1|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst|inst3~0 .extended_lut = "off";
defparam \inst6|inst|inst3~0 .lut_mask = 64'hBBDDBBDD77AA77AA;
defparam \inst6|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N48
cyclonev_lcell_comb \inst6|inst|inst2~0 (
// Equation(s):
// \inst6|inst|inst2~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\inst1|altsyncram_component|auto_generated|q_a [10]) # ((!\inst1|altsyncram_component|auto_generated|q_a [9]) # (!\inst1|altsyncram_component|auto_generated|q_a 
// [11])) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\inst1|altsyncram_component|auto_generated|q_a [10] & ((!\inst1|altsyncram_component|auto_generated|q_a [9]) # (\inst1|altsyncram_component|auto_generated|q_a [11]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [10] & ((!\inst1|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst|inst2~0 .extended_lut = "off";
defparam \inst6|inst|inst2~0 .lut_mask = 64'hF5AAF5AAFFFAFFFA;
defparam \inst6|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N57
cyclonev_lcell_comb \inst6|inst|inst1~0 (
// Equation(s):
// \inst6|inst|inst1~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst1|altsyncram_component|auto_generated|q_a [10])) # (\inst1|altsyncram_component|auto_generated|q_a [8] & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [11] & ( (!\inst1|altsyncram_component|auto_generated|q_a [10]) # (!\inst1|altsyncram_component|auto_generated|q_a [8] $ 
// (\inst1|altsyncram_component|auto_generated|q_a [9])) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst|inst1~0 .extended_lut = "off";
defparam \inst6|inst|inst1~0 .lut_mask = 64'hEEDDEEDDDD88DD88;
defparam \inst6|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \inst6|inst|inst7~0 (
// Equation(s):
// \inst6|inst|inst7~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [8] & ( \inst1|altsyncram_component|auto_generated|q_a [11] & ( !\inst1|altsyncram_component|auto_generated|q_a [10] $ (\inst1|altsyncram_component|auto_generated|q_a [9]) ) ) 
// ) # ( !\inst1|altsyncram_component|auto_generated|q_a [8] & ( \inst1|altsyncram_component|auto_generated|q_a [11] ) ) # ( \inst1|altsyncram_component|auto_generated|q_a [8] & ( !\inst1|altsyncram_component|auto_generated|q_a [11] & ( 
// (\inst1|altsyncram_component|auto_generated|q_a [9]) # (\inst1|altsyncram_component|auto_generated|q_a [10]) ) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [8] & ( !\inst1|altsyncram_component|auto_generated|q_a [11] & ( 
// (!\inst1|altsyncram_component|auto_generated|q_a [10]) # (\inst1|altsyncram_component|auto_generated|q_a [9]) ) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|inst|inst7~0 .extended_lut = "off";
defparam \inst6|inst|inst7~0 .lut_mask = 64'hAFAF5F5FFFFFA5A5;
defparam \inst6|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N51
cyclonev_lcell_comb \inst6A|inst|inst6~0 (
// Equation(s):
// \inst6A|inst|inst6~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [13] & ( ((!\inst1|altsyncram_component|auto_generated|q_a [12]) # (!\inst1|altsyncram_component|auto_generated|q_a [14])) # (\inst1|altsyncram_component|auto_generated|q_a 
// [15]) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [13] & ( (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((\inst1|altsyncram_component|auto_generated|q_a [14]))) # (\inst1|altsyncram_component|auto_generated|q_a [15] & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [14]) # (\inst1|altsyncram_component|auto_generated|q_a [12]))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6A|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6A|inst|inst6~0 .extended_lut = "off";
defparam \inst6A|inst|inst6~0 .lut_mask = 64'h55AF55AFFFF5FFF5;
defparam \inst6A|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \inst6A|inst|inst5~0 (
// Equation(s):
// \inst6A|inst|inst5~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [13] & ( ((!\inst1|altsyncram_component|auto_generated|q_a [12] & \inst1|altsyncram_component|auto_generated|q_a [14])) # (\inst1|altsyncram_component|auto_generated|q_a 
// [15]) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [13] & ( (!\inst1|altsyncram_component|auto_generated|q_a [12]) # (!\inst1|altsyncram_component|auto_generated|q_a [15] $ (!\inst1|altsyncram_component|auto_generated|q_a [14])) ) )

	.dataa(gnd),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6A|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6A|inst|inst5~0 .extended_lut = "off";
defparam \inst6A|inst|inst5~0 .lut_mask = 64'hCFFCCFFC0FCF0FCF;
defparam \inst6A|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \inst6A|inst|inst4~0 (
// Equation(s):
// \inst6A|inst|inst4~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [13] & ( (!\inst1|altsyncram_component|auto_generated|q_a [12]) # (\inst1|altsyncram_component|auto_generated|q_a [15]) ) ) # ( 
// !\inst1|altsyncram_component|auto_generated|q_a [13] & ( (!\inst1|altsyncram_component|auto_generated|q_a [14] & (!\inst1|altsyncram_component|auto_generated|q_a [12])) # (\inst1|altsyncram_component|auto_generated|q_a [14] & 
// ((\inst1|altsyncram_component|auto_generated|q_a [15]))) ) )

	.dataa(gnd),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6A|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6A|inst|inst4~0 .extended_lut = "off";
defparam \inst6A|inst|inst4~0 .lut_mask = 64'hCC0FCC0FCFCFCFCF;
defparam \inst6A|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \inst6A|inst|inst3~0 (
// Equation(s):
// \inst6A|inst|inst3~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [12] & ( (!\inst1|altsyncram_component|auto_generated|q_a [13] & ((\inst1|altsyncram_component|auto_generated|q_a [14]) # (\inst1|altsyncram_component|auto_generated|q_a 
// [15]))) # (\inst1|altsyncram_component|auto_generated|q_a [13] & ((!\inst1|altsyncram_component|auto_generated|q_a [14]))) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [12] & ( (!\inst1|altsyncram_component|auto_generated|q_a [13] & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [14]) # (\inst1|altsyncram_component|auto_generated|q_a [15]))) # (\inst1|altsyncram_component|auto_generated|q_a [13] & ((!\inst1|altsyncram_component|auto_generated|q_a [15]) # 
// (\inst1|altsyncram_component|auto_generated|q_a [14]))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6A|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6A|inst|inst3~0 .extended_lut = "off";
defparam \inst6A|inst|inst3~0 .lut_mask = 64'hFA5FFA5F5FAA5FAA;
defparam \inst6A|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N15
cyclonev_lcell_comb \inst6A|inst|inst2~0 (
// Equation(s):
// \inst6A|inst|inst2~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [13] & ( (!\inst1|altsyncram_component|auto_generated|q_a [14] & ((\inst1|altsyncram_component|auto_generated|q_a [15]) # (\inst1|altsyncram_component|auto_generated|q_a 
// [12]))) # (\inst1|altsyncram_component|auto_generated|q_a [14] & ((!\inst1|altsyncram_component|auto_generated|q_a [15]))) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [13] & ( (!\inst1|altsyncram_component|auto_generated|q_a [14]) # 
// ((!\inst1|altsyncram_component|auto_generated|q_a [15]) # (\inst1|altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(gnd),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6A|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6A|inst|inst2~0 .extended_lut = "off";
defparam \inst6A|inst|inst2~0 .lut_mask = 64'hFFCFFFCF3FCC3FCC;
defparam \inst6A|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \inst6A|inst|inst1~0 (
// Equation(s):
// \inst6A|inst|inst1~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [12] & ( (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst1|altsyncram_component|auto_generated|q_a [14]) # (\inst1|altsyncram_component|auto_generated|q_a 
// [13]))) # (\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst1|altsyncram_component|auto_generated|q_a [13]))) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [12] & ( (!\inst1|altsyncram_component|auto_generated|q_a [14]) # 
// ((!\inst1|altsyncram_component|auto_generated|q_a [15] & !\inst1|altsyncram_component|auto_generated|q_a [13])) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6A|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6A|inst|inst1~0 .extended_lut = "off";
defparam \inst6A|inst|inst1~0 .lut_mask = 64'hECECECECDADADADA;
defparam \inst6A|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \inst6A|inst|inst7~0 (
// Equation(s):
// \inst6A|inst|inst7~0_combout  = ( \inst1|altsyncram_component|auto_generated|q_a [13] & ( (!\inst1|altsyncram_component|auto_generated|q_a [15]) # ((!\inst1|altsyncram_component|auto_generated|q_a [12]) # (\inst1|altsyncram_component|auto_generated|q_a 
// [14])) ) ) # ( !\inst1|altsyncram_component|auto_generated|q_a [13] & ( (!\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst1|altsyncram_component|auto_generated|q_a [12] $ (\inst1|altsyncram_component|auto_generated|q_a [14]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst1|altsyncram_component|auto_generated|q_a [12]) # (!\inst1|altsyncram_component|auto_generated|q_a [14]))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6A|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6A|inst|inst7~0 .extended_lut = "off";
defparam \inst6A|inst|inst7~0 .lut_mask = 64'hF55AF55AFAFFFAFF;
defparam \inst6A|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N54
cyclonev_lcell_comb \inst12|inst|inst6~0 (
// Equation(s):
// \inst12|inst|inst6~0_combout  = ( \inst14|inst4~q  & ( \inst14|inst5~q  & ( (\inst14|inst~q ) # (\inst14|inst3~q ) ) ) ) # ( !\inst14|inst4~q  & ( \inst14|inst5~q  ) ) # ( \inst14|inst4~q  & ( !\inst14|inst5~q  & ( (!\inst14|inst3~q ) # (!\inst14|inst~q ) 
// ) ) ) # ( !\inst14|inst4~q  & ( !\inst14|inst5~q  & ( \inst14|inst3~q  ) ) )

	.dataa(gnd),
	.datab(!\inst14|inst3~q ),
	.datac(!\inst14|inst~q ),
	.datad(gnd),
	.datae(!\inst14|inst4~q ),
	.dataf(!\inst14|inst5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|inst6~0 .extended_lut = "off";
defparam \inst12|inst|inst6~0 .lut_mask = 64'h3333FCFCFFFF3F3F;
defparam \inst12|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N27
cyclonev_lcell_comb \inst12|inst|inst5~0 (
// Equation(s):
// \inst12|inst|inst5~0_combout  = ( \inst14|inst4~q  & ( \inst14|inst5~q  & ( (!\inst14|inst~q ) # (\inst14|inst3~q ) ) ) ) # ( !\inst14|inst4~q  & ( \inst14|inst5~q  ) ) # ( \inst14|inst4~q  & ( !\inst14|inst5~q  & ( (!\inst14|inst~q ) # (!\inst14|inst3~q 
// ) ) ) ) # ( !\inst14|inst4~q  & ( !\inst14|inst5~q  & ( (!\inst14|inst~q  & !\inst14|inst3~q ) ) ) )

	.dataa(!\inst14|inst~q ),
	.datab(gnd),
	.datac(!\inst14|inst3~q ),
	.datad(gnd),
	.datae(!\inst14|inst4~q ),
	.dataf(!\inst14|inst5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|inst5~0 .extended_lut = "off";
defparam \inst12|inst|inst5~0 .lut_mask = 64'hA0A0FAFAFFFFAFAF;
defparam \inst12|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \inst12|inst|inst4~0 (
// Equation(s):
// \inst12|inst|inst4~0_combout  = ( \inst14|inst4~q  & ( ((!\inst14|inst~q  & \inst14|inst3~q )) # (\inst14|inst5~q ) ) ) # ( !\inst14|inst4~q  & ( (!\inst14|inst~q ) # ((\inst14|inst3~q  & \inst14|inst5~q )) ) )

	.dataa(!\inst14|inst~q ),
	.datab(gnd),
	.datac(!\inst14|inst3~q ),
	.datad(!\inst14|inst5~q ),
	.datae(gnd),
	.dataf(!\inst14|inst4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|inst4~0 .extended_lut = "off";
defparam \inst12|inst|inst4~0 .lut_mask = 64'hAAAFAAAF0AFF0AFF;
defparam \inst12|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N42
cyclonev_lcell_comb \inst12|inst|inst3~0 (
// Equation(s):
// \inst12|inst|inst3~0_combout  = ( \inst14|inst3~q  & ( (!\inst14|inst4~q  & ((!\inst14|inst5~q ) # (\inst14|inst~q ))) # (\inst14|inst4~q  & ((!\inst14|inst~q ))) ) ) # ( !\inst14|inst3~q  & ( (!\inst14|inst4~q  $ (\inst14|inst~q )) # (\inst14|inst5~q ) ) 
// )

	.dataa(!\inst14|inst4~q ),
	.datab(!\inst14|inst5~q ),
	.datac(!\inst14|inst~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst14|inst3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|inst3~0 .extended_lut = "off";
defparam \inst12|inst|inst3~0 .lut_mask = 64'hB7B7B7B7DADADADA;
defparam \inst12|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N18
cyclonev_lcell_comb \inst12|inst|inst2~0 (
// Equation(s):
// \inst12|inst|inst2~0_combout  = ( \inst14|inst4~q  & ( \inst14|inst5~q  & ( (!\inst14|inst3~q  & \inst14|inst~q ) ) ) ) # ( !\inst14|inst4~q  & ( \inst14|inst5~q  ) ) # ( \inst14|inst4~q  & ( !\inst14|inst5~q  ) ) # ( !\inst14|inst4~q  & ( 
// !\inst14|inst5~q  & ( (!\inst14|inst3~q ) # (\inst14|inst~q ) ) ) )

	.dataa(gnd),
	.datab(!\inst14|inst3~q ),
	.datac(!\inst14|inst~q ),
	.datad(gnd),
	.datae(!\inst14|inst4~q ),
	.dataf(!\inst14|inst5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|inst2~0 .extended_lut = "off";
defparam \inst12|inst|inst2~0 .lut_mask = 64'hCFCFFFFFFFFF0C0C;
defparam \inst12|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \inst12|inst|inst1~0 (
// Equation(s):
// \inst12|inst|inst1~0_combout  = ( \inst14|inst4~q  & ( (!\inst14|inst5~q  & (!\inst14|inst~q  $ (\inst14|inst3~q ))) # (\inst14|inst5~q  & (\inst14|inst~q  & !\inst14|inst3~q )) ) ) # ( !\inst14|inst4~q  & ( (!\inst14|inst5~q ) # ((!\inst14|inst~q ) # 
// (!\inst14|inst3~q )) ) )

	.dataa(gnd),
	.datab(!\inst14|inst5~q ),
	.datac(!\inst14|inst~q ),
	.datad(!\inst14|inst3~q ),
	.datae(gnd),
	.dataf(!\inst14|inst4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|inst1~0 .extended_lut = "off";
defparam \inst12|inst|inst1~0 .lut_mask = 64'hFFFCFFFCC30CC30C;
defparam \inst12|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N0
cyclonev_lcell_comb \inst12|inst|inst7~0 (
// Equation(s):
// \inst12|inst|inst7~0_combout  = ( \inst14|inst4~q  & ( \inst14|inst5~q  & ( (!\inst14|inst~q ) # (\inst14|inst3~q ) ) ) ) # ( !\inst14|inst4~q  & ( \inst14|inst5~q  & ( (!\inst14|inst3~q ) # (!\inst14|inst~q ) ) ) ) # ( \inst14|inst4~q  & ( 
// !\inst14|inst5~q  & ( (\inst14|inst~q ) # (\inst14|inst3~q ) ) ) ) # ( !\inst14|inst4~q  & ( !\inst14|inst5~q  & ( (!\inst14|inst~q ) # (\inst14|inst3~q ) ) ) )

	.dataa(gnd),
	.datab(!\inst14|inst3~q ),
	.datac(!\inst14|inst~q ),
	.datad(gnd),
	.datae(!\inst14|inst4~q ),
	.dataf(!\inst14|inst5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|inst7~0 .extended_lut = "off";
defparam \inst12|inst|inst7~0 .lut_mask = 64'hF3F33F3FFCFCF3F3;
defparam \inst12|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N42
cyclonev_lcell_comb \inst13|inst|inst6~0 (
// Equation(s):
// \inst13|inst|inst6~0_combout  = ( \inst15|inst~q  & ( (!\inst15|inst4~q  $ (!\inst15|inst3~q )) # (\inst15|inst5~q ) ) ) # ( !\inst15|inst~q  & ( (!\inst15|inst5~q  $ (!\inst15|inst4~q )) # (\inst15|inst3~q ) ) )

	.dataa(!\inst15|inst5~q ),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst15|inst3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst15|inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|inst|inst6~0 .extended_lut = "off";
defparam \inst13|inst|inst6~0 .lut_mask = 64'h6F6F6F6F7D7D7D7D;
defparam \inst13|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N45
cyclonev_lcell_comb \inst13|inst|inst5~0 (
// Equation(s):
// \inst13|inst|inst5~0_combout  = ( \inst15|inst~q  & ( !\inst15|inst5~q  $ (((!\inst15|inst4~q ) # (\inst15|inst3~q ))) ) ) # ( !\inst15|inst~q  & ( ((!\inst15|inst3~q ) # (\inst15|inst4~q )) # (\inst15|inst5~q ) ) )

	.dataa(!\inst15|inst5~q ),
	.datab(gnd),
	.datac(!\inst15|inst4~q ),
	.datad(!\inst15|inst3~q ),
	.datae(gnd),
	.dataf(!\inst15|inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|inst|inst5~0 .extended_lut = "off";
defparam \inst13|inst|inst5~0 .lut_mask = 64'hFF5FFF5F5A555A55;
defparam \inst13|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N12
cyclonev_lcell_comb \inst13|inst|inst4~0 (
// Equation(s):
// \inst13|inst|inst4~0_combout  = ( \inst15|inst~q  & ( (\inst15|inst5~q  & ((\inst15|inst3~q ) # (\inst15|inst4~q ))) ) ) # ( !\inst15|inst~q  & ( (!\inst15|inst4~q ) # ((\inst15|inst5~q ) # (\inst15|inst3~q )) ) )

	.dataa(gnd),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst15|inst3~q ),
	.datad(!\inst15|inst5~q ),
	.datae(gnd),
	.dataf(!\inst15|inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|inst|inst4~0 .extended_lut = "off";
defparam \inst13|inst|inst4~0 .lut_mask = 64'hCFFFCFFF003F003F;
defparam \inst13|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N15
cyclonev_lcell_comb \inst13|inst|inst3~0 (
// Equation(s):
// \inst13|inst|inst3~0_combout  = ( \inst15|inst~q  & ( (!\inst15|inst3~q  & ((\inst15|inst5~q ) # (\inst15|inst4~q ))) # (\inst15|inst3~q  & (!\inst15|inst4~q )) ) ) # ( !\inst15|inst~q  & ( (!\inst15|inst3~q  & ((!\inst15|inst4~q ) # (\inst15|inst5~q ))) 
// # (\inst15|inst3~q  & ((!\inst15|inst5~q ) # (\inst15|inst4~q ))) ) )

	.dataa(!\inst15|inst3~q ),
	.datab(!\inst15|inst4~q ),
	.datac(gnd),
	.datad(!\inst15|inst5~q ),
	.datae(gnd),
	.dataf(!\inst15|inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|inst|inst3~0 .extended_lut = "off";
defparam \inst13|inst|inst3~0 .lut_mask = 64'hDDBBDDBB66EE66EE;
defparam \inst13|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N51
cyclonev_lcell_comb \inst13|inst|inst2~0 (
// Equation(s):
// \inst13|inst|inst2~0_combout  = ( \inst15|inst~q  & ( (!\inst15|inst3~q ) # ((!\inst15|inst4~q ) # (!\inst15|inst5~q )) ) ) # ( !\inst15|inst~q  & ( (!\inst15|inst4~q  & ((!\inst15|inst3~q ) # (\inst15|inst5~q ))) # (\inst15|inst4~q  & ((!\inst15|inst5~q 
// ))) ) )

	.dataa(gnd),
	.datab(!\inst15|inst3~q ),
	.datac(!\inst15|inst4~q ),
	.datad(!\inst15|inst5~q ),
	.datae(gnd),
	.dataf(!\inst15|inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|inst|inst2~0 .extended_lut = "off";
defparam \inst13|inst|inst2~0 .lut_mask = 64'hCFF0CFF0FFFCFFFC;
defparam \inst13|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N6
cyclonev_lcell_comb \inst13|inst|inst1~0 (
// Equation(s):
// \inst13|inst|inst1~0_combout  = ( \inst15|inst~q  & ( (!\inst15|inst5~q  & ((!\inst15|inst4~q ) # (\inst15|inst3~q ))) # (\inst15|inst5~q  & ((!\inst15|inst3~q ))) ) ) # ( !\inst15|inst~q  & ( (!\inst15|inst4~q ) # ((!\inst15|inst5~q  & !\inst15|inst3~q 
// )) ) )

	.dataa(!\inst15|inst5~q ),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst15|inst3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst15|inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|inst|inst1~0 .extended_lut = "off";
defparam \inst13|inst|inst1~0 .lut_mask = 64'hECECECECDADADADA;
defparam \inst13|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N9
cyclonev_lcell_comb \inst13|inst|inst7~0 (
// Equation(s):
// \inst13|inst|inst7~0_combout  = ( \inst15|inst~q  & ( (!\inst15|inst5~q  & ((\inst15|inst3~q ) # (\inst15|inst4~q ))) # (\inst15|inst5~q  & (!\inst15|inst4~q  $ (\inst15|inst3~q ))) ) ) # ( !\inst15|inst~q  & ( ((!\inst15|inst4~q ) # (\inst15|inst3~q )) # 
// (\inst15|inst5~q ) ) )

	.dataa(!\inst15|inst5~q ),
	.datab(gnd),
	.datac(!\inst15|inst4~q ),
	.datad(!\inst15|inst3~q ),
	.datae(gnd),
	.dataf(!\inst15|inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst13|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst13|inst|inst7~0 .extended_lut = "off";
defparam \inst13|inst|inst7~0 .lut_mask = 64'hF5FFF5FF5AAF5AAF;
defparam \inst13|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
