Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 11 15:52:00 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.988        0.000                      0                41749        0.053        0.000                      0                41749        0.264        0.000                       0                 17579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
qosc_clk                         {0.000 25.000}       50.000          20.000          
  clk_out1_idelay_discr_clk_wiz  {0.000 2.500}        5.000           200.000         
  clk_out1_lclk_adcclk_wiz       {0.000 4.000}        8.000           125.000         
  clk_out2_idelay_discr_clk_wiz  {0.000 1.000}        2.000           500.000         
  clk_out2_lclk_adcclk_wiz       {0.000 1.333}        2.667           375.000         
  clk_out3_idelay_discr_clk_wiz  {0.000 4.000}        8.000           125.000         
  clkfbout_idelay_discr_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_lclk_adcclk_wiz       {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
qosc_clk                                                                                                                                                                          15.000        0.000                       0                     2  
  clk_out1_idelay_discr_clk_wiz                                                                                                                                                    0.264        0.000                       0                     6  
  clk_out1_lclk_adcclk_wiz             0.988        0.000                      0                41291        0.053        0.000                      0                41291        2.870        0.000                       0                 17175  
  clk_out2_idelay_discr_clk_wiz                                                                                                                                                    0.408        0.000                       0                    50  
  clk_out2_lclk_adcclk_wiz                                                                                                                                                         1.074        0.000                       0                    98  
  clk_out3_idelay_discr_clk_wiz        5.672        0.000                      0                  216        0.227        0.000                      0                  216        3.500        0.000                       0                   242  
  clkfbout_idelay_discr_clk_wiz                                                                                                                                                   48.408        0.000                       0                     3  
  clkfbout_lclk_adcclk_wiz                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_idelay_discr_clk_wiz  clk_out1_lclk_adcclk_wiz             4.117        0.000                      0                  192        0.053        0.000                      0                  192  
clk_out1_lclk_adcclk_wiz       clk_out3_idelay_discr_clk_wiz        3.794        0.000                      0                   48        0.060        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_out1_lclk_adcclk_wiz  clk_out1_lclk_adcclk_wiz        3.771        0.000                      0                    2        0.805        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  qosc_clk
  To Clock:  qosc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qosc_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { QOSC_CLK_P1V8 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y20   IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 1.578ns (22.852%)  route 5.327ns (77.148%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.511    -0.881    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X66Y42         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.398    -0.483 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]_rep__0/Q
                         net (fo=3, routed)           0.795     0.312    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[9]_rep_0[7]
    SLICE_X66Y41         LUT6 (Prop_lut6_I0_O)        0.234     0.546 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_2__2/O
                         net (fo=1, routed)           0.000     0.546    waveform_acq_gen[14].WFM_ACQ/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X66Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     0.862 f  waveform_acq_gen[14].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           1.087     1.950    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X69Y50         LUT2 (Prop_lut2_I1_O)        0.105     2.055 f  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__2/O
                         net (fo=2, routed)           0.539     2.593    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X71Y54         LUT6 (Prop_lut6_I5_O)        0.105     2.698 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__2/O
                         net (fo=6, routed)           0.330     3.029    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X71Y54         LUT6 (Prop_lut6_I0_O)        0.105     3.134 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__2/O
                         net (fo=5, routed)           1.252     4.386    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X72Y22         LUT2 (Prop_lut2_I0_O)        0.105     4.491 r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.582     5.073    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X70Y19         LUT6 (Prop_lut6_I0_O)        0.105     5.178 r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.334     5.513    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X70Y20         LUT6 (Prop_lut6_I1_O)        0.105     5.618 r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.407     6.024    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X70Y21         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.453     6.656    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X70Y21         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.479     7.135    
                         clock uncertainty           -0.107     7.028    
    SLICE_X70Y21         FDRE (Setup_fdre_C_D)       -0.015     7.013    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.222ns (19.193%)  route 5.145ns (80.807%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 6.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.520    -0.872    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X29Y15         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.379    -0.493 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           0.846     0.353    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.105     0.458 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__9/O
                         net (fo=1, routed)           0.000     0.458    waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.881 r  waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           0.919     1.800    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.905 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__3/O
                         net (fo=1, routed)           0.680     2.585    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.105     2.690 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__9/O
                         net (fo=5, routed)           0.842     3.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.637 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.858     5.495    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.494     6.697    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.116    
                         clock uncertainty           -0.107     7.008    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476     6.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.222ns (19.193%)  route 5.145ns (80.807%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 6.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.520    -0.872    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X29Y15         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.379    -0.493 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           0.846     0.353    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.105     0.458 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__9/O
                         net (fo=1, routed)           0.000     0.458    waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.881 r  waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           0.919     1.800    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.905 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__3/O
                         net (fo=1, routed)           0.680     2.585    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.105     2.690 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__9/O
                         net (fo=5, routed)           0.842     3.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.637 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.858     5.495    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.494     6.697    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.116    
                         clock uncertainty           -0.107     7.008    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.476     6.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.222ns (19.193%)  route 5.145ns (80.807%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 6.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.520    -0.872    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X29Y15         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.379    -0.493 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           0.846     0.353    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.105     0.458 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__9/O
                         net (fo=1, routed)           0.000     0.458    waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.881 r  waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           0.919     1.800    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.905 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__3/O
                         net (fo=1, routed)           0.680     2.585    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.105     2.690 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__9/O
                         net (fo=5, routed)           0.842     3.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.637 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.858     5.495    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.494     6.697    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.116    
                         clock uncertainty           -0.107     7.008    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.476     6.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -5.495    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.222ns (19.259%)  route 5.123ns (80.741%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 6.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.520    -0.872    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X29Y15         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.379    -0.493 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           0.846     0.353    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.105     0.458 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__9/O
                         net (fo=1, routed)           0.000     0.458    waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.881 r  waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           0.919     1.800    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.905 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__3/O
                         net (fo=1, routed)           0.680     2.585    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.105     2.690 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__9/O
                         net (fo=5, routed)           0.842     3.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.637 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.836     5.473    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.494     6.697    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.116    
                         clock uncertainty           -0.107     7.008    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476     6.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.222ns (19.439%)  route 5.064ns (80.561%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 6.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.520    -0.872    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X29Y15         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.379    -0.493 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           0.846     0.353    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.105     0.458 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__9/O
                         net (fo=1, routed)           0.000     0.458    waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.881 r  waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           0.919     1.800    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.905 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__3/O
                         net (fo=1, routed)           0.680     2.585    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.105     2.690 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__9/O
                         net (fo=5, routed)           0.842     3.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.637 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.778     5.414    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.494     6.697    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.116    
                         clock uncertainty           -0.107     7.008    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476     6.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.222ns (19.439%)  route 5.064ns (80.561%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 6.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.520    -0.872    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X29Y15         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.379    -0.493 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           0.846     0.353    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.105     0.458 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__9/O
                         net (fo=1, routed)           0.000     0.458    waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.881 r  waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           0.919     1.800    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.905 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__3/O
                         net (fo=1, routed)           0.680     2.585    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.105     2.690 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__9/O
                         net (fo=5, routed)           0.842     3.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.637 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.778     5.414    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.494     6.697    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.116    
                         clock uncertainty           -0.107     7.008    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.476     6.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.222ns (19.439%)  route 5.064ns (80.561%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 6.697 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.520    -0.872    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X29Y15         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.379    -0.493 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           0.846     0.353    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.105     0.458 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__9/O
                         net (fo=1, routed)           0.000     0.458    waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.881 r  waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           0.919     1.800    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.105     1.905 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__3/O
                         net (fo=1, routed)           0.680     2.585    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.105     2.690 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__9/O
                         net (fo=5, routed)           0.842     3.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X25Y6          LUT2 (Prop_lut2_I0_O)        0.105     3.637 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.778     5.414    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.494     6.697    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.116    
                         clock uncertainty           -0.107     7.008    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.476     6.532    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.578ns (23.336%)  route 5.184ns (76.664%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.511    -0.881    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X66Y42         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y42         FDRE (Prop_fdre_C_Q)         0.398    -0.483 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]_rep__0/Q
                         net (fo=3, routed)           0.795     0.312    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[9]_rep_0[7]
    SLICE_X66Y41         LUT6 (Prop_lut6_I0_O)        0.234     0.546 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_2__2/O
                         net (fo=1, routed)           0.000     0.546    waveform_acq_gen[14].WFM_ACQ/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X66Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     0.862 f  waveform_acq_gen[14].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           1.087     1.950    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X69Y50         LUT2 (Prop_lut2_I1_O)        0.105     2.055 f  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__2/O
                         net (fo=2, routed)           0.539     2.593    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X71Y54         LUT6 (Prop_lut6_I5_O)        0.105     2.698 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__2/O
                         net (fo=6, routed)           0.330     3.029    waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X71Y54         LUT6 (Prop_lut6_I0_O)        0.105     3.134 r  waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__2/O
                         net (fo=5, routed)           1.252     4.386    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X72Y22         LUT2 (Prop_lut2_I0_O)        0.105     4.491 r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.582     5.073    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X70Y19         LUT6 (Prop_lut6_I0_O)        0.105     5.178 r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.334     5.513    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X70Y20         LUT6 (Prop_lut6_I1_O)        0.105     5.618 r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.264     5.881    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X70Y21         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.453     6.656    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X70Y21         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.479     7.135    
                         clock uncertainty           -0.107     7.028    
    SLICE_X70Y21         FDRE (Setup_fdre_C_D)       -0.027     7.001    waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.001    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 XDOM_0/CRSM_0/y_adr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/CRSM_0/i_rd_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.284ns (19.046%)  route 5.457ns (80.954%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 6.454 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.372    -1.020    XDOM_0/CRSM_0/clk_out1
    SLICE_X36Y66         FDRE                                         r  XDOM_0/CRSM_0/y_adr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.348    -0.672 r  XDOM_0/CRSM_0/y_adr_reg[7]/Q
                         net (fo=52, routed)          0.856     0.184    XDOM_0/CRSM_0/Q[7]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.252     0.436 f  XDOM_0/CRSM_0/wvb_reader_enable_i_4/O
                         net (fo=3, routed)           0.589     1.025    XDOM_0/CRSM_0/wvb_reader_enable_i_4_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.264     1.289 r  XDOM_0/CRSM_0/i_rd_data[11]_i_16/O
                         net (fo=189, routed)         1.333     2.622    XDOM_0/CRSM_0/i_rd_data[11]_i_16_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.105     2.727 r  XDOM_0/CRSM_0/i_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.999     3.726    XDOM_0/CRSM_0/i_rd_data[0]_i_17_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.105     3.831 r  XDOM_0/CRSM_0/i_rd_data[0]_i_7/O
                         net (fo=1, routed)           0.768     4.599    XDOM_0/CRSM_0/i_rd_data[0]_i_7_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I3_O)        0.105     4.704 r  XDOM_0/CRSM_0/i_rd_data[0]_i_4/O
                         net (fo=1, routed)           0.913     5.616    XDOM_0/CRSM_0/i_rd_data[0]_i_4_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.105     5.721 r  XDOM_0/CRSM_0/i_rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000     5.721    XDOM_0/CRSM_0/i_rd_data[0]_i_1_n_0
    SLICE_X47Y78         FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.251     6.454    XDOM_0/CRSM_0/clk_out1
    SLICE_X47Y78         FDRE                                         r  XDOM_0/CRSM_0/i_rd_data_reg[0]/C
                         clock pessimism              0.472     6.926    
                         clock uncertainty           -0.107     6.818    
    SLICE_X47Y78         FDRE (Setup_fdre_C_D)        0.030     6.848    XDOM_0/CRSM_0/i_rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.848    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  1.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 waveform_acq_gen[2].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.307%)  route 0.243ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.629    -0.561    waveform_acq_gen[2].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X8Y28          FDRE                                         r  waveform_acq_gen[2].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  waveform_acq_gen[2].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[5]/Q
                         net (fo=1, routed)           0.243    -0.154    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y6          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.946    -0.746    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.243    -0.503    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.207    waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.939%)  route 0.153ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.587    -0.603    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X69Y60         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.153    -0.309    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/ADDRD4
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.860    -0.833    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/WCLK
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA/CLK
                         clock pessimism              0.268    -0.564    
    SLICE_X70Y60         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.364    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.939%)  route 0.153ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.587    -0.603    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X69Y60         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.153    -0.309    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/ADDRD4
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.860    -0.833    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/WCLK
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.268    -0.564    
    SLICE_X70Y60         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.364    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.939%)  route 0.153ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.587    -0.603    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X69Y60         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.153    -0.309    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/ADDRD4
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.860    -0.833    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/WCLK
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB/CLK
                         clock pessimism              0.268    -0.564    
    SLICE_X70Y60         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.364    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.939%)  route 0.153ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.587    -0.603    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X69Y60         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.153    -0.309    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/ADDRD4
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.860    -0.833    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/WCLK
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.268    -0.564    
    SLICE_X70Y60         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.364    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.939%)  route 0.153ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.587    -0.603    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X69Y60         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.153    -0.309    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/ADDRD4
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.860    -0.833    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/WCLK
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC/CLK
                         clock pessimism              0.268    -0.564    
    SLICE_X70Y60         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.364    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.939%)  route 0.153ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.587    -0.603    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X69Y60         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.153    -0.309    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/ADDRD4
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.860    -0.833    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/WCLK
    SLICE_X70Y60         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.268    -0.564    
    SLICE_X70Y60         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.364    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.939%)  route 0.153ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.587    -0.603    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X69Y60         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.153    -0.309    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/ADDRD4
    SLICE_X70Y60         RAMS32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.860    -0.833    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/WCLK
    SLICE_X70Y60         RAMS32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD/CLK
                         clock pessimism              0.268    -0.564    
    SLICE_X70Y60         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.364    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.939%)  route 0.153ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.587    -0.603    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X69Y60         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[4]/Q
                         net (fo=32, routed)          0.153    -0.309    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/ADDRD4
    SLICE_X70Y60         RAMS32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.860    -0.833    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/WCLK
    SLICE_X70Y60         RAMS32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD_D1/CLK
                         clock pessimism              0.268    -0.564    
    SLICE_X70Y60         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.364    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.276%)  route 0.104ns (38.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.657    -0.533    waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X76Y14         FDRE                                         r  waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[25]/Q
                         net (fo=1, routed)           0.104    -0.265    waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB36_X2Y2          RAMB36E1                                     r  waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.973    -0.719    waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y2          RAMB36E1                                     r  waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.476    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.155    -0.321    waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X2Y6      waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X2Y6      waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y2      waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y2      waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y0      waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y0      waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y3      waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y3      waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y12     waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y12     waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y62     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y62     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y62     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y62     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y62     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y62     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y62     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y62     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y36     waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y36     waveform_acq_gen[7].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y65     waveform_acq_gen[20].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y65     waveform_acq_gen[20].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y65     waveform_acq_gen[20].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y65     waveform_acq_gen[20].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y65     waveform_acq_gen[20].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y65     waveform_acq_gen[20].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y61     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y61     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y61     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X62Y61     waveform_acq_gen[17].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_idelay_discr_clk_wiz
  To Clock:  clk_out2_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.000       0.408      BUFGCTRL_X0Y19   IDELAY_DISCR_CLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lclk_adcclk_wiz
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lclk_adcclk_wiz
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.667       1.074      BUFGCTRL_X0Y18   LCLK_ADCCLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y8      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y8      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y6      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y6      adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y66     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y66     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y60     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.379ns (23.012%)  route 1.268ns (76.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 6.612 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out3
    SLICE_X83Y45         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.480 r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           1.268     0.788    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y20         ISERDESE2                                    r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.469     6.612    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y20         ISERDESE2                                    r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.475     7.087    
                         clock uncertainty           -0.121     6.966    
    ILOGIC_X1Y20         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.460    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.433ns (27.996%)  route 1.114ns (72.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 6.610 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.594    -0.862    adc_discr_iface_gen[12].ADC_DISCR_CHAN/clk_out3
    SLICE_X80Y42         FDRE                                         r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y42         FDRE (Prop_fdre_C_Q)         0.433    -0.429 r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           1.114     0.684    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y22         ISERDESE2                                    r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.467     6.610    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y22         ISERDESE2                                    r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.475     7.085    
                         clock uncertainty           -0.121     6.964    
    ILOGIC_X1Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.458    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.458    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.433ns (29.861%)  route 1.017ns (70.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 6.607 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.594    -0.862    adc_discr_iface_gen[17].ADC_DISCR_CHAN/clk_out3
    SLICE_X80Y42         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y42         FDRE (Prop_fdre_C_Q)         0.433    -0.429 r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           1.017     0.588    adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y24         ISERDESE2                                    r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.464     6.607    adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y24         ISERDESE2                                    r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.475     7.082    
                         clock uncertainty           -0.121     6.961    
    ILOGIC_X1Y24         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.455    adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.433ns (31.074%)  route 0.960ns (68.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 6.615 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[8].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y49         FDRE                                         r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.426 r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.960     0.534    adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y32         ISERDESE2                                    r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.472     6.615    adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y32         ISERDESE2                                    r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.475     7.090    
                         clock uncertainty           -0.121     6.969    
    ILOGIC_X1Y32         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.463    adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.348ns (29.004%)  route 0.852ns (70.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 6.610 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[10].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y46         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y46         FDRE (Prop_fdre_C_Q)         0.348    -0.511 r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.852     0.341    adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y28         ISERDESE2                                    r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.467     6.610    adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y28         ISERDESE2                                    r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.475     7.085    
                         clock uncertainty           -0.121     6.964    
    ILOGIC_X1Y28         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643     6.321    adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.321    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.379ns (28.359%)  route 0.957ns (71.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y44         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y44         FDRE (Prop_fdre_C_Q)         0.379    -0.480 r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.957     0.477    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y30         ISERDESE2                                    r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.470     6.613    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y30         ISERDESE2                                    r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.475     7.088    
                         clock uncertainty           -0.121     6.967    
    ILOGIC_X1Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.461    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.533ns (30.764%)  route 1.200ns (69.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 6.609 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.580    -0.876    adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y24         ISERDESE2                                    r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y24         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533    -0.343 r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           1.200     0.856    adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_0[5]
    SLICE_X83Y28         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.466     6.609    adc_discr_iface_gen[17].ADC_DISCR_CHAN/clk_out3
    SLICE_X83Y28         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                         clock pessimism              0.475     7.084    
                         clock uncertainty           -0.121     6.963    
    SLICE_X83Y28         FDRE (Setup_fdre_C_D)       -0.078     6.885    adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.533ns (30.594%)  route 1.209ns (69.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 6.616 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.581    -0.875    adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y26         ISERDESE2                                    r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533    -0.342 r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           1.209     0.867    adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_0[4]
    SLICE_X83Y35         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.473     6.616    adc_discr_iface_gen[11].ADC_DISCR_CHAN/clk_out3
    SLICE_X83Y35         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                         clock pessimism              0.475     7.091    
                         clock uncertainty           -0.121     6.970    
    SLICE_X83Y35         FDRE (Setup_fdre_C_D)       -0.070     6.900    adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.379ns (29.719%)  route 0.896ns (70.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 6.608 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.594    -0.862    adc_discr_iface_gen[11].ADC_DISCR_CHAN/clk_out3
    SLICE_X83Y39         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.483 r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.896     0.413    adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y26         ISERDESE2                                    r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.465     6.608    adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y26         ISERDESE2                                    r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.475     7.083    
                         clock uncertainty           -0.121     6.962    
    ILOGIC_X1Y26         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.456    adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.456    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.379ns (29.677%)  route 0.898ns (70.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.595    -0.861    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out3
    SLICE_X81Y49         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.482 r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.898     0.416    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y40         ISERDESE2                                    r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478     6.621    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y40         ISERDESE2                                    r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.475     7.096    
                         clock uncertainty           -0.121     6.975    
    ILOGIC_X1Y40         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     6.469    adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.469    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  6.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.658%)  route 0.319ns (69.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.602    -0.619    adc_discr_iface_gen[2].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y50         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.319    -0.159    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.946    -0.783    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.503    -0.280    
    ILOGIC_X1Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106    -0.386    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.358%)  route 0.339ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.602    -0.619    adc_discr_iface_gen[7].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y50         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_io_reset_reg/Q
                         net (fo=1, routed)           0.339    -0.139    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y42         ISERDESE2                                    r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.945    -0.784    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y42         ISERDESE2                                    r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.503    -0.281    
    ILOGIC_X1Y42         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.106    -0.387    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.669    -0.551    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    -0.374 r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.242    -0.133    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_0[6]
    SLICE_X85Y4          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.943    -0.786    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y4          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                         clock pessimism              0.271    -0.515    
    SLICE_X85Y4          FDRE (Hold_fdre_C_D)         0.070    -0.445    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.668    -0.552    adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y42         ISERDESE2                                    r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y42         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    -0.375 r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.242    -0.134    adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_0[6]
    SLICE_X85Y42         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.942    -0.787    adc_discr_iface_gen[7].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y42         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                         clock pessimism              0.271    -0.516    
    SLICE_X85Y42         FDRE (Hold_fdre_C_D)         0.070    -0.446    adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.669    -0.551    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y44         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    -0.374 r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.242    -0.133    adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_0[6]
    SLICE_X85Y44         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.943    -0.786    adc_discr_iface_gen[2].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y44         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                         clock pessimism              0.271    -0.515    
    SLICE_X85Y44         FDRE (Hold_fdre_C_D)         0.066    -0.449    adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.662    -0.558    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    -0.381 r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q2
                         net (fo=1, routed)           0.242    -0.140    adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_0[6]
    SLICE_X85Y18         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.934    -0.795    adc_discr_iface_gen[15].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y18         FDRE                                         r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                         clock pessimism              0.271    -0.524    
    SLICE_X85Y18         FDRE (Hold_fdre_C_D)         0.066    -0.458    adc_discr_iface_gen[15].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.667    -0.553    adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y38         ISERDESE2                                    r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177    -0.376 r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.242    -0.135    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_0[4]
    SLICE_X84Y38         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.941    -0.788    adc_discr_iface_gen[5].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y38         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                         clock pessimism              0.271    -0.517    
    SLICE_X84Y38         FDRE (Hold_fdre_C_D)         0.063    -0.454    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.668    -0.552    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177    -0.375 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q4
                         net (fo=1, routed)           0.242    -0.134    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_0[4]
    SLICE_X84Y8          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.942    -0.787    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y8          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                         clock pessimism              0.271    -0.516    
    SLICE_X84Y8          FDRE (Hold_fdre_C_D)         0.063    -0.453    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.665    -0.555    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y14         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177    -0.378 r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.242    -0.137    adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_0[3]
    SLICE_X84Y14         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.938    -0.791    adc_discr_iface_gen[14].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y14         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                         clock pessimism              0.271    -0.520    
    SLICE_X84Y14         FDRE (Hold_fdre_C_D)         0.063    -0.457    adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.177ns (42.275%)  route 0.242ns (57.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.670    -0.550    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y48         ISERDESE2                                    r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    -0.373 r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.242    -0.132    adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_0[0]
    SLICE_X84Y48         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         0.944    -0.785    adc_discr_iface_gen[0].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y48         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                         clock pessimism              0.271    -0.514    
    SLICE_X84Y48         FDRE (Hold_fdre_C_D)         0.059    -0.455    adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y14     adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y18     adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y16     adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y24     adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y49     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y1      adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y49     adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y49     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y46     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y46     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y48     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y46     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y46     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y46     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y46     adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_idelay_discr_clk_wiz
  To Clock:  clkfbout_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y21   IDELAY_DISCR_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz
  To Clock:  clkfbout_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y22   LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.379ns (13.036%)  route 2.528ns (86.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 6.680 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.595    -0.861    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y40         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDRE (Prop_fdre_C_Q)         0.379    -0.482 r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           2.528     2.046    adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X84Y40         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.477     6.680    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y40         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism              0.131     6.811    
                         clock uncertainty           -0.646     6.165    
    SLICE_X84Y40         FDRE (Setup_fdre_C_D)       -0.002     6.163    adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          6.163    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.433ns (15.717%)  route 2.322ns (84.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[22].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y4          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y4          FDRE (Prop_fdre_C_Q)         0.433    -0.426 r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           2.322     1.896    adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X74Y4          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.468     6.671    adc_discr_iface_gen[22].ADC_DISCR_CHAN/clk_out1
    SLICE_X74Y4          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism              0.131     6.802    
                         clock uncertainty           -0.646     6.156    
    SLICE_X74Y4          FDRE (Setup_fdre_C_D)       -0.015     6.141    adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          6.141    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.379ns (13.901%)  route 2.347ns (86.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 6.677 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.578    -0.878    adc_discr_iface_gen[17].ADC_DISCR_CHAN/clk_out3
    SLICE_X83Y25         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y25         FDRE (Prop_fdre_C_Q)         0.379    -0.499 r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           2.347     1.848    adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X81Y39         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.474     6.677    adc_discr_iface_gen[17].ADC_DISCR_CHAN/clk_out1
    SLICE_X81Y39         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism              0.131     6.808    
                         clock uncertainty           -0.646     6.162    
    SLICE_X81Y39         FDRE (Setup_fdre_C_D)       -0.047     6.115    adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.379ns (14.128%)  route 2.304ns (85.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 6.678 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.594    -0.862    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out3
    SLICE_X82Y39         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.483 r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           2.304     1.821    adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[7]
    SLICE_X78Y41         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.475     6.678    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out1
    SLICE_X78Y41         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[7]/C
                         clock pessimism              0.131     6.809    
                         clock uncertainty           -0.646     6.163    
    SLICE_X78Y41         FDRE (Setup_fdre_C_D)       -0.042     6.121    adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.379ns (14.081%)  route 2.313ns (85.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 6.668 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.595    -0.861    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out3
    SLICE_X81Y3          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y3          FDRE (Prop_fdre_C_Q)         0.379    -0.482 r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           2.313     1.830    adc_discr_iface_gen[18].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[1]
    SLICE_X72Y3          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.465     6.668    adc_discr_iface_gen[18].ADC_DISCR_CHAN/clk_out1
    SLICE_X72Y3          FDRE                                         r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism              0.131     6.799    
                         clock uncertainty           -0.646     6.153    
    SLICE_X72Y3          FDRE (Setup_fdre_C_D)       -0.015     6.138    adc_discr_iface_gen[18].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          6.138    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.379ns (14.576%)  route 2.221ns (85.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 6.591 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.592    -0.864    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out3
    SLICE_X78Y39         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.485 r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           2.221     1.736    adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[7]
    SLICE_X50Y39         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.388     6.591    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out1
    SLICE_X50Y39         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[7]/C
                         clock pessimism              0.131     6.722    
                         clock uncertainty           -0.646     6.076    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)       -0.027     6.049    adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -1.736    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.379ns (13.992%)  route 2.330ns (86.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 6.680 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.593    -0.863    adc_discr_iface_gen[11].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y37         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y37         FDRE (Prop_fdre_C_Q)         0.379    -0.484 r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.330     1.845    adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1[3]
    SLICE_X84Y40         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.477     6.680    adc_discr_iface_gen[11].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y40         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism              0.131     6.811    
                         clock uncertainty           -0.646     6.165    
    SLICE_X84Y40         FDRE (Setup_fdre_C_D)       -0.004     6.161    adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.433ns (16.020%)  route 2.270ns (83.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 6.681 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.582    -0.874    adc_discr_iface_gen[17].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y28         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y28         FDRE (Prop_fdre_C_Q)         0.433    -0.441 r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.270     1.829    adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X84Y47         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.478     6.681    adc_discr_iface_gen[17].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y47         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism              0.131     6.812    
                         clock uncertainty           -0.646     6.166    
    SLICE_X84Y47         FDRE (Setup_fdre_C_D)       -0.015     6.151    adc_discr_iface_gen[17].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          6.151    
                         arrival time                          -1.829    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.433ns (16.285%)  route 2.226ns (83.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 6.670 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y46         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.433    -0.426 r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           2.226     1.800    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X74Y41         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.467     6.670    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out1
    SLICE_X74Y41         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism              0.131     6.801    
                         clock uncertainty           -0.646     6.155    
    SLICE_X74Y41         FDRE (Setup_fdre_C_D)       -0.015     6.140    adc_discr_iface_gen[1].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          6.140    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.379ns (14.261%)  route 2.279ns (85.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 6.680 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.586    -0.870    adc_discr_iface_gen[11].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y31         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.491 r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           2.279     1.787    adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_bits_1[1]
    SLICE_X84Y40         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.477     6.680    adc_discr_iface_gen[11].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y40         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism              0.131     6.811    
                         clock uncertainty           -0.646     6.165    
    SLICE_X84Y40         FDRE (Setup_fdre_C_D)       -0.031     6.134    adc_discr_iface_gen[11].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          6.134    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  4.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.347ns (27.789%)  route 0.902ns (72.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478    -1.379    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y7          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDRE (Prop_fdre_C_Q)         0.347    -1.032 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           0.902    -0.131    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[7]
    SLICE_X66Y7          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.511    -0.881    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out1
    SLICE_X66Y7          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[7]/C
                         clock pessimism             -0.131    -1.012    
                         clock uncertainty            0.646    -0.366    
    SLICE_X66Y7          FDRE (Hold_fdre_C_D)         0.182    -0.184    adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.304ns (24.287%)  route 0.948ns (75.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478    -1.379    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y7          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y7          FDRE (Prop_fdre_C_Q)         0.304    -1.075 r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           0.948    -0.128    adc_discr_iface_gen[19].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[1]
    SLICE_X66Y7          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.511    -0.881    adc_discr_iface_gen[19].ADC_DISCR_CHAN/clk_out1
    SLICE_X66Y7          FDRE                                         r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism             -0.131    -1.012    
                         clock uncertainty            0.646    -0.366    
    SLICE_X66Y7          FDRE (Hold_fdre_C_D)         0.184    -0.182    adc_discr_iface_gen[19].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.304ns (24.471%)  route 0.938ns (75.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475    -1.382    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out3
    SLICE_X83Y12         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y12         FDRE (Prop_fdre_C_Q)         0.304    -1.078 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           0.938    -0.140    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X63Y12         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.507    -0.885    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out1
    SLICE_X63Y12         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism             -0.131    -1.016    
                         clock uncertainty            0.646    -0.370    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.158    -0.212    adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.304ns (23.624%)  route 0.983ns (76.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.476    -1.381    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out3
    SLICE_X82Y39         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y39         FDRE (Prop_fdre_C_Q)         0.304    -1.077 r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           0.983    -0.094    adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X50Y39         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.507    -0.885    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out1
    SLICE_X50Y39         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism             -0.131    -1.016    
                         clock uncertainty            0.646    -0.370    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.201    -0.169    adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.304ns (24.434%)  route 0.940ns (75.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.476    -1.381    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y10         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y10         FDRE (Prop_fdre_C_Q)         0.304    -1.077 r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           0.940    -0.137    adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X63Y11         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.507    -0.885    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out1
    SLICE_X63Y11         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism             -0.131    -1.016    
                         clock uncertainty            0.646    -0.370    
    SLICE_X63Y11         FDRE (Hold_fdre_C_D)         0.158    -0.212    adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.347ns (27.731%)  route 0.904ns (72.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -1.391ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.466    -1.391    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out3
    SLICE_X76Y13         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y13         FDRE (Prop_fdre_C_Q)         0.347    -1.044 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           0.904    -0.140    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[7]
    SLICE_X59Y18         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.500    -0.892    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out1
    SLICE_X59Y18         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[7]/C
                         clock pessimism             -0.131    -1.023    
                         clock uncertainty            0.646    -0.377    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.158    -0.219    adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.304ns (23.494%)  route 0.990ns (76.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.472    -1.385    adc_discr_iface_gen[3].ADC_DISCR_CHAN/clk_out3
    SLICE_X83Y34         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y34         FDRE (Prop_fdre_C_Q)         0.304    -1.081 r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           0.990    -0.091    adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[7]
    SLICE_X62Y29         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.498    -0.894    adc_discr_iface_gen[3].ADC_DISCR_CHAN/clk_out1
    SLICE_X62Y29         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[7]/C
                         clock pessimism             -0.131    -1.025    
                         clock uncertainty            0.646    -0.379    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.201    -0.178    adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.304ns (24.206%)  route 0.952ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -1.382ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.475    -1.382    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y12         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y12         FDRE (Prop_fdre_C_Q)         0.304    -1.078 r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           0.952    -0.126    adc_discr_iface_gen[20].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X63Y12         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.507    -0.885    adc_discr_iface_gen[20].ADC_DISCR_CHAN/clk_out1
    SLICE_X63Y12         FDRE                                         r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism             -0.131    -1.016    
                         clock uncertainty            0.646    -0.370    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.148    -0.222    adc_discr_iface_gen[20].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[2].ADC_DISCR_CHAN/discr_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.304ns (24.186%)  route 0.953ns (75.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478    -1.379    adc_discr_iface_gen[2].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y43         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43         FDRE (Prop_fdre_C_Q)         0.304    -1.075 r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           0.953    -0.122    adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[7]
    SLICE_X51Y38         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/discr_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.506    -0.886    adc_discr_iface_gen[2].ADC_DISCR_CHAN/clk_out1
    SLICE_X51Y38         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/discr_bits_reg[7]/C
                         clock pessimism             -0.131    -1.017    
                         clock uncertainty            0.646    -0.371    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.148    -0.223    adc_discr_iface_gen[2].ADC_DISCR_CHAN/discr_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.304ns (24.079%)  route 0.959ns (75.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -1.380ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.477    -1.380    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out3
    SLICE_X82Y40         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_fdre_C_Q)         0.304    -1.076 r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           0.959    -0.118    adc_discr_iface_gen[4].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[1]
    SLICE_X52Y40         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.508    -0.884    adc_discr_iface_gen[4].ADC_DISCR_CHAN/clk_out1
    SLICE_X52Y40         FDRE                                         r  adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism             -0.131    -1.015    
                         clock uncertainty            0.646    -0.369    
    SLICE_X52Y40         FDRE (Hold_fdre_C_D)         0.148    -0.221    adc_discr_iface_gen[4].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 XDOM_0/discr_bitslip_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.433ns (13.723%)  route 2.722ns (86.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 6.617 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.531    -0.861    XDOM_0/clk_out1
    SLICE_X8Y40          FDRE                                         r  XDOM_0/discr_bitslip_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.433    -0.428 r  XDOM_0/discr_bitslip_1_reg[14]/Q
                         net (fo=1, routed)           2.722     2.294    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.474     6.617    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.748    
                         clock uncertainty           -0.646     6.102    
    ILOGIC_X1Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.014     6.088    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.088    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 XDOM_0/discr_bitslip_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.379ns (12.140%)  route 2.743ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.524    -0.868    XDOM_0/clk_out1
    SLICE_X9Y33          FDRE                                         r  XDOM_0/discr_bitslip_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.379    -0.489 r  XDOM_0/discr_bitslip_1_reg[22]/Q
                         net (fo=1, routed)           2.743     2.254    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y6          ISERDESE2                                    r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.479     6.622    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y6          ISERDESE2                                    r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.014     6.093    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.093    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 XDOM_0/discr_bitslip_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.379ns (12.137%)  route 2.744ns (87.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.522    -0.870    XDOM_0/clk_out1
    SLICE_X9Y31          FDRE                                         r  XDOM_0/discr_bitslip_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.379    -0.491 r  XDOM_0/discr_bitslip_1_reg[18]/Q
                         net (fo=1, routed)           2.744     2.253    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.479     6.622    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y4          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.014     6.093    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.093    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.379ns (11.771%)  route 2.841ns (88.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 6.615 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.367    -1.025    XDOM_0/clk_out1
    SLICE_X43Y67         FDRE                                         r  XDOM_0/discr_io_reset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.379    -0.646 r  XDOM_0/discr_io_reset_reg[14]/Q
                         net (fo=2, routed)           2.841     2.195    adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X85Y15         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.472     6.615    adc_discr_iface_gen[14].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y15         FDRE                                         r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism              0.131     6.746    
                         clock uncertainty           -0.646     6.100    
    SLICE_X85Y15         FDRE (Setup_fdre_C_D)       -0.047     6.053    adc_discr_iface_gen[14].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 XDOM_0/discr_bitslip_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.379ns (12.436%)  route 2.669ns (87.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 6.620 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.523    -0.869    XDOM_0/clk_out1
    SLICE_X9Y32          FDRE                                         r  XDOM_0/discr_bitslip_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.379    -0.490 r  XDOM_0/discr_bitslip_1_reg[21]/Q
                         net (fo=1, routed)           2.669     2.179    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.477     6.620    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.751    
                         clock uncertainty           -0.646     6.105    
    ILOGIC_X1Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.014     6.091    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.091    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 XDOM_0/discr_bitslip_1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.379ns (12.455%)  route 2.664ns (87.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 6.619 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.523    -0.869    XDOM_0/clk_out1
    SLICE_X11Y32         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.379    -0.490 r  XDOM_0/discr_bitslip_1_reg[20]/Q
                         net (fo=1, routed)           2.664     2.174    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y12         ISERDESE2                                    r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.476     6.619    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y12         ISERDESE2                                    r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.750    
                         clock uncertainty           -0.646     6.104    
    ILOGIC_X1Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.014     6.090    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.090    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 XDOM_0/discr_bitslip_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.433ns (14.252%)  route 2.605ns (85.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.522    -0.870    XDOM_0/clk_out1
    SLICE_X12Y31         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.433    -0.437 r  XDOM_0/discr_bitslip_1_reg[23]/Q
                         net (fo=1, routed)           2.605     2.168    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.479     6.622    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.014     6.093    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.093    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 XDOM_0/discr_bitslip_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.379ns (12.942%)  route 2.549ns (87.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 6.612 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.530    -0.862    XDOM_0/clk_out1
    SLICE_X11Y39         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.483 r  XDOM_0/discr_bitslip_1_reg[13]/Q
                         net (fo=1, routed)           2.549     2.066    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y20         ISERDESE2                                    r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.469     6.612    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y20         ISERDESE2                                    r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.743    
                         clock uncertainty           -0.646     6.097    
    ILOGIC_X1Y20         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.014     6.083    adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.083    
                         arrival time                          -2.066    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 XDOM_0/discr_bitslip_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.433ns (14.787%)  route 2.495ns (85.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 6.610 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.526    -0.866    XDOM_0/clk_out1
    SLICE_X10Y35         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.433    -0.433 r  XDOM_0/discr_bitslip_1_reg[12]/Q
                         net (fo=1, routed)           2.495     2.062    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y22         ISERDESE2                                    r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.467     6.610    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y22         ISERDESE2                                    r  adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.741    
                         clock uncertainty           -0.646     6.095    
    ILOGIC_X1Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.014     6.081    adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -2.062    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 XDOM_0/discr_bitslip_1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.379ns (12.923%)  route 2.554ns (87.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.522    -0.870    XDOM_0/clk_out1
    SLICE_X13Y31         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.379    -0.491 r  XDOM_0/discr_bitslip_1_reg[19]/Q
                         net (fo=1, routed)           2.554     2.063    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.478     6.621    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.752    
                         clock uncertainty           -0.646     6.106    
    ILOGIC_X1Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.014     6.092    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          6.092    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                  4.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 XDOM_0/discr_io_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.304ns (24.076%)  route 0.959ns (75.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.003ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.254    -1.543    XDOM_0/clk_out1
    SLICE_X59Y53         FDRE                                         r  XDOM_0/discr_io_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.304    -1.239 r  XDOM_0/discr_io_reset_reg[7]/Q
                         net (fo=2, routed)           0.959    -0.281    adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X85Y50         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.453    -1.003    adc_discr_iface_gen[7].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y50         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism             -0.131    -1.134    
                         clock uncertainty            0.646    -0.488    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.148    -0.340    adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 XDOM_0/discr_io_reset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.304ns (20.792%)  route 1.158ns (79.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.253    -1.544    XDOM_0/clk_out1
    SLICE_X51Y53         FDRE                                         r  XDOM_0/discr_io_reset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.304    -1.240 r  XDOM_0/discr_io_reset_reg[9]/Q
                         net (fo=2, routed)           1.158    -0.082    adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X82Y46         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out3
    SLICE_X82Y46         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism             -0.131    -0.990    
                         clock uncertainty            0.646    -0.344    
    SLICE_X82Y46         FDRE (Hold_fdre_C_D)         0.148    -0.196    adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 XDOM_0/discr_io_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.304ns (20.462%)  route 1.182ns (79.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.254    -1.543    XDOM_0/clk_out1
    SLICE_X56Y51         FDRE                                         r  XDOM_0/discr_io_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.304    -1.239 r  XDOM_0/discr_io_reset_reg[3]/Q
                         net (fo=2, routed)           1.182    -0.058    adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X85Y44         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[3].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y44         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism             -0.131    -0.990    
                         clock uncertainty            0.646    -0.344    
    SLICE_X85Y44         FDRE (Hold_fdre_C_D)         0.162    -0.182    adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 XDOM_0/discr_io_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.304ns (22.064%)  route 1.074ns (77.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.392    -1.405    XDOM_0/clk_out1
    SLICE_X65Y49         FDRE                                         r  XDOM_0/discr_io_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.304    -1.101 r  XDOM_0/discr_io_reset_reg[6]/Q
                         net (fo=2, routed)           1.074    -0.027    adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X85Y44         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y44         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism             -0.131    -0.990    
                         clock uncertainty            0.646    -0.344    
    SLICE_X85Y44         FDRE (Hold_fdre_C_D)         0.164    -0.180    adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 XDOM_0/discr_io_reset_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.347ns (22.015%)  route 1.229ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.253    -1.544    XDOM_0/clk_out1
    SLICE_X54Y50         FDRE                                         r  XDOM_0/discr_io_reset_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.347    -1.197 r  XDOM_0/discr_io_reset_reg[17]/Q
                         net (fo=2, routed)           1.229     0.032    adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X80Y42         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.594    -0.862    adc_discr_iface_gen[17].ADC_DISCR_CHAN/clk_out3
    SLICE_X80Y42         FDRE                                         r  adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism             -0.131    -0.993    
                         clock uncertainty            0.646    -0.347    
    SLICE_X80Y42         FDRE (Hold_fdre_C_D)         0.191    -0.156    adc_discr_iface_gen[17].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 XDOM_0/discr_io_reset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.304ns (19.067%)  route 1.290ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.262    -1.535    XDOM_0/clk_out1
    SLICE_X47Y59         FDRE                                         r  XDOM_0/discr_io_reset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.304    -1.231 r  XDOM_0/discr_io_reset_reg[10]/Q
                         net (fo=2, routed)           1.290     0.059    adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X85Y46         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[10].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y46         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism             -0.131    -0.990    
                         clock uncertainty            0.646    -0.344    
    SLICE_X85Y46         FDRE (Hold_fdre_C_D)         0.156    -0.188    adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 XDOM_0/discr_io_reset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.304ns (17.995%)  route 1.385ns (82.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.265    -1.532    XDOM_0/clk_out1
    SLICE_X44Y54         FDRE                                         r  XDOM_0/discr_io_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.304    -1.228 r  XDOM_0/discr_io_reset_reg[8]/Q
                         net (fo=2, routed)           1.385     0.157    adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X84Y49         FDRE                                         r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[8].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y49         FDRE                                         r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism             -0.131    -0.990    
                         clock uncertainty            0.646    -0.344    
    SLICE_X84Y49         FDRE (Hold_fdre_C_D)         0.204    -0.140    adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 XDOM_0/discr_io_reset_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.304ns (17.646%)  route 1.419ns (82.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.247    -1.550    XDOM_0/clk_out1
    SLICE_X49Y66         FDRE                                         r  XDOM_0/discr_io_reset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.304    -1.246 r  XDOM_0/discr_io_reset_reg[13]/Q
                         net (fo=2, routed)           1.419     0.173    adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X83Y45         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.597    -0.859    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out3
    SLICE_X83Y45         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism             -0.131    -0.990    
                         clock uncertainty            0.646    -0.344    
    SLICE_X83Y45         FDRE (Hold_fdre_C_D)         0.158    -0.186    adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 XDOM_0/discr_io_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.304ns (18.984%)  route 1.297ns (81.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.003ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.254    -1.543    XDOM_0/clk_out1
    SLICE_X56Y50         FDRE                                         r  XDOM_0/discr_io_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.304    -1.239 r  XDOM_0/discr_io_reset_reg[2]/Q
                         net (fo=2, routed)           1.297     0.058    adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X85Y50         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.453    -1.003    adc_discr_iface_gen[2].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y50         FDRE                                         r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism             -0.131    -1.134    
                         clock uncertainty            0.646    -0.488    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.158    -0.330    adc_discr_iface_gen[2].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 XDOM_0/discr_io_reset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.304ns (16.623%)  route 1.525ns (83.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.264    -1.533    XDOM_0/clk_out1
    SLICE_X44Y59         FDRE                                         r  XDOM_0/discr_io_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.304    -1.229 r  XDOM_0/discr_io_reset_reg[11]/Q
                         net (fo=2, routed)           1.525     0.296    adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_io_reset_reg_0[0]
    SLICE_X83Y39         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_io_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=240, routed)         1.594    -0.862    adc_discr_iface_gen[11].ADC_DISCR_CHAN/clk_out3
    SLICE_X83Y39         FDRE                                         r  adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_io_reset_reg/C
                         clock pessimism             -0.131    -0.993    
                         clock uncertainty            0.646    -0.347    
    SLICE_X83Y39         FDRE (Hold_fdre_C_D)         0.148    -0.199    adc_discr_iface_gen[11].ADC_DISCR_CHAN/i_discr_io_reset_reg
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.694ns (18.507%)  route 3.056ns (81.493%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 6.452 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.357    -1.035    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_out1
    SLICE_X59Y82         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.379    -0.656 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.802     0.145    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X58Y78         LUT4 (Prop_lut4_I1_O)        0.105     0.250 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.402     0.653    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I4_O)        0.105     0.758 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.537     1.294    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I3_O)        0.105     1.399 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.316     2.715    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X48Y86         FDCE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.249     6.452    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_out1
    SLICE_X48Y86         FDCE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.472     6.924    
                         clock uncertainty           -0.107     6.816    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.331     6.485    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          6.485    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (recovery check against rising-edge clock clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.694ns (23.198%)  route 2.298ns (76.802%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 6.447 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.357    -1.035    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_out1
    SLICE_X59Y82         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.379    -0.656 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.802     0.145    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X58Y78         LUT4 (Prop_lut4_I1_O)        0.105     0.250 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.402     0.653    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I4_O)        0.105     0.758 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.537     1.294    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I3_O)        0.105     1.399 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.557     1.956    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X55Y80         FDCE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       1.244     6.447    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_out1
    SLICE_X55Y80         FDCE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.472     6.919    
                         clock uncertainty           -0.107     6.811    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.331     6.480    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                  4.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.231ns (30.927%)  route 0.516ns (69.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.555    -0.635    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_out1
    SLICE_X59Y81         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.494 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/Q
                         net (fo=2, routed)           0.102    -0.392    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[20]
    SLICE_X58Y81         LUT5 (Prop_lut5_I1_O)        0.045    -0.347 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.139    -0.209    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I2_O)        0.045    -0.164 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.275     0.112    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X55Y80         FDCE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.823    -0.870    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_out1
    SLICE_X55Y80         FDCE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.268    -0.601    
    SLICE_X55Y80         FDCE (Remov_fdce_C_CLR)     -0.092    -0.693    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (removal check against rising-edge clock clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.231ns (20.438%)  route 0.899ns (79.562%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.555    -0.635    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_out1
    SLICE_X59Y81         FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.494 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/Q
                         net (fo=2, routed)           0.102    -0.392    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[20]
    SLICE_X58Y81         LUT5 (Prop_lut5_I1_O)        0.045    -0.347 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.139    -0.209    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I2_O)        0.045    -0.164 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.659     0.495    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X48Y86         FDCE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=17173, routed)       0.826    -0.867    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_out1
    SLICE_X48Y86         FDCE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.268    -0.598    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.690    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.185    





