// Seed: 3516914602
module module_0 (
    id_1
);
  output wire id_1;
  always @(id_2) #1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_5;
  assign id_4 = 1 == !{1 > id_2, 1} > id_2;
  module_0(
      id_4
  );
  wire id_7;
  assign id_3[1] = 1'b0;
endmodule
