###############################################################################
#
# IAR ELF Linker V9.20.2.320/W64 for ARM                  19/Feb/2022  14:18:48
# Copyright 2007-2021 IAR Systems AB.
#
#    Output file  =
#        E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Exe\arm.out
#    Map file     =
#        E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\List\arm.map
#    Command line =
#        -f "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Exe\arm.out.rsp"
#        ("E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\stm32\adc.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\stm32\afio.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\stm32\delay.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\stm32\device_type.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\stm32\exti.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\stm32\gpio.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\ir_transmit\psy\ir_receive_psy.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\ir_transmit\ir_structs.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\ir_transmit\psy\ir_transmit_psy.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\ir_transmit\tra\ir_trs.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\main\main.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\mtoor\motor.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\printf\printf.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\stm32\rcc.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\CMSIS\startup_stm32f10x_md_vl.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\stm32\tim.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\stm32\uid.o"
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Obj\lib\stm32\usart.o" --no_out_extension -o
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\Exe\arm.out" --map
#        "E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source
#        codes\ARM\Debug\List\arm.map" --config "C:\Program Files\IAR
#        Systems\Embedded Workbench 9.0\arm\config\linker\ST\stm32f103x8.icf"
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor        = *
__CPP_Exceptions = Disabled
__CPP_Language   = C++14
__CPP_Library    = DLib
__CPP_Runtime    = 1
__SystemLibrary  = DLib
__dlib_version   = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because some modules are built with
size limitations (and not runtime checking), and --advanced_heap
was not specified.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x800'ffff] { ro };
define block CSTACK with size = 2K, alignment = 8 { };
define block HEAP with size = 2K, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'4fff] {
          rw, block CSTACK, block HEAP };
initialize by copy { rw };

  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                       0x120
  .intvec            ro code   0x800'0000   0x120  startup_stm32f10x_md_vl.o [1]
                             - 0x800'0120   0x120

"P1":                                       0xe34
  .text              ro code   0x800'0120   0x410  printf.o [6]
  .text              ro code   0x800'0530   0x23c  ir_receive_psy.o [3]
  .text              ro code   0x800'076c    0xe0  ir_structs.o [2]
  .text              ro code   0x800'084c   0x14c  main.o [8]
  .text              ro code   0x800'0998    0x54  device_type.o [7]
  .text              ro code   0x800'09ec    0x7c  uid.o [7]
  .text              ro code   0x800'0a68    0xf0  ir_trs.o [4]
  .text              ro code   0x800'0b58    0x94  delay.o [7]
  .text              ro code   0x800'0bec    0xd4  ir_transmit_psy.o [3]
  .text              ro code   0x800'0cc0    0x38  zero_init3.o [10]
  Initializer bytes  const     0x800'0cf8    0x30  <for P2-1>
  .text              ro code   0x800'0d28    0x2a  copy_init3.o [10]
  .rodata            const     0x800'0d52     0x1  unwind_debug.o [11]
  .rodata            const     0x800'0d54    0x28  main.o [8]
  .text              ro code   0x800'0d7c    0x28  data_init.o [10]
  .iar.init_table    const     0x800'0da4    0x24  - Linker created -
  .text              ro code   0x800'0dc8    0x1e  cmain.o [10]
  .text              ro code   0x800'0de6     0x4  low_level_init.o [9]
  .text              ro code   0x800'0dea     0x4  exit.o [9]
  .text              ro code   0x800'0df0     0xa  cexit.o [10]
  .text              ro code   0x800'0dfc    0x14  exit.o [11]
  .rodata            const     0x800'0e10    0x1c  main.o [8]
  .text              ro code   0x800'0e2c    0x1c  cstartup_M.o [10]
  .rodata            const     0x800'0e48    0x18  main.o [8]
  .rodata            const     0x800'0e60    0x14  main.o [8]
  .rodata            const     0x800'0e74     0x8  printf.o [6]
  .rodata            const     0x800'0e7c     0x8  printf.o [6]
  .text              ro code   0x800'0e84     0x8  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0e8c     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0e90     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0e94     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0e98     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0e9c     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ea0     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ea4     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ea8     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0eac     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0eb0     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0eb4     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0eb8     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ebc     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ec0     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ec4     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ec8     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ecc     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ed0     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ed4     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ed8     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0edc     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ee0     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ee4     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ee8     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0eec     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ef0     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ef4     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0ef8     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0efc     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f00     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f04     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f08     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f0c     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f10     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f14     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f18     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f1c     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f20     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f24     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f28     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f2c     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f30     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f34     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f38     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f3c     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f40     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f44     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f48     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f4c     0x4  startup_stm32f10x_md_vl.o [1]
  .text              ro code   0x800'0f50     0x4  startup_stm32f10x_md_vl.o [1]
  .rodata            const     0x800'0f54     0x0  zero_init3.o [10]
  .rodata            const     0x800'0f54     0x0  copy_init3.o [10]
                             - 0x800'0f54   0xe34

"P2", part 1 of 3:                           0x30
  P2-1                        0x2000'0000    0x30  <Init block>
    .data            inited   0x2000'0000     0x4  adc.o [7]
    .data            inited   0x2000'0004     0x4  afio.o [7]
    .data            inited   0x2000'0008     0x4  device_type.o [7]
    .data            inited   0x2000'000c     0x4  exti.o [7]
    .data            inited   0x2000'0010     0x4  gpio.o [7]
    .data            inited   0x2000'0014     0x4  gpio.o [7]
    .data            inited   0x2000'0018     0x4  rcc.o [7]
    .data            inited   0x2000'001c     0x4  tim.o [7]
    .data            inited   0x2000'0020     0x4  tim.o [7]
    .data            inited   0x2000'0024     0x4  tim.o [7]
    .data            inited   0x2000'0028     0x4  uid.o [7]
    .data            inited   0x2000'002c     0x4  usart.o [7]
                            - 0x2000'0030    0x30

"P2", part 2 of 3:                         0x222c
  .bss               zero     0x2000'0030  0x2100  ir_structs.o [2]
  .bss               zero     0x2000'2130   0x100  ir_receive_psy.o [3]
  .bss               zero     0x2000'2230     0x4  delay.o [7]
  .bss               zero     0x2000'2234     0x4  ir_receive_psy.o [3]
  .bss               zero     0x2000'2238     0x4  ir_receive_psy.o [3]
  .bss               zero     0x2000'223c     0x4  ir_receive_psy.o [3]
  .bss               zero     0x2000'2240     0x4  ir_receive_psy.o [3]
  .bss               zero     0x2000'2244     0x4  ir_structs.o [2]
  .bss               zero     0x2000'2248     0x4  ir_structs.o [2]
  .bss               zero     0x2000'224c     0x4  ir_structs.o [2]
  .bss               zero     0x2000'2250     0x4  ir_structs.o [2]
  .bss               zero     0x2000'2254     0x4  ir_transmit_psy.o [3]
  .bss               zero     0x2000'2258     0x1  ir_receive_psy.o [3]
  .bss               zero     0x2000'2259     0x1  ir_receive_psy.o [3]
  .bss               zero     0x2000'225a     0x1  ir_transmit_psy.o [3]
  .bss               zero     0x2000'225b     0x1  uid.o [7]
                            - 0x2000'225c  0x222c

"P2", part 3 of 3:                          0x800
  CSTACK                      0x2000'2260   0x800  <Block>
    CSTACK           uninit   0x2000'2260   0x800  <Block tail>
                            - 0x2000'2a60   0x800

Unused ranges:

         From           To    Size
         ----           --    ----
   0x800'0f54   0x800'ffff  0xf0ac
  0x2000'225c  0x2000'225f     0x4
  0x2000'2a60  0x2000'4fff  0x25a0


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x222c:
          0x2000'0030  0x222c

Copy (__iar_copy_init3)
    1 source range, total size 0x30:
           0x800'0cf8    0x30
    1 destination range, total size 0x30:
          0x2000'0000    0x30



*******************************************************************************
*** MODULE SUMMARY
***

    Module                     ro code  ro data  rw data
    ------                     -------  -------  -------
command line/config:
    ----------------------------------------------------
    Total:

E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\CMSIS: [1]
    startup_stm32f10x_md_vl.o      496
    ----------------------------------------------------
    Total:                         496

E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\ir_transmit: [2]
    ir_structs.o                   224             8'464
    ----------------------------------------------------
    Total:                         224             8'464

E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\ir_transmit\psy: [3]
    ir_receive_psy.o               572               274
    ir_transmit_psy.o              212                 5
    ----------------------------------------------------
    Total:                         784               279

E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\ir_transmit\tra: [4]
    ir_trs.o                       240
    ----------------------------------------------------
    Total:                         240

E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\mtoor: [5]
    ----------------------------------------------------
    Total:

E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\printf: [6]
    printf.o                     1'040       16
    ----------------------------------------------------
    Total:                       1'040       16

E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\stm32: [7]
    adc.o                                     4        4
    afio.o                                    4        4
    delay.o                        148                 4
    device_type.o                   84        4        4
    exti.o                                    4        4
    gpio.o                                    8        8
    rcc.o                                     4        4
    tim.o                                    12       12
    uid.o                          124        4        5
    usart.o                                   4        4
    ----------------------------------------------------
    Total:                         356       48       53

E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\main: [8]
    main.o                         332      112
    ----------------------------------------------------
    Total:                         332      112

dl7M_tln.a: [9]
    exit.o                           4
    low_level_init.o                 4
    ----------------------------------------------------
    Total:                           8

rt7M_tl.a: [10]
    cexit.o                         10
    cmain.o                         30
    copy_init3.o                    42
    cstartup_M.o                    28
    data_init.o                     40
    zero_init3.o                    56
    ----------------------------------------------------
    Total:                         206

shb_l.a: [11]
    exit.o                          20
    unwind_debug.o                            1
    ----------------------------------------------------
    Total:                          20        1

    Gaps                             4        1
    Linker created                           36    2'048
--------------------------------------------------------
    Grand Total:                 3'710      214   10'844


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address    Size  Type      Object
-----                       -------    ----  ----      ------
.iar.init_table$$Base    0x800'0da4           --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'0dc8           --   Gb  - Linker created -
?main                    0x800'0dc9          Code  Gb  cmain.o [10]
ADC1                    0x2000'0000     0x4  Data  Gb  adc.o [7]
AFIO                    0x2000'0004     0x4  Data  Gb  afio.o [7]
CSTACK$$Base            0x2000'2260           --   Gb  - Linker created -
CSTACK$$Limit           0x2000'2a60           --   Gb  - Linker created -
DELAY_COUNT             0x2000'2230     0x4  Data  Gb  delay.o [7]
DELAY_INIT()             0x800'0be1     0xc  Code  Gb  delay.o [7]
DELAY_TIMER_ENABLE()     0x800'0ba1    0x20  Code  Gb  delay.o [7]
DELAY_TIMER_INIT()       0x800'0b77    0x2a  Code  Gb  delay.o [7]
DEQUEUE_IR_FRAME()       0x800'07fd    0x2c  Code  Gb  ir_structs.o [2]
DEVICE_TYPE             0x2000'0008     0x4  Data  Gb  device_type.o [7]
DEVICE_TYPE_GET_FLASH_SIZE()
                         0x800'09e1     0x8  Code  Gb  device_type.o [7]
DEVICE_TYPE_GET_TYPE()   0x800'0999    0x48  Code  Gb  device_type.o [7]
ENQUEUE_SUITABLE_IR_FRAME(IR_FRAME volatile *)
                         0x800'07af    0x4e  Code  Gb  ir_structs.o [2]
EXTI                    0x2000'000c     0x4  Data  Gb  exti.o [7]
EXTI15_10_IRQHandler     0x800'0543   0x10a  Code  Gb  ir_receive_psy.o [3]
GPIOA                   0x2000'0010     0x4  Data  Gb  gpio.o [7]
GPIOB                   0x2000'0014     0x4  Data  Gb  gpio.o [7]
INIT_IR_DATAGRAM()       0x800'0829     0xe  Code  Gb  ir_structs.o [2]
INIT_IR_FRAME()          0x800'076d     0xe  Code  Gb  ir_structs.o [2]
IR_ANALOG_INIT()         0x800'0a69    0xc0  Code  Gb  ir_trs.o [4]
IR_DATAGRAM_FRONT       0x2000'224c     0x4  Data  Lc  ir_structs.o [2]
IR_DATAGRAM_REAR        0x2000'2250     0x4  Data  Lc  ir_structs.o [2]
IR_FRAME_FRONT          0x2000'2244     0x4  Data  Lc  ir_structs.o [2]
IR_FRAME_REAR           0x2000'2248     0x4  Data  Lc  ir_structs.o [2]
IR_LEVEL_WAIT()          0x800'0b35    0x12  Code  Gb  ir_trs.o [4]
IR_QUEUE_FRAME          0x2000'0030  0x2100  Data  Gb  ir_structs.o [2]
IR_RECEIVE_BIT_INDEX    0x2000'223c     0x4  Data  Gb  ir_receive_psy.o [3]
IR_RECEIVE_COUNTER      0x2000'2234     0x4  Data  Gb  ir_receive_psy.o [3]
IR_RECEIVE_DATA_INDEX   0x2000'2240     0x4  Data  Gb  ir_receive_psy.o [3]
IR_RECEIVE_EXTI_ENABLE()
                         0x800'06c1    0x26  Code  Gb  ir_receive_psy.o [3]
IR_RECEIVE_EXTI_INIT()   0x800'0697    0x2a  Code  Gb  ir_receive_psy.o [3]
IR_RECEIVE_INIT()        0x800'0711    0x24  Code  Gb  ir_receive_psy.o [3]
IR_RECEIVE_PORT_INIT()   0x800'06e7    0x2a  Code  Gb  ir_receive_psy.o [3]
IR_RECEIVE_READ_STEP    0x2000'2238     0x4  Data  Gb  ir_receive_psy.o [3]
IR_RECEIVE_TEMP_DATA_BUFFER
                        0x2000'2259     0x1  Data  Gb  ir_receive_psy.o [3]
IR_RECEIVE_TEMP_DATA_SIZE
                        0x2000'2258     0x1  Data  Gb  ir_receive_psy.o [3]
IR_RECEIVE_TEMP_FRAME   0x2000'2130   0x100  Data  Gb  ir_receive_psy.o [3]
IR_RECEIVE_TIMER_ENABLE()
                         0x800'0677    0x20  Code  Gb  ir_receive_psy.o [3]
IR_RECEIVE_TIMER_INIT()
                         0x800'064d    0x2a  Code  Gb  ir_receive_psy.o [3]
IR_TRANSMIT_INIT()       0x800'0c8b    0x1e  Code  Gb  ir_transmit_psy.o [3]
IR_TRANSMIT_MODULATION_TIMER_ENABLE()
                         0x800'0c35    0x20  Code  Gb  ir_transmit_psy.o [3]
IR_TRANSMIT_MODULATION_TIMER_INIT()
                         0x800'0c0b    0x2a  Code  Gb  ir_transmit_psy.o [3]
IR_TRANSMIT_PORT_INIT()
                         0x800'0c55    0x36  Code  Gb  ir_transmit_psy.o [3]
IR_TRANSMIT_TRANSMITTER_COUNTER
                        0x2000'2254     0x4  Data  Gb  ir_transmit_psy.o [3]
IR_TRANSMIT_TRANSMITTER_FLAG
                        0x2000'225a     0x1  Data  Gb  ir_transmit_psy.o [3]
IR_TRANSMIT_TRS_INIT()   0x800'0b29     0xc  Code  Gb  ir_trs.o [4]
IS_IR_FRAME_EMPTY()      0x800'077b    0x14  Code  Gb  ir_structs.o [2]
IS_IR_FRAME_FULL()       0x800'078f    0x20  Code  Gb  ir_structs.o [2]
RCC                     0x2000'0018     0x4  Data  Gb  rcc.o [7]
RCC_INIT()               0x800'08e3    0x94  Code  Gb  main.o [8]
Region$$Table$$Base      0x800'0da4           --   Gb  - Linker created -
Region$$Table$$Limit     0x800'0dc8           --   Gb  - Linker created -
SystemInit()             0x800'08cb    0x18  Code  Gb  main.o [8]
TIM2                    0x2000'001c     0x4  Data  Gb  tim.o [7]
TIM2_IRQHandler          0x800'0bed    0x1e  Code  Gb  ir_transmit_psy.o [3]
TIM3                    0x2000'0020     0x4  Data  Gb  tim.o [7]
TIM3_IRQHandler          0x800'0531    0x12  Code  Gb  ir_receive_psy.o [3]
TIM4                    0x2000'0024     0x4  Data  Gb  tim.o [7]
TIM4_IRQHandler          0x800'0b59    0x1e  Code  Gb  delay.o [7]
UID                     0x2000'0028     0x4  Data  Gb  uid.o [7]
UID_GET_BYTE(unsigned char)
                         0x800'09ed    0x3e  Code  Gb  uid.o [7]
UID_GET_WORD(unsigned char)
                         0x800'0a2b    0x36  Code  Gb  uid.o [7]
USART2                  0x2000'002c     0x4  Data  Gb  usart.o [7]
USART2_INIT()            0x800'0121    0x58  Code  Gb  printf.o [6]
__cmain                  0x800'0dc9          Code  Gb  cmain.o [10]
__exit                   0x800'0dfd    0x14  Code  Gb  exit.o [11]
__iar_copy_init3         0x800'0d29    0x2a  Code  Gb  copy_init3.o [10]
__iar_data_init3         0x800'0d7d    0x28  Code  Gb  data_init.o [10]
__iar_debug_exceptions   0x800'0d52     0x1  Data  Gb  unwind_debug.o [11]
__iar_program_start      0x800'0e2d          Code  Gb  cstartup_M.o [10]
__iar_zero_init3         0x800'0cc1    0x38  Code  Gb  zero_init3.o [10]
__low_level_init         0x800'0de7     0x4  Code  Gb  low_level_init.o [9]
__vector_table           0x800'0000          Data  Gb  startup_stm32f10x_md_vl.o [1]
_call_main               0x800'0dd5          Code  Gb  cmain.o [10]
_exit                    0x800'0df1          Code  Gb  cexit.o [10]
delay_ms(unsigned int)   0x800'0bc1    0x10  Code  Gb  delay.o [7]
exit                     0x800'0deb     0x4  Code  Gb  exit.o [9]
main                     0x800'084d    0x7e  Code  Gb  main.o [8]
print(_USART volatile *, char **, int *)
                         0x800'0365   0x18a  Code  Gb  printf.o [6]
printchar(_USART volatile *, char **, int)
                         0x800'01f3    0x1a  Code  Gb  printf.o [6]
printf(char const *, ...)
                         0x800'04f5    0x26  Code  Gb  printf.o [6]
printi(_USART volatile *, char **, int, int, int, int, int, int)
                         0x800'029b    0xca  Code  Gb  printf.o [6]
prints(_USART volatile *, char **, char const *, int, int)
                         0x800'020d    0x8e  Code  Gb  printf.o [6]
putc(_USART volatile *, int)
                         0x800'0179    0x42  Code  Gb  printf.o [6]
putclear()               0x800'01d9    0x1a  Code  Gb  printf.o [6]
puts(_USART volatile *, char const *)
                         0x800'01bb    0x1e  Code  Gb  printf.o [6]
uid8                    0x2000'225b     0x1  Data  Gb  uid.o [7]


[1] = E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\CMSIS
[2] = E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\ir_transmit
[3] = E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\ir_transmit\psy
[4] = E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\ir_transmit\tra
[5] = E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\mtoor
[6] = E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\printf
[7] = E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\lib\stm32
[8] = E:\대학\상명대\3학년\2학기\University.3rd.Class.Capstone_Design\Source codes\ARM\Debug\Obj\main
[9] = dl7M_tln.a
[10] = rt7M_tl.a
[11] = shb_l.a

   3'710 bytes of readonly  code memory
     214 bytes of readonly  data memory
  10'844 bytes of readwrite data memory

Errors: none
Warnings: none
