// Seed: 34621625
module module_0 #(
    parameter id_6 = 32'd87,
    parameter id_7 = 32'd77,
    parameter id_9 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8
);
  output wire id_8;
  inout wire _id_7;
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  inout tri1 id_3;
  inout supply0 id_2;
  output wire id_1;
  logic [7:0][!  id_7 : id_6] _id_9, id_10;
  assign id_2 = -1;
  logic [7:0] id_11;
  ;
  assign id_11[1] = -1;
  wire id_12;
  assign id_3 = 1;
  assign id_10[id_9] = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire _id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : -1] id_11;
  assign id_1 = id_5;
  logic id_12;
  logic \id_13 ;
  localparam id_14 = {-1{-1}}, id_15 = id_8, id_16 = 1, id_17 = id_17 == (id_6);
  logic ['h0 : 1] id_18;
  ;
  wire id_19 = id_12 - id_8;
  logic [id_7 : 1] id_20;
  ;
  module_0 modCall_1 (
      \id_13 ,
      id_10,
      id_5,
      id_4,
      id_1,
      id_15,
      id_17,
      id_9
  );
  assign modCall_1.id_6 = 0;
  assign id_4 = id_19;
endmodule
