// Seed: 180538849
`timescale 1 ps / 1ps
module module_0 ();
  assign id_0 = 1'd0;
  logic id_3;
  type_0 id_4 (
      .id_0 (1'b0),
      .id_1 (id_0),
      .id_2 (id_3),
      .id_3 (1'b0),
      .id_4 (1),
      .id_5 (id_1),
      .id_6 (id_0),
      .id_7 ((id_2)),
      .id_8 (1),
      .id_9 (id_1[1]),
      .id_10(id_1),
      .id_11(1)
  );
  logic id_5;
  always @(posedge 1) begin
    if ((id_3)) begin
      id_2[1 : 1'b0] <= id_2[1];
    end
  end
  logic id_6 = 1;
endmodule
