// Seed: 2403136955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output id_14;
  input id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  output id_9;
  output id_8;
  output id_7;
  output id_6;
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  type_17(
      1'b0, 1'b0, 1
  );
  logic id_14;
  logic id_15;
  assign id_12[1] = id_13;
  reg id_16 = id_4;
  always @(negedge 1) begin
    id_10 <= 1;
    id_16 <= 1;
  end
endmodule
module module_1 (
    input id_0,
    input id_1,
    output id_2,
    inout id_3,
    input id_4
    , id_20,
    input logic id_5,
    input logic id_6,
    input id_7,
    input id_8,
    output id_9,
    input id_10,
    input id_11,
    input logic id_12,
    output id_13,
    input id_14,
    output logic id_15,
    input id_16,
    input id_17,
    output id_18,
    output logic id_19
);
  logic id_21;
endmodule
