
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -228.83

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[763]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3457.65    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.33    1.09    1.53 ^ gen_regfile_ff.register_file_i.rf_reg_q[763]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.53   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[763]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.85    1.85   library removal time
                                  1.85   data required time
-----------------------------------------------------------------------------
                                  1.85   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.08    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.94    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[763]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3457.65    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.33    1.09    1.53 ^ gen_regfile_ff.register_file_i.rf_reg_q[763]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[763]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.26    1.94   library recovery time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.52    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.37    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   46.50    0.03    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   41.70    0.05    0.07    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.01    0.26 ^ _16527_/A (BUF_X2)
    19   50.64    0.06    0.08    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.00    0.35 ^ _18242_/A (BUF_X2)
    10   19.90    0.03    0.05    0.40 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.40 ^ _18271_/A (BUF_X2)
    10   32.16    0.04    0.06    0.46 ^ _18271_/Z (BUF_X2)
                                         _12388_ (net)
                  0.04    0.00    0.46 ^ _18325_/A (BUF_X1)
    10   29.29    0.07    0.09    0.55 ^ _18325_/Z (BUF_X1)
                                         _12440_ (net)
                  0.07    0.01    0.56 ^ _18355_/S (MUX2_X1)
     1    1.03    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    0.97    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.81    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   31.99    0.15    0.17    0.91 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.15    0.01    0.92 ^ _20581_/A1 (AND2_X1)
     1    1.76    0.01    0.05    0.98 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.98 ^ _20582_/A (AOI21_X1)
     2    6.00    0.03    0.02    1.00 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.00 v _20583_/A (BUF_X1)
    10   21.48    0.02    0.06    1.06 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.06 v _20659_/A2 (NOR2_X1)
     1    3.07    0.03    0.04    1.10 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.03    0.00    1.10 ^ _30198_/CI (FA_X1)
     1    1.83    0.01    0.09    1.20 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.20 v _21174_/A (INV_X1)
     1    2.92    0.01    0.02    1.22 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.22 ^ _30199_/CI (FA_X1)
     1    3.81    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.40    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.90    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.00    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    2.00    0.02    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.74 v _21502_/A (INV_X1)
     1    3.87    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.17    0.02    0.05    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    9.24    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.72    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    3.60    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.12    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.98    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.78    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    4.87    0.01    0.02    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.61    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    4.13    0.03    0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.24 ^ _23971_/B (MUX2_X1)
     2    6.96    0.02    0.06    2.30 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.30 ^ _23972_/B2 (AOI221_X2)
     1    8.51    0.03    0.03    2.33 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.33 v _23981_/A1 (NOR4_X2)
     4   10.49    0.07    0.09    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.42 ^ _24666_/A (BUF_X2)
    10   19.59    0.02    0.05    2.47 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.02    0.00    2.47 ^ _24940_/B2 (OAI21_X1)
     1    1.30    0.01    0.02    2.49 v _24940_/ZN (OAI21_X1)
                                         _01807_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[763]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3457.65    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.33    1.09    1.53 ^ gen_regfile_ff.register_file_i.rf_reg_q[763]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[763]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.26    1.94   library recovery time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.52    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.37    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   46.50    0.03    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   41.70    0.05    0.07    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.01    0.26 ^ _16527_/A (BUF_X2)
    19   50.64    0.06    0.08    0.34 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.00    0.35 ^ _18242_/A (BUF_X2)
    10   19.90    0.03    0.05    0.40 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.40 ^ _18271_/A (BUF_X2)
    10   32.16    0.04    0.06    0.46 ^ _18271_/Z (BUF_X2)
                                         _12388_ (net)
                  0.04    0.00    0.46 ^ _18325_/A (BUF_X1)
    10   29.29    0.07    0.09    0.55 ^ _18325_/Z (BUF_X1)
                                         _12440_ (net)
                  0.07    0.01    0.56 ^ _18355_/S (MUX2_X1)
     1    1.03    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    0.97    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.81    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   31.99    0.15    0.17    0.91 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.15    0.01    0.92 ^ _20581_/A1 (AND2_X1)
     1    1.76    0.01    0.05    0.98 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.98 ^ _20582_/A (AOI21_X1)
     2    6.00    0.03    0.02    1.00 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.00 v _20583_/A (BUF_X1)
    10   21.48    0.02    0.06    1.06 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.06 v _20659_/A2 (NOR2_X1)
     1    3.07    0.03    0.04    1.10 ^ _20659_/ZN (NOR2_X1)
                                         _15015_ (net)
                  0.03    0.00    1.10 ^ _30198_/CI (FA_X1)
     1    1.83    0.01    0.09    1.20 v _30198_/S (FA_X1)
                                         _15017_ (net)
                  0.01    0.00    1.20 v _21174_/A (INV_X1)
     1    2.92    0.01    0.02    1.22 ^ _21174_/ZN (INV_X1)
                                         _15018_ (net)
                  0.01    0.00    1.22 ^ _30199_/CI (FA_X1)
     1    3.81    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.40    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.90    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.00    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    2.00    0.02    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.74 v _21502_/A (INV_X1)
     1    3.87    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.17    0.02    0.05    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    9.24    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.72    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    3.60    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.12    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.98    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.78    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    4.87    0.01    0.02    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.61    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    4.13    0.03    0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.24 ^ _23971_/B (MUX2_X1)
     2    6.96    0.02    0.06    2.30 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.30 ^ _23972_/B2 (AOI221_X2)
     1    8.51    0.03    0.03    2.33 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.33 v _23981_/A1 (NOR4_X2)
     4   10.49    0.07    0.09    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.42 ^ _24666_/A (BUF_X2)
    10   19.59    0.02    0.05    2.47 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.02    0.00    2.47 ^ _24940_/B2 (OAI21_X1)
     1    1.30    0.01    0.02    2.49 v _24940_/ZN (OAI21_X1)
                                         _01807_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.26   -0.06 (VIOLATED)
_17048_/Z                               0.20    0.22   -0.02 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22217_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   46.36  -21.03 (VIOLATED)
_22217_/ZN                             23.23   40.02  -16.79 (VIOLATED)
_20440_/ZN                             10.47   25.25  -14.78 (VIOLATED)
_22284_/ZN                             23.23   37.47  -14.24 (VIOLATED)
_22176_/ZN                             23.23   37.03  -13.80 (VIOLATED)
_22344_/ZN                             23.23   36.23  -13.00 (VIOLATED)
_24776_/ZN                             16.02   28.27  -12.25 (VIOLATED)
_20328_/ZN                             16.02   27.08  -11.06 (VIOLATED)
_19183_/ZN                             26.70   37.45  -10.74 (VIOLATED)
_22133_/ZN                             23.23   33.88  -10.65 (VIOLATED)
_18417_/ZN                             26.02   36.33  -10.31 (VIOLATED)
_20319_/Z                              25.33   35.40  -10.07 (VIOLATED)
_20318_/Z                              25.33   35.33  -10.00 (VIOLATED)
_22911_/ZN                             10.47   20.10   -9.63 (VIOLATED)
_19553_/ZN                             26.02   35.49   -9.47 (VIOLATED)
_22073_/ZN                             23.23   32.63   -9.39 (VIOLATED)
_18225_/ZN                             26.02   35.37   -9.36 (VIOLATED)
_22089_/ZN                             23.23   32.39   -9.16 (VIOLATED)
_18028_/ZN                             26.02   34.53   -8.51 (VIOLATED)
_27522_/ZN                             23.23   31.70   -8.47 (VIOLATED)
_20147_/ZN                             10.47   18.83   -8.36 (VIOLATED)
_20890_/ZN                             16.02   24.29   -8.27 (VIOLATED)
_18977_/ZN                             26.02   34.09   -8.08 (VIOLATED)
_22052_/ZN                             23.23   31.07   -7.84 (VIOLATED)
_18215_/ZN                             26.02   33.78   -7.76 (VIOLATED)
_18615_/ZN                             28.99   36.59   -7.59 (VIOLATED)
_27512_/ZN                             23.23   30.63   -7.40 (VIOLATED)
_19731_/ZN                             26.02   33.34   -7.32 (VIOLATED)
_23147_/ZN                             25.33   32.57   -7.24 (VIOLATED)
_18429_/ZN                             26.02   33.14   -7.12 (VIOLATED)
_19370_/ZN                             26.02   33.07   -7.06 (VIOLATED)
_18055_/ZN                             28.99   36.00   -7.00 (VIOLATED)
_27504_/ZN                             23.23   29.89   -6.66 (VIOLATED)
_18358_/ZN                             25.33   31.99   -6.66 (VIOLATED)
_22868_/ZN                             10.47   16.55   -6.07 (VIOLATED)
_19924_/ZN                             25.33   31.16   -5.83 (VIOLATED)
_25831_/ZN                             10.47   16.23   -5.76 (VIOLATED)
_20352_/ZN                             16.02   21.15   -5.13 (VIOLATED)
_18471_/ZN                             25.33   30.27   -4.94 (VIOLATED)
_22363_/ZN                             26.05   30.52   -4.47 (VIOLATED)
_17534_/ZN                             13.81   18.04   -4.23 (VIOLATED)
_20148_/ZN                             10.47   13.19   -2.71 (VIOLATED)
_18603_/ZN                             26.02   28.16   -2.15 (VIOLATED)
_18303_/ZN                             25.33   26.78   -1.45 (VIOLATED)
_27740_/ZN                             10.47   11.88   -1.41 (VIOLATED)
_17600_/ZN                             16.02   17.15   -1.12 (VIOLATED)
_22831_/ZN                             10.47   11.54   -1.07 (VIOLATED)
_21793_/ZN                             10.47   11.35   -0.88 (VIOLATED)
_23367_/ZN                             16.02   16.82   -0.80 (VIOLATED)
_21836_/ZN                             10.47   11.26   -0.79 (VIOLATED)
_27336_/ZN                             25.33   25.91   -0.58 (VIOLATED)
_17619_/ZN                             16.02   16.57   -0.55 (VIOLATED)
_21844_/ZN                             10.47   11.02   -0.55 (VIOLATED)
_17917_/ZN                             25.33   25.77   -0.44 (VIOLATED)
_19863_/ZN                             25.33   25.46   -0.13 (VIOLATED)
_23322_/ZN                             10.47   10.52   -0.05 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05695066973567009

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2869

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-21.03317642211914

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8304

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 5

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 56

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1242

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1194

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.08    0.25 ^ _16526_/Z (BUF_X2)
   0.10    0.34 ^ _16527_/Z (BUF_X2)
   0.05    0.40 ^ _18242_/Z (BUF_X2)
   0.06    0.46 ^ _18271_/Z (BUF_X2)
   0.09    0.55 ^ _18325_/Z (BUF_X1)
   0.07    0.62 v _18355_/Z (MUX2_X1)
   0.06    0.68 v _18356_/Z (MUX2_X1)
   0.06    0.74 v _18357_/Z (MUX2_X1)
   0.17    0.91 ^ _18358_/ZN (AOI21_X1)
   0.07    0.98 ^ _20581_/ZN (AND2_X1)
   0.02    1.00 v _20582_/ZN (AOI21_X1)
   0.06    1.06 v _20583_/Z (BUF_X1)
   0.04    1.10 ^ _20659_/ZN (NOR2_X1)
   0.09    1.20 v _30198_/S (FA_X1)
   0.02    1.22 ^ _21174_/ZN (INV_X1)
   0.09    1.31 v _30199_/S (FA_X1)
   0.13    1.44 ^ _30202_/S (FA_X1)
   0.09    1.53 v _30207_/S (FA_X1)
   0.12    1.66 ^ _30211_/S (FA_X1)
   0.09    1.74 v _30212_/S (FA_X1)
   0.02    1.76 ^ _21502_/ZN (INV_X1)
   0.05    1.81 ^ _30538_/S (HA_X1)
   0.04    1.85 ^ _23588_/Z (BUF_X1)
   0.02    1.88 v _23632_/ZN (NAND3_X1)
   0.07    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.96 v _23682_/ZN (NOR2_X1)
   0.05    2.02 ^ _23683_/ZN (AOI21_X2)
   0.07    2.09 ^ _23908_/ZN (AND4_X1)
   0.02    2.10 v _23966_/ZN (NOR2_X1)
   0.08    2.19 ^ _23969_/ZN (AOI221_X2)
   0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.30 ^ _23971_/Z (MUX2_X1)
   0.03    2.33 v _23972_/ZN (AOI221_X2)
   0.09    2.42 ^ _23981_/ZN (NOR4_X2)
   0.05    2.47 ^ _24666_/Z (BUF_X2)
   0.02    2.49 v _24940_/ZN (OAI21_X1)
   0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/D (DFFR_X1)
           2.49   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[575]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.49   data arrival time
---------------------------------------------------------
          -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4921

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3337

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.390313

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.49e-03   1.56e-04   1.29e-02  16.4%
Combinational          2.99e-02   3.51e-02   4.29e-04   6.54e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.70e-02   5.85e-04   7.87e-02 100.0%
                          52.3%      47.0%       0.7%
