add r0, r0, r0
pcs r1
pcs r2
pcs r3
pcs r4
sw r1, r0, 0
sw r2, r0, 1
sw r3, r0, 2
sw r4, r0, 3
hlt
//%% mem_in
%% expected_mem_out
0000: 0004
0002: 0006
0004: 0008
0006: 000a
=== DUMP ENDS ===
