set_false_path -from [get_pins [list {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][0]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][10]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][11]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][12]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][13]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][14]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][15]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][16]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][17]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][18]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][19]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][1]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][20]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][21]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][22]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][23]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][24]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][25]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][26]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][27]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][28]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][29]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][2]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][30]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][31]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][3]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][4]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][5]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][6]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][7]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][8]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[0][9]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][0]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][10]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][11]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][12]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][13]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][14]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][15]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][16]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][17]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][18]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][19]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][1]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][20]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][21]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][22]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][23]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][24]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][25]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][26]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][27]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][28]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][29]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][2]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][30]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][31]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][3]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][4]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][5]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][6]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][7]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][8]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[1][9]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][0]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][10]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][11]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][12]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][13]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][14]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][15]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][16]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][17]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][18]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][19]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][1]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][20]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][21]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][22]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][23]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][24]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][25]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][26]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][27]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][28]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][29]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][2]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][30]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][31]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][3]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][4]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][5]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][6]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][7]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][8]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[2][9]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][0]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][10]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][11]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][12]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][13]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][14]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][15]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][16]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][17]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][18]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][19]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][1]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][20]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][21]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][22]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][23]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][24]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][25]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][26]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][27]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][28]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][29]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][2]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][30]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][31]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][3]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][4]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][5]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][6]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][7]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][8]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[3][9]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][0]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][10]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][11]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][12]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][13]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][14]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][15]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][16]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][17]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][18]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][19]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][1]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][20]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][21]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][22]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][23]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][24]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][25]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][26]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][27]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][28]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][29]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][2]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][30]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][31]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][3]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][4]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][5]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][6]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][7]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][8]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[4][9]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][0]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][10]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][11]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][12]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][13]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][14]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][15]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][16]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][17]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][18]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][19]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][1]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][20]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][21]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][22]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][23]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][24]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][25]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][26]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][27]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][28]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][29]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][2]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][30]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][31]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][3]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][4]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][5]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][6]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][7]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][8]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[5][9]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][0]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][10]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][11]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][12]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][13]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][14]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][15]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][16]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][17]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][18]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][19]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][1]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][20]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][21]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][22]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][23]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][24]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][25]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][26]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][27]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][28]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][29]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][2]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][30]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][31]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][3]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][4]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][5]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][6]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][7]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][8]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[6][9]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][0]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][10]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][11]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][12]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][13]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][14]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][15]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][16]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][17]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][18]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][19]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][1]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][20]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][21]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][22]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][23]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][24]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][25]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][26]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][27]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][28]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][29]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][2]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][30]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][31]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][3]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][4]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][5]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][6]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][7]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][8]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[7][9]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][0]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][10]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][11]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][12]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][13]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][14]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][15]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][16]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][17]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][18]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][19]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][1]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][20]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][21]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][22]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][23]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][24]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][25]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][26]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][27]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][28]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][29]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][2]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][30]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][31]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][3]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][4]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][5]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][6]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][7]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][8]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[8][9]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][0]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][10]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][11]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][12]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][13]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][14]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][15]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][16]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][17]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][18]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][19]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][1]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][20]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][21]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][22]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][23]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][24]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][25]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][26]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][27]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][28]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][29]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][2]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][30]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][31]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][3]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][4]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][5]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][6]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][7]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][8]/C} \
          {design_1_i/gigabit_block/gigabit_regarray/U0/USER_LOGIC_I/register_array_write_reg[9][9]/C}]] -to [get_pins {design_1_i/gigabit_block/internal_reset_timer_aurora0/U0/reset_in_latch_reg/PRE design_1_i/gigabit_block/internal_reset_timer_aurora_gt_0/U0/reset_in_latch_reg/PRE}]
#---------------------------------------------
# PicoZed based processor board v1.0  Sinterf Energi AS. May 2015.
# Signal allocation on carrier board.
# Pin allocation for PicoZed Z7030, with Xilinx XC7Z030-1 SBG485C AP
# Z7015 is not fully compatible, it requires 2.5V IO bank supply voltage for the LVDS ports.
#-----------------------------------------------------------



#set_property PACKAGE_PIN 	H11	[get_ports {JTAG_TCK]}]; # Pin X1.1	JTAG_TCK
#set_property PACKAGE_PIN 	H10	[get_ports {JTAG_TMS]}]; # Pin X1.2	JTAG_TMS
#set_property PACKAGE_PIN 	G9	[get_ports {JTAG_TDO]}]; # Pin X1.3	JTAG_TDO
#set_property PACKAGE_PIN 	H9	[get_ports {JTAG_TDI]}]; # Pin X1.4	JTAG_TDI

#-----------------------------------------------------------------
# 3V, system
set_property PACKAGE_PIN P2 [get_ports {LVCT_OE_N[0]}]
#set_property PACKAGE_PIN T16 [get_ports LED_ALARM]


#------------------------------------------------------------------
# Drivers testleds

#set_property PACKAGE_PIN A4 [get_ports HW_INTERLOCK]

#set_property PACKAGE_PIN R8 [get_ports DRIVER1_OK]

#set_property PACKAGE_PIN A5 [get_ports {DRIVER1_T[0]}]
#set_property PACKAGE_PIN L4 [get_ports {DRIVER1_T[1]}]
#set_property PACKAGE_PIN L5 [get_ports {DRIVER1_T[2]}]
#set_property PACKAGE_PIN H8 [get_ports {DRIVER1_T[3]}]

#set_property PACKAGE_PIN G7 [get_ports {DRIVER1_D[0]}]
#set_property PACKAGE_PIN G8 [get_ports {DRIVER1_D[1]}]
#set_property PACKAGE_PIN A6 [get_ports {DRIVER1_D[2]}]
#set_property PACKAGE_PIN A7 [get_ports {DRIVER1_D[3]}]
#set_property PACKAGE_PIN B6 [get_ports {DRIVER1_D[4]}]
#set_property PACKAGE_PIN B7 [get_ports {DRIVER1_D[5]}]

#set_property PACKAGE_PIN C8 [get_ports DRIVER1_RESET]
#set_property PACKAGE_PIN B8 [get_ports DRIVER1_ENABLE]


#set_property PACKAGE_PIN H6 [get_ports DRIVER2_OK]
#set_property PACKAGE_PIN H5 [get_ports {DRIVER2_T[3]}]
#set_property PACKAGE_PIN H4 [get_ports {DRIVER2_T[2]}]
#set_property PACKAGE_PIN H3 [get_ports {DRIVER2_T[1]}]
#set_property PACKAGE_PIN F5 [get_ports {DRIVER2_T[0]}]

#set_property PACKAGE_PIN G3 [get_ports {DRIVER2_D[0]}]
#set_property PACKAGE_PIN E5 [get_ports {DRIVER2_D[1]}]
#set_property PACKAGE_PIN F2 [get_ports {DRIVER2_D[2]}]
#set_property PACKAGE_PIN G2 [get_ports {DRIVER2_D[3]}]
#set_property PACKAGE_PIN G4 [get_ports {DRIVER2_D[4]}]
#set_property PACKAGE_PIN F1 [get_ports {DRIVER2_D[5]}]

#set_property PACKAGE_PIN E4 [get_ports DRIVER2_ENABLE]
#set_property PACKAGE_PIN F4 [get_ports DRIVER2_RESET]


#set_property PACKAGE_PIN L6 [get_ports PILOT_SIGNAL]

set_property PACKAGE_PIN M6 [get_ports {TEST[4]}]
set_property PACKAGE_PIN J5 [get_ports {TEST[3]}]
set_property PACKAGE_PIN K5 [get_ports {TEST[2]}]
set_property PACKAGE_PIN R5 [get_ports {TEST[1]}]
set_property PACKAGE_PIN R4 [get_ports {TEST[0]}]

#--------------------------------------------------------
# DA,  Encoder



#set_property PACKAGE_PIN M4 [get_ports {da_d[0]}]
#set_property PACKAGE_PIN M3 [get_ports {da_d[1]}]
#set_property PACKAGE_PIN J2 [get_ports {da_d[2]}]
#set_property PACKAGE_PIN J1 [get_ports {da_d[3]}]

#set_property PACKAGE_PIN K7 [get_ports {da_d[4]}]
#set_property PACKAGE_PIN L7 [get_ports {da_d[5]}]
#set_property PACKAGE_PIN J3 [get_ports {da_d[6]}]
#set_property PACKAGE_PIN K2 [get_ports {da_d[7]}]

#set_property PACKAGE_PIN P7 [get_ports {da_d[8]}]
#set_property PACKAGE_PIN R7 [get_ports {da_d[9]}]
#set_property PACKAGE_PIN L2 [get_ports {da_d[10]}]
#set_property PACKAGE_PIN L1 [get_ports {da_d[11]}]

#set_property PACKAGE_PIN N4 [get_ports da_a_b]
#set_property PACKAGE_PIN N3 [get_ports da_ab_cs]
#set_property PACKAGE_PIN P3 [get_ports da_cd_cs]
#DA RW not connected. Cannot read back from DA.

#set_property PACKAGE_PIN N8 [get_ports {ENC_P[0]}]
#set_property PACKAGE_PIN M7 [get_ports {ENC_P[1]}]
#set_property PACKAGE_PIN M8 [get_ports {ENC_P[2]}]
#set_property PACKAGE_PIN P8 [get_ports {ENC_ERR[0]}]

# --------------------------------------------------------
## Signal in, XADC

#set_property PACKAGE_PIN M2 [get_ports {SIG_D[0]}]
#set_property PACKAGE_PIN M1 [get_ports {SIG_D[1]}]
#set_property PACKAGE_PIN N1 [get_ports {SIG_D[2]}]
#set_property PACKAGE_PIN P1 [get_ports {SIG_D[3]}]
#set_property PACKAGE_PIN K4 [get_ports {SIG_D[4]}]
#set_property PACKAGE_PIN K3 [get_ports {SIG_D[5]}]

#set_property PACKAGE_PIN T2 [get_ports {SIG_R_PU[0]}]
#set_property PACKAGE_PIN T1 [get_ports {SIG_R_PU[1]}]
#set_property PACKAGE_PIN U2 [get_ports {SIG_R_PU[2]}]
#set_property PACKAGE_PIN U1 [get_ports {SIG_R_PU[3]}]
#set_property PACKAGE_PIN R3 [get_ports {SIG_R_PU[4]}]
#set_property PACKAGE_PIN R2 [get_ports {SIG_R_PU[5]}]


#set_property PACKAGE_PIN AB19 [get_ports {XADC_MUX[1]}]
#set_property PACKAGE_PIN AB18 [get_ports {XADC_MUX[0]}]







#set_property PACKAGE_PIN    xxx [get_ports {XADC_VN[0]}]
#set_property PACKAGE_PIN    xxx [get_ports {XADC_VP[0]}]


#set_property PACKAGE_PIN    F7 [get_ports XADC_AD_P]
#set_property PACKAGE_PIN    E7 [get_ports XADC_AD_N]

#---------------------------------------------------------
# Analog in.




#set_property PACKAGE_PIN E3 [get_ports ad_sclk]
#set_property PACKAGE_PIN G6 [get_ports {ad_sdio_tri_io[0]}]
#set_property PACKAGE_PIN F6 [get_ports {ad_scsb[0]}]

#set_property PACKAGE_PIN C4 [get_ports ad_dcon]
#set_property PACKAGE_PIN D5 [get_ports ad_dcop]

#set_property PACKAGE_PIN B4 [get_ports ad_fcop]
#set_property PACKAGE_PIN B3 [get_ports ad_fcon]


#set_property PACKAGE_PIN B2 [get_ports {ad_d_p[7]}]
#set_property PACKAGE_PIN B1 [get_ports {ad_d_n[7]}]

#set_property PACKAGE_PIN E8 [get_ports {ad_d_p[6]}]
#set_property PACKAGE_PIN D8 [get_ports {ad_d_n[6]}]

#set_property PACKAGE_PIN H1 [get_ports {ad_d_p[5]}]
#set_property PACKAGE_PIN G1 [get_ports {ad_d_n[5]}]

#set_property PACKAGE_PIN C6 [get_ports {ad_d_p[4]}]
#set_property PACKAGE_PIN C5 [get_ports {ad_d_n[4]}]

#set_property PACKAGE_PIN D3 [get_ports {ad_d_p[3]}]
#set_property PACKAGE_PIN C3 [get_ports {ad_d_n[3]}]

#set_property PACKAGE_PIN D1 [get_ports {ad_d_p[2]}]
#set_property PACKAGE_PIN C1 [get_ports {ad_d_n[2]}]

#set_property PACKAGE_PIN A2 [get_ports {ad_d_p[1]}]
#set_property PACKAGE_PIN A1 [get_ports {ad_d_n[1]}]


#set_property PACKAGE_PIN E2 [get_ports {ad_d_p[0]}]
#set_property PACKAGE_PIN D2 [get_ports {ad_d_n[0]}]


#------------------------------------------------------------





#set_property PACKAGE_PIN P6 [get_ports {ENC_LED[1]}]
#set_property PACKAGE_PIN J6 [get_ports {ENC_LED[0]}]
#set_property PACKAGE_PIN J7 [get_ports {ENC_LED[2]}]
#set_property PACKAGE_PIN P5 [get_ports {ENC_LED[3]}]

#set_property PACKAGE_PIN J8 [get_ports {RELAY[0]}]
#set_property PACKAGE_PIN K8 [get_ports {RELAY[1]}]
#set_property PACKAGE_PIN N6 [get_ports {RELAY[2]}]
#set_property PACKAGE_PIN N5 [get_ports {RELAY[3]}]


#--
#set_property PACKAGE_PIN AB21 [get_ports {gpio1_d_tri_io[0]}]
#set_property PACKAGE_PIN AB22 [get_ports {gpio1_d_tri_io[1]}]
#set_property PACKAGE_PIN AA19 [get_ports {gpio1_d_tri_io[2]}]
#set_property PACKAGE_PIN AA20 [get_ports {gpio1_d_tri_io[3]}]

#set_property PACKAGE_PIN V18 [get_ports {gpio1_d_tri_io[4]}]
#set_property PACKAGE_PIN W18 [get_ports {gpio1_d_tri_io[5]}]
#set_property PACKAGE_PIN U19 [get_ports {gpio1_d_tri_io[6]}]
#set_property PACKAGE_PIN V19 [get_ports {gpio1_d_tri_io[7]}]

#set_property PACKAGE_PIN Y14 [get_ports {gpio1_d_tri_io[8]}]
#set_property PACKAGE_PIN Y15 [get_ports {gpio1_d_tri_io[9]}]
#set_property PACKAGE_PIN AA14 [get_ports {gpio1_d_tri_io[10]}]
#set_property PACKAGE_PIN AA15 [get_ports {gpio1_d_tri_io[11]}]

#set_property PACKAGE_PIN AA11 [get_ports {gpio1_d_tri_io[12]}]
#set_property PACKAGE_PIN AB11 [get_ports {gpio1_d_tri_io[13]}]
#set_property PACKAGE_PIN Y12 [get_ports {gpio1_d_tri_io[14]}]
#set_property PACKAGE_PIN Y13 [get_ports {gpio1_d_tri_io[15]}]

#--

#set_property PACKAGE_PIN V15 [get_ports {gpio2_d_tri_io[0]}]
#set_property PACKAGE_PIN W15 [get_ports {gpio2_d_tri_io[1]}]
#set_property PACKAGE_PIN V16 [get_ports {gpio2_d_tri_io[2]}]
#set_property PACKAGE_PIN W16 [get_ports {gpio2_d_tri_io[3]}]

#set_property PACKAGE_PIN W12 [get_ports {gpio2_d_tri_io[4]}]
#set_property PACKAGE_PIN W13 [get_ports {gpio2_d_tri_io[5]}]
#set_property PACKAGE_PIN R17 [get_ports {gpio2_d_tri_io[6]}]
#set_property PACKAGE_PIN T17 [get_ports {gpio2_d_tri_io[7]}]

#set_property PACKAGE_PIN Y18 [get_ports {gpio2_d_tri_io[8]}]
#set_property PACKAGE_PIN Y19 [get_ports {gpio2_d_tri_io[9]}]
#set_property PACKAGE_PIN AA16 [get_ports {gpio2_d_tri_io[10]}]
#set_property PACKAGE_PIN AA17 [get_ports {gpio2_d_tri_io[11]}]


#set_property PACKAGE_PIN V11 [get_ports {gpio2_d_tri_io[12]}]
#set_property PACKAGE_PIN W11 [get_ports {gpio2_d_tri_io[13]}]
#set_property PACKAGE_PIN V13 [get_ports {gpio2_d_tri_io[14]}]
#set_property PACKAGE_PIN V14 [get_ports {gpio2_d_tri_io[15]}]



#---------------------------------------------------------------
# Gigabit port pins.

set_property PACKAGE_PIN AB7 [get_ports {mgt_rx0_rxn[0]}]
set_property PACKAGE_PIN AA7 [get_ports {mgt_rx0_rxp[0]}]
set_property PACKAGE_PIN AB3 [get_ports {mgt_tx0_txn[0]}]
set_property PACKAGE_PIN AA3 [get_ports {mgt_tx0_txp[0]}]

set_property PACKAGE_PIN Y8 [get_ports {mgt_rx1_rxn[0]}]
set_property PACKAGE_PIN W8 [get_ports {mgt_rx1_rxp[0]}]
set_property PACKAGE_PIN Y4 [get_ports {mgt_tx1_txn[0]}]
set_property PACKAGE_PIN W4 [get_ports {mgt_tx1_txp[0]}]


#set_property PACKAGE_PIN AB9 [get_ports {mgt_rx2_rxn[0]}]
#set_property PACKAGE_PIN AB5 [get_ports {mgt_tx2_txn[0]}]
#set_property PACKAGE_PIN AA9 [get_ports {mgt_rx2_rxp[0]}]
#set_property PACKAGE_PIN AA5 [get_ports {mgt_tx2_txp[0]}]


#set_property PACKAGE_PIN W6 [get_ports {mgt_rx3_rxp[0]}]
#set_property PACKAGE_PIN Y6 [get_ports {mgt_rx3_rxn[0]}]
#set_property PACKAGE_PIN Y2 [get_ports {mgt_tx3_txn[0]}]
#set_property PACKAGE_PIN W2 [get_ports {mgt_tx3_txp[0]}]


set_property PACKAGE_PIN U9 [get_ports mgt_refclk0_clk_p]
set_property PACKAGE_PIN V9 [get_ports mgt_refclk0_clk_n]



# Unconnected pins.


#set_property PROHIBIT true [get_sites V9]
#set_property PROHIBIT true [get_sites U9]

set_property PROHIBIT true [get_sites V5]
set_property PROHIBIT true [get_sites U5]

#set_property PROHIBIT true [get_sites AB7]
#set_property PROHIBIT true [get_sites AA7]
#set_property PROHIBIT true [get_sites AB3]
#set_property PROHIBIT true [get_sites AA3]

#set_property PROHIBIT true [get_sites Y8]
#set_property PROHIBIT true [get_sites W8]
#set_property PROHIBIT true [get_sites Y4]
#set_property PROHIBIT true [get_sites W4]

#set_property PROHIBIT true [get_sites AB9]
#set_property PROHIBIT true [get_sites AA9]
#set_property PROHIBIT true [get_sites AB5]
#set_property PROHIBIT true [get_sites AA5]

#set_property PROHIBIT true [get_sites Y6]
#set_property PROHIBIT true [get_sites W6]
#set_property PROHIBIT true [get_sites Y2]
#set_property PROHIBIT true [get_sites W2]



# Unused pins
set_property PROHIBIT true [get_sites U12]
set_property PROHIBIT true [get_sites U11]
set_property PROHIBIT true [get_sites U14]
set_property PROHIBIT true [get_sites U13]
set_property PROHIBIT true [get_sites AB12]
set_property PROHIBIT true [get_sites AA12]
set_property PROHIBIT true [get_sites AB14]
set_property PROHIBIT true [get_sites AB13]
set_property PROHIBIT true [get_sites AB17]
set_property PROHIBIT true [get_sites AB16]
set_property PROHIBIT true [get_sites U18]
set_property PROHIBIT true [get_sites U17]
set_property PROHIBIT true [get_sites Y17]
set_property PROHIBIT true [get_sites W17]
set_property PROHIBIT true [get_sites U16]

#----------------------------------------------------------------------------------
# IO types
# Per bank


# AD converter
#set_property IOSTANDARD LVDS [get_ports {ad_dco* ad_fco* ad_d_*}]
#set_property DIFF_TERM true [get_ports {ad_dco* ad_fco* ad_d_*}]


# the rest, port 35
#set_property IOSTANDARD LVCMOS18 [get_ports {DRIVER* ad_s* LVCT_OE_N PILOT_SIGNAL HW_INTERLOCK}]
set_property IOSTANDARD LVCMOS18 [get_ports {LVCT_OE_N[0]}]

# the rest, port 34:
#set_property IOSTANDARD LVCMOS18 [get_ports {da_* SIG_* TEST RELAY* ENC*}]
set_property IOSTANDARD LVCMOS18 [get_ports {TEST[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {TEST[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {TEST[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {TEST[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {TEST[0]}]

#set_property IOSTANDARD LVCMOS18 [get_ports {XADC_AD_P* XADC_AD_N*}]

#set_property IOSTANDARD LVCMOS18 [get_ports {Vaux*}]

#------------------------------------------------------------------------------
#  Clocks

# clk_fpga_0 is created implicitly by processor system.

#create_clock -period 4.000 -name AD_CLOCK [get_ports ad_dcop]
#set_input_jitter AD_CLOCK 0.100

#set_clock_groups -asynchronous -group [get_clocks AD_CLOCK] -group [get_clocks clk_fpga_0]

create_clock -period 8.000 -name mgt_refclk0_clk_p -waveform {0.000 4.000} [get_ports mgt_refclk0_clk_p]

#set_clock_groups -asynchronous -group [get_clocks mgt_refclk0_clk_p] -group [get_clocks clk_fpga_0]



#------------------------------------------------------------------------------
# Timing



set_false_path -from */*/*regarray/*/*/register_array_write_reg*/C -to */*/internal_reset_timer*/*/reset_in_latch_reg/PRE



#  Moves to Additional__late_constrsints.xdc   Set it sProperties to processing oerder:_LATE

set_false_path -from * -to [get_pins */*/gigabit_regarray/U0/axi_rdata_reg*/D]





#set_output_delay -clock [get_clocks clk_fpga_0] -max 2.000 [get_ports {da_d da_a_b}]
#set_output_delay -clock [get_clocks clk_fpga_0] -min 1.000 [get_ports {da_d da_a_b}]
#set_output_delay -clock [get_clocks clk_fpga_0] -max 2.000 [get_ports {da_ab_cs da_cd_cs}]
#set_output_delay -clock [get_clocks clk_fpga_0] -min 1.000 [get_ports {da_ab_cs da_cd_cs}]

#set_output_delay -clock [get_clocks clk_fpga_0] -max -3.000 [get_ports {da_ab_cs da_cd_cs}]
#set_output_delay -clock [get_clocks clk_fpga_0] -min -6.000 [get_ports {da_ab_cs da_cd_cs}]


#set_input_delay -clock [get_clocks AD_CLOCK] -max  -2.000 [get_ports {ad_fco* }]
#set_input_delay -clock [get_clocks AD_CLOCK] -min  -10.000 [get_ports {ad_fco* }]


#set_input_delay -reference_pin [get_ports {AD_FCO_P}] -max 0.200 [get_ports ad_d_p*]
#set_input_delay -reference_pin [get_ports {AD_FCO_P}] -min -0.200 [get_ports ad_d_p*]


# set_max_delay 1.5 -from [get_pins {*/AD_block/ad_omformer_seriemottaker_0/U0/USER_LOGIC_I/akkumulator_array_reg[*][*]/C}] -to [get_pins {*/AD_block/ad_omformer_seriemottaker_0/U0/USER_LOGIC_I/clk_bus_akk_ut_array_synk1_reg[*][*]/D}] -datapath_only  # Ser ikke ut til at denne biter når det er asynkrone klokker.


#set_output_delay -clock [get_clocks clk_fpga_0] -max  7.000 [get_ports {da_* }]
#set_output_delay -clock [get_clocks clk_fpga_0] -min -3.000 [get_ports {da_* }]


#set_output_delay -clock [get_clocks clk_fpga_0] -max  7.000 [get_ports {DRIVER*_D* DRIVER*_EN* }]
#set_output_delay -clock [get_clocks clk_fpga_0] -min -3.000 [get_ports {DRIVER*_D* DRIVER*_EN* }]

#set_input_delay -clock [get_clocks clk_fpga_0] -max  10.000 [get_ports {DRIVER*_T* DRIVER*_OK SIG_D* ENC_P* }]
#set_input_delay -clock [get_clocks clk_fpga_0] -min -10.000 [get_ports {DRIVER*_T  DRIVER*_OK SIG_D* ENC_P* }]


#set_input_delay -clock [get_clocks clk_fpga_0] -max 50.000 [get_ports {HW_INTERLOCK}]
#set_input_delay -clock [get_clocks clk_fpga_0] -min 0.000 [get_ports {HW_INTERLOCK}]

#set_false_path -from [get_ports {HW_INTERLOCK}] -to [get_ports {DRIVER*_EN* }]


#set_input_delay -clock [get_clocks clk_fpga_0] -max  50.000 [get_ports {ENC_ERR}]
#set_input_delay -clock [get_clocks clk_fpga_0] -min -50.000 [get_ports {ENC_ERR}]



#set_output_delay -clock [get_clocks clk_fpga_0] -max  30.000 [get_ports {ENC_LED* DRIVER*_RESET LED_* TEST* RELAY* SIG_R_PU PILOT* }]
#set_output_delay -clock [get_clocks clk_fpga_0] -min -0.000  [get_ports {ENC_LED* DRIVER*_RESET LED_* TEST* RELAY* SIG_R_PU PILOT* }]

#set_output_delay -clock [get_clocks clk_fpga_0] -max  30.000 [get_ports {TEST*}]
#set_output_delay -clock [get_clocks clk_fpga_0] -min -0.000  [get_ports {TEST*}]

#set_output_delay -clock [get_clocks clk_fpga_0] -max  10.000 [get_ports {gpio*}]
#set_output_delay -clock [get_clocks clk_fpga_0] -min -0.000  [get_ports {gpio*}]

#set_input_delay -clock [get_clocks clk_fpga_0] -max  0.000 [get_ports {gpio*}]
#set_input_delay -clock [get_clocks clk_fpga_0] -min  -10.000  [get_ports {gpio*}]



#set_output_delay -clock [get_clocks clk_fpga_0] -max 9.000 [get_ports {XADC_MUX*}]
#set_output_delay -clock [get_clocks clk_fpga_0] -min -0.000 [get_ports {XADC_MUX*}]




#set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks AD_CLOCK]

#set_max_delay -datapath_only -from [get_clocks AD_CLOCK] -to [get_clocks clk_fpga_0] 2.000




set_false_path -from [get_pins {design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/rx_crc_i/rx_crc_gen1_i/crcreg_reg[6]/C}] -to [get_pins {design_1_i/gigabit_block/synchronizer_reg_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]/D}]
set_false_path -from [get_clocks design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK] -to [get_clocks clk_fpga_0]





create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[0]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[1]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[2]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[3]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[4]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[5]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[6]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[7]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[8]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[9]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[10]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[11]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[12]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[13]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[14]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[15]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[16]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[17]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[18]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[19]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[20]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[21]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[22]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[23]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[24]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[25]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[26]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[27]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[28]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[29]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[30]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rresp[0]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[0]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[1]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[2]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[3]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[4]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[5]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[6]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[7]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[8]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[9]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[10]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[11]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[12]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[13]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[14]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[15]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[16]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[17]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[18]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[19]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[20]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[21]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[22]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[23]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[24]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[25]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[26]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[27]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[28]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[29]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[30]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awaddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_arlen[0]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_arlen[1]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_arlen[2]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_arlen[3]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_arlen[4]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_arlen[5]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_arlen[6]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_arlen[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[0]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[1]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[2]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[3]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[4]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[5]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[6]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[7]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[8]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[9]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[10]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[11]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[12]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[13]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[14]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[15]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[16]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[17]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[18]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[19]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[20]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[21]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[22]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[23]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[24]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[25]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[26]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[27]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[28]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[29]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[30]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_araddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wstrb[0]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wstrb[1]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wstrb[2]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wstrb[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[0]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[1]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[2]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[3]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[4]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[5]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[6]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[7]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[8]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[9]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[10]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[11]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[12]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[13]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[14]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[15]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[16]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[17]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[18]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[19]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[20]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[21]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[22]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[23]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[24]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[25]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[26]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[27]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[28]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[29]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[30]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0/m_axi_sg_wvalid]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list {design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/clock_module_i/cpllpd_wait_reg[95]}]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awlen[0]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awlen[1]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awlen[2]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awlen[3]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awlen[4]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awlen[5]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awlen[6]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awlen[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 3 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awsize[0]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awsize[1]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awsize[2]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 4 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awcache[0]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awcache[1]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awcache[2]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awcache[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 4 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wstrb[0]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wstrb[1]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wstrb[2]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wstrb[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 2 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awburst[0]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awburst[1]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 3 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awprot[0]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awprot[1]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awprot[2]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 2 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/axi_dma_0_M_AXI_S2MM_BRESP[0]} {design_1_i/gigabit_block/sfp_0_1/axi_dma_0_M_AXI_S2MM_BRESP[1]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 32 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[0]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[1]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[2]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[3]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[4]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[5]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[6]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[7]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[8]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[9]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[10]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[11]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[12]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[13]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[14]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[15]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[16]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[17]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[18]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[19]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[20]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[21]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[22]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[23]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[24]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[25]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[26]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[27]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[28]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[29]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[30]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_awaddr[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 32 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[0]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[1]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[2]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[3]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[4]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[5]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[6]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[7]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[8]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[9]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[10]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[11]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[12]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[13]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[14]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[15]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[16]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[17]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[18]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[19]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[20]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[21]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[22]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[23]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[24]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[25]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[26]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[27]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[28]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[29]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[30]} {design_1_i/gigabit_block/sfp_0_1/S02_AXI_wdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 32 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[0]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[1]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[2]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[3]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[4]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[5]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[6]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[7]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[8]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[9]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[10]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[11]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[12]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[13]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[14]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[15]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[16]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[17]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[18]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[19]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[20]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[21]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[22]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[23]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[24]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[25]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[26]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[27]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[28]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[29]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[30]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TDATA[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property port_width 4 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TKEEP[0]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TKEEP[1]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TKEEP[2]} {design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TKEEP[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TREADY]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0_M_AXI_S2MM_WVALID]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0_M_AXI_S2MM_WLAST]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0_M_AXI_S2MM_BREADY]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0_M_AXI_S2MM_AWVALID]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TVALID]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_s_chain_link_swi_0_node_in1_axis_TLAST]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0_M_AXI_S2MM_WREADY]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0_M_AXI_S2MM_BVALID]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list design_1_i/gigabit_block/sfp_0_1/axi_dma_0_M_AXI_S2MM_AWREADY]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0_user_clk_out]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_cpllpd_wait_reg[95]]
