$comment
	File created using the following command:
		vcd file processador.msim.vcd -direction
$end
$date
	Tue Dec 13 05:38:24 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module qualcom_li_vhd_vec_tst $end
$var wire 1 ! clock $end
$var wire 1 " out_br_regA [7] $end
$var wire 1 # out_br_regA [6] $end
$var wire 1 $ out_br_regA [5] $end
$var wire 1 % out_br_regA [4] $end
$var wire 1 & out_br_regA [3] $end
$var wire 1 ' out_br_regA [2] $end
$var wire 1 ( out_br_regA [1] $end
$var wire 1 ) out_br_regA [0] $end
$var wire 1 * out_br_regB [7] $end
$var wire 1 + out_br_regB [6] $end
$var wire 1 , out_br_regB [5] $end
$var wire 1 - out_br_regB [4] $end
$var wire 1 . out_br_regB [3] $end
$var wire 1 / out_br_regB [2] $end
$var wire 1 0 out_br_regB [1] $end
$var wire 1 1 out_br_regB [0] $end
$var wire 1 2 out_endereco [3] $end
$var wire 1 3 out_endereco [2] $end
$var wire 1 4 out_endereco [1] $end
$var wire 1 5 out_endereco [0] $end
$var wire 1 6 out_opcode [3] $end
$var wire 1 7 out_opcode [2] $end
$var wire 1 8 out_opcode [1] $end
$var wire 1 9 out_opcode [0] $end
$var wire 1 : out_out_mult4_2X1_ram_ula [7] $end
$var wire 1 ; out_out_mult4_2X1_ram_ula [6] $end
$var wire 1 < out_out_mult4_2X1_ram_ula [5] $end
$var wire 1 = out_out_mult4_2X1_ram_ula [4] $end
$var wire 1 > out_out_mult4_2X1_ram_ula [3] $end
$var wire 1 ? out_out_mult4_2X1_ram_ula [2] $end
$var wire 1 @ out_out_mult4_2X1_ram_ula [1] $end
$var wire 1 A out_out_mult4_2X1_ram_ula [0] $end
$var wire 1 B out_rs [1] $end
$var wire 1 C out_rs [0] $end
$var wire 1 D out_rt [1] $end
$var wire 1 E out_rt [0] $end
$var wire 1 F outPc [7] $end
$var wire 1 G outPc [6] $end
$var wire 1 H outPc [5] $end
$var wire 1 I outPc [4] $end
$var wire 1 J outPc [3] $end
$var wire 1 K outPc [2] $end
$var wire 1 L outPc [1] $end
$var wire 1 M outPc [0] $end
$var wire 1 N outRam [7] $end
$var wire 1 O outRam [6] $end
$var wire 1 P outRam [5] $end
$var wire 1 Q outRam [4] $end
$var wire 1 R outRam [3] $end
$var wire 1 S outRam [2] $end
$var wire 1 T outRam [1] $end
$var wire 1 U outRam [0] $end
$var wire 1 V outRom [7] $end
$var wire 1 W outRom [6] $end
$var wire 1 X outRom [5] $end
$var wire 1 Y outRom [4] $end
$var wire 1 Z outRom [3] $end
$var wire 1 [ outRom [2] $end
$var wire 1 \ outRom [1] $end
$var wire 1 ] outRom [0] $end
$var wire 1 ^ outUla [7] $end
$var wire 1 _ outUla [6] $end
$var wire 1 ` outUla [5] $end
$var wire 1 a outUla [4] $end
$var wire 1 b outUla [3] $end
$var wire 1 c outUla [2] $end
$var wire 1 d outUla [1] $end
$var wire 1 e outUla [0] $end
$var wire 1 f overflow $end

$scope module i1 $end
$var wire 1 g gnd $end
$var wire 1 h vcc $end
$var wire 1 i unknown $end
$var wire 1 j devoe $end
$var wire 1 k devclrn $end
$var wire 1 l devpor $end
$var wire 1 m ww_devoe $end
$var wire 1 n ww_devclrn $end
$var wire 1 o ww_devpor $end
$var wire 1 p ww_clock $end
$var wire 1 q ww_outPc [7] $end
$var wire 1 r ww_outPc [6] $end
$var wire 1 s ww_outPc [5] $end
$var wire 1 t ww_outPc [4] $end
$var wire 1 u ww_outPc [3] $end
$var wire 1 v ww_outPc [2] $end
$var wire 1 w ww_outPc [1] $end
$var wire 1 x ww_outPc [0] $end
$var wire 1 y ww_outRam [7] $end
$var wire 1 z ww_outRam [6] $end
$var wire 1 { ww_outRam [5] $end
$var wire 1 | ww_outRam [4] $end
$var wire 1 } ww_outRam [3] $end
$var wire 1 ~ ww_outRam [2] $end
$var wire 1 !! ww_outRam [1] $end
$var wire 1 "! ww_outRam [0] $end
$var wire 1 #! ww_outRom [7] $end
$var wire 1 $! ww_outRom [6] $end
$var wire 1 %! ww_outRom [5] $end
$var wire 1 &! ww_outRom [4] $end
$var wire 1 '! ww_outRom [3] $end
$var wire 1 (! ww_outRom [2] $end
$var wire 1 )! ww_outRom [1] $end
$var wire 1 *! ww_outRom [0] $end
$var wire 1 +! ww_outUla [7] $end
$var wire 1 ,! ww_outUla [6] $end
$var wire 1 -! ww_outUla [5] $end
$var wire 1 .! ww_outUla [4] $end
$var wire 1 /! ww_outUla [3] $end
$var wire 1 0! ww_outUla [2] $end
$var wire 1 1! ww_outUla [1] $end
$var wire 1 2! ww_outUla [0] $end
$var wire 1 3! ww_out_br_regA [7] $end
$var wire 1 4! ww_out_br_regA [6] $end
$var wire 1 5! ww_out_br_regA [5] $end
$var wire 1 6! ww_out_br_regA [4] $end
$var wire 1 7! ww_out_br_regA [3] $end
$var wire 1 8! ww_out_br_regA [2] $end
$var wire 1 9! ww_out_br_regA [1] $end
$var wire 1 :! ww_out_br_regA [0] $end
$var wire 1 ;! ww_out_br_regB [7] $end
$var wire 1 <! ww_out_br_regB [6] $end
$var wire 1 =! ww_out_br_regB [5] $end
$var wire 1 >! ww_out_br_regB [4] $end
$var wire 1 ?! ww_out_br_regB [3] $end
$var wire 1 @! ww_out_br_regB [2] $end
$var wire 1 A! ww_out_br_regB [1] $end
$var wire 1 B! ww_out_br_regB [0] $end
$var wire 1 C! ww_out_opcode [3] $end
$var wire 1 D! ww_out_opcode [2] $end
$var wire 1 E! ww_out_opcode [1] $end
$var wire 1 F! ww_out_opcode [0] $end
$var wire 1 G! ww_out_rs [1] $end
$var wire 1 H! ww_out_rs [0] $end
$var wire 1 I! ww_out_rt [1] $end
$var wire 1 J! ww_out_rt [0] $end
$var wire 1 K! ww_out_endereco [3] $end
$var wire 1 L! ww_out_endereco [2] $end
$var wire 1 M! ww_out_endereco [1] $end
$var wire 1 N! ww_out_endereco [0] $end
$var wire 1 O! ww_overflow $end
$var wire 1 P! ww_out_out_mult4_2X1_ram_ula [7] $end
$var wire 1 Q! ww_out_out_mult4_2X1_ram_ula [6] $end
$var wire 1 R! ww_out_out_mult4_2X1_ram_ula [5] $end
$var wire 1 S! ww_out_out_mult4_2X1_ram_ula [4] $end
$var wire 1 T! ww_out_out_mult4_2X1_ram_ula [3] $end
$var wire 1 U! ww_out_out_mult4_2X1_ram_ula [2] $end
$var wire 1 V! ww_out_out_mult4_2X1_ram_ula [1] $end
$var wire 1 W! ww_out_out_mult4_2X1_ram_ula [0] $end
$var wire 1 X! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 Y! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 Z! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 [! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 \! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 ]! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ^! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 _! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 `! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 a! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 b! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 c! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 d! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 e! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 f! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 g! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 h! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 i! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 j! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 k! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 l! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 m! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 n! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 o! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 p! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 q! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 r! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 s! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 t! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 u! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 v! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 w! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 x! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 y! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 z! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 {! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 |! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 }! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 ~! \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 !" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 "" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 #" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 $" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 %" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 &" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 '" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 (" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 )" \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 *" \port_map_ula|pot_map_multi|Mult0~mac_AX_bus\ [7] $end
$var wire 1 +" \port_map_ula|pot_map_multi|Mult0~mac_AX_bus\ [6] $end
$var wire 1 ," \port_map_ula|pot_map_multi|Mult0~mac_AX_bus\ [5] $end
$var wire 1 -" \port_map_ula|pot_map_multi|Mult0~mac_AX_bus\ [4] $end
$var wire 1 ." \port_map_ula|pot_map_multi|Mult0~mac_AX_bus\ [3] $end
$var wire 1 /" \port_map_ula|pot_map_multi|Mult0~mac_AX_bus\ [2] $end
$var wire 1 0" \port_map_ula|pot_map_multi|Mult0~mac_AX_bus\ [1] $end
$var wire 1 1" \port_map_ula|pot_map_multi|Mult0~mac_AX_bus\ [0] $end
$var wire 1 2" \port_map_ula|pot_map_multi|Mult0~mac_AY_bus\ [7] $end
$var wire 1 3" \port_map_ula|pot_map_multi|Mult0~mac_AY_bus\ [6] $end
$var wire 1 4" \port_map_ula|pot_map_multi|Mult0~mac_AY_bus\ [5] $end
$var wire 1 5" \port_map_ula|pot_map_multi|Mult0~mac_AY_bus\ [4] $end
$var wire 1 6" \port_map_ula|pot_map_multi|Mult0~mac_AY_bus\ [3] $end
$var wire 1 7" \port_map_ula|pot_map_multi|Mult0~mac_AY_bus\ [2] $end
$var wire 1 8" \port_map_ula|pot_map_multi|Mult0~mac_AY_bus\ [1] $end
$var wire 1 9" \port_map_ula|pot_map_multi|Mult0~mac_AY_bus\ [0] $end
$var wire 1 :" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [63] $end
$var wire 1 ;" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [62] $end
$var wire 1 <" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [61] $end
$var wire 1 =" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [60] $end
$var wire 1 >" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [59] $end
$var wire 1 ?" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [58] $end
$var wire 1 @" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [57] $end
$var wire 1 A" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [56] $end
$var wire 1 B" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [55] $end
$var wire 1 C" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [54] $end
$var wire 1 D" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [53] $end
$var wire 1 E" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [52] $end
$var wire 1 F" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [51] $end
$var wire 1 G" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [50] $end
$var wire 1 H" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [49] $end
$var wire 1 I" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [48] $end
$var wire 1 J" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [47] $end
$var wire 1 K" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [46] $end
$var wire 1 L" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [45] $end
$var wire 1 M" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [44] $end
$var wire 1 N" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [43] $end
$var wire 1 O" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [42] $end
$var wire 1 P" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [41] $end
$var wire 1 Q" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [40] $end
$var wire 1 R" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [39] $end
$var wire 1 S" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [38] $end
$var wire 1 T" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [37] $end
$var wire 1 U" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [36] $end
$var wire 1 V" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [35] $end
$var wire 1 W" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [34] $end
$var wire 1 X" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [33] $end
$var wire 1 Y" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [32] $end
$var wire 1 Z" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [31] $end
$var wire 1 [" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [30] $end
$var wire 1 \" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [29] $end
$var wire 1 ]" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [28] $end
$var wire 1 ^" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [27] $end
$var wire 1 _" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [26] $end
$var wire 1 `" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [25] $end
$var wire 1 a" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [24] $end
$var wire 1 b" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [23] $end
$var wire 1 c" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [22] $end
$var wire 1 d" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [21] $end
$var wire 1 e" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [20] $end
$var wire 1 f" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [19] $end
$var wire 1 g" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [18] $end
$var wire 1 h" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [17] $end
$var wire 1 i" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [16] $end
$var wire 1 j" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [15] $end
$var wire 1 k" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [14] $end
$var wire 1 l" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [13] $end
$var wire 1 m" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [12] $end
$var wire 1 n" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [11] $end
$var wire 1 o" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [10] $end
$var wire 1 p" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [9] $end
$var wire 1 q" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [8] $end
$var wire 1 r" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [7] $end
$var wire 1 s" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [6] $end
$var wire 1 t" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [5] $end
$var wire 1 u" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [4] $end
$var wire 1 v" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [3] $end
$var wire 1 w" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [2] $end
$var wire 1 x" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [1] $end
$var wire 1 y" \port_map_ula|pot_map_multi|Mult0~mac_RESULTA_bus\ [0] $end
$var wire 1 z" \port_map_ula|pot_map_multi|Mult0~8\ $end
$var wire 1 {" \port_map_ula|pot_map_multi|Mult0~9\ $end
$var wire 1 |" \port_map_ula|pot_map_multi|Mult0~10\ $end
$var wire 1 }" \port_map_ula|pot_map_multi|Mult0~11\ $end
$var wire 1 ~" \port_map_ula|pot_map_multi|Mult0~12\ $end
$var wire 1 !# \port_map_ula|pot_map_multi|Mult0~13\ $end
$var wire 1 "# \port_map_ula|pot_map_multi|Mult0~14\ $end
$var wire 1 ## \port_map_ula|pot_map_multi|Mult0~15\ $end
$var wire 1 $# \port_map_ula|pot_map_multi|Mult0~16\ $end
$var wire 1 %# \port_map_ula|pot_map_multi|Mult0~17\ $end
$var wire 1 &# \port_map_ula|pot_map_multi|Mult0~18\ $end
$var wire 1 '# \port_map_ula|pot_map_multi|Mult0~19\ $end
$var wire 1 (# \port_map_ula|pot_map_multi|Mult0~20\ $end
$var wire 1 )# \port_map_ula|pot_map_multi|Mult0~21\ $end
$var wire 1 *# \port_map_ula|pot_map_multi|Mult0~22\ $end
$var wire 1 +# \port_map_ula|pot_map_multi|Mult0~23\ $end
$var wire 1 ,# \port_map_ula|pot_map_multi|Mult0~24\ $end
$var wire 1 -# \port_map_ula|pot_map_multi|Mult0~25\ $end
$var wire 1 .# \port_map_ula|pot_map_multi|Mult0~26\ $end
$var wire 1 /# \port_map_ula|pot_map_multi|Mult0~27\ $end
$var wire 1 0# \port_map_ula|pot_map_multi|Mult0~28\ $end
$var wire 1 1# \port_map_ula|pot_map_multi|Mult0~29\ $end
$var wire 1 2# \port_map_ula|pot_map_multi|Mult0~30\ $end
$var wire 1 3# \port_map_ula|pot_map_multi|Mult0~31\ $end
$var wire 1 4# \port_map_ula|pot_map_multi|Mult0~32\ $end
$var wire 1 5# \port_map_ula|pot_map_multi|Mult0~33\ $end
$var wire 1 6# \port_map_ula|pot_map_multi|Mult0~34\ $end
$var wire 1 7# \port_map_ula|pot_map_multi|Mult0~35\ $end
$var wire 1 8# \port_map_ula|pot_map_multi|Mult0~36\ $end
$var wire 1 9# \port_map_ula|pot_map_multi|Mult0~37\ $end
$var wire 1 :# \port_map_ula|pot_map_multi|Mult0~38\ $end
$var wire 1 ;# \port_map_ula|pot_map_multi|Mult0~39\ $end
$var wire 1 <# \port_map_ula|pot_map_multi|Mult0~40\ $end
$var wire 1 =# \port_map_ula|pot_map_multi|Mult0~41\ $end
$var wire 1 ># \port_map_ula|pot_map_multi|Mult0~42\ $end
$var wire 1 ?# \port_map_ula|pot_map_multi|Mult0~43\ $end
$var wire 1 @# \port_map_ula|pot_map_multi|Mult0~44\ $end
$var wire 1 A# \port_map_ula|pot_map_multi|Mult0~45\ $end
$var wire 1 B# \port_map_ula|pot_map_multi|Mult0~46\ $end
$var wire 1 C# \port_map_ula|pot_map_multi|Mult0~47\ $end
$var wire 1 D# \port_map_ula|pot_map_multi|Mult0~48\ $end
$var wire 1 E# \port_map_ula|pot_map_multi|Mult0~49\ $end
$var wire 1 F# \port_map_ula|pot_map_multi|Mult0~50\ $end
$var wire 1 G# \port_map_ula|pot_map_multi|Mult0~51\ $end
$var wire 1 H# \port_map_ula|pot_map_multi|Mult0~52\ $end
$var wire 1 I# \port_map_ula|pot_map_multi|Mult0~53\ $end
$var wire 1 J# \port_map_ula|pot_map_multi|Mult0~54\ $end
$var wire 1 K# \port_map_ula|pot_map_multi|Mult0~55\ $end
$var wire 1 L# \outPc[0]~output_o\ $end
$var wire 1 M# \outPc[1]~output_o\ $end
$var wire 1 N# \outPc[2]~output_o\ $end
$var wire 1 O# \outPc[3]~output_o\ $end
$var wire 1 P# \outPc[4]~output_o\ $end
$var wire 1 Q# \outPc[5]~output_o\ $end
$var wire 1 R# \outPc[6]~output_o\ $end
$var wire 1 S# \outPc[7]~output_o\ $end
$var wire 1 T# \outRam[0]~output_o\ $end
$var wire 1 U# \outRam[1]~output_o\ $end
$var wire 1 V# \outRam[2]~output_o\ $end
$var wire 1 W# \outRam[3]~output_o\ $end
$var wire 1 X# \outRam[4]~output_o\ $end
$var wire 1 Y# \outRam[5]~output_o\ $end
$var wire 1 Z# \outRam[6]~output_o\ $end
$var wire 1 [# \outRam[7]~output_o\ $end
$var wire 1 \# \outRom[0]~output_o\ $end
$var wire 1 ]# \outRom[1]~output_o\ $end
$var wire 1 ^# \outRom[2]~output_o\ $end
$var wire 1 _# \outRom[3]~output_o\ $end
$var wire 1 `# \outRom[4]~output_o\ $end
$var wire 1 a# \outRom[5]~output_o\ $end
$var wire 1 b# \outRom[6]~output_o\ $end
$var wire 1 c# \outRom[7]~output_o\ $end
$var wire 1 d# \outUla[0]~output_o\ $end
$var wire 1 e# \outUla[1]~output_o\ $end
$var wire 1 f# \outUla[2]~output_o\ $end
$var wire 1 g# \outUla[3]~output_o\ $end
$var wire 1 h# \outUla[4]~output_o\ $end
$var wire 1 i# \outUla[5]~output_o\ $end
$var wire 1 j# \outUla[6]~output_o\ $end
$var wire 1 k# \outUla[7]~output_o\ $end
$var wire 1 l# \out_br_regA[0]~output_o\ $end
$var wire 1 m# \out_br_regA[1]~output_o\ $end
$var wire 1 n# \out_br_regA[2]~output_o\ $end
$var wire 1 o# \out_br_regA[3]~output_o\ $end
$var wire 1 p# \out_br_regA[4]~output_o\ $end
$var wire 1 q# \out_br_regA[5]~output_o\ $end
$var wire 1 r# \out_br_regA[6]~output_o\ $end
$var wire 1 s# \out_br_regA[7]~output_o\ $end
$var wire 1 t# \out_br_regB[0]~output_o\ $end
$var wire 1 u# \out_br_regB[1]~output_o\ $end
$var wire 1 v# \out_br_regB[2]~output_o\ $end
$var wire 1 w# \out_br_regB[3]~output_o\ $end
$var wire 1 x# \out_br_regB[4]~output_o\ $end
$var wire 1 y# \out_br_regB[5]~output_o\ $end
$var wire 1 z# \out_br_regB[6]~output_o\ $end
$var wire 1 {# \out_br_regB[7]~output_o\ $end
$var wire 1 |# \out_opcode[0]~output_o\ $end
$var wire 1 }# \out_opcode[1]~output_o\ $end
$var wire 1 ~# \out_opcode[2]~output_o\ $end
$var wire 1 !$ \out_opcode[3]~output_o\ $end
$var wire 1 "$ \out_rs[0]~output_o\ $end
$var wire 1 #$ \out_rs[1]~output_o\ $end
$var wire 1 $$ \out_rt[0]~output_o\ $end
$var wire 1 %$ \out_rt[1]~output_o\ $end
$var wire 1 &$ \out_endereco[0]~output_o\ $end
$var wire 1 '$ \out_endereco[1]~output_o\ $end
$var wire 1 ($ \out_endereco[2]~output_o\ $end
$var wire 1 )$ \out_endereco[3]~output_o\ $end
$var wire 1 *$ \overflow~output_o\ $end
$var wire 1 +$ \out_out_mult4_2X1_ram_ula[0]~output_o\ $end
$var wire 1 ,$ \out_out_mult4_2X1_ram_ula[1]~output_o\ $end
$var wire 1 -$ \out_out_mult4_2X1_ram_ula[2]~output_o\ $end
$var wire 1 .$ \out_out_mult4_2X1_ram_ula[3]~output_o\ $end
$var wire 1 /$ \out_out_mult4_2X1_ram_ula[4]~output_o\ $end
$var wire 1 0$ \out_out_mult4_2X1_ram_ula[5]~output_o\ $end
$var wire 1 1$ \out_out_mult4_2X1_ram_ula[6]~output_o\ $end
$var wire 1 2$ \out_out_mult4_2X1_ram_ula[7]~output_o\ $end
$var wire 1 3$ \clock~input_o\ $end
$var wire 1 4$ \port_map_addr|Add0~1_sumout\ $end
$var wire 1 5$ \port_map_addr|Add0~2\ $end
$var wire 1 6$ \port_map_addr|Add0~5_sumout\ $end
$var wire 1 7$ \port_map_addr|Add0~6\ $end
$var wire 1 8$ \port_map_addr|Add0~9_sumout\ $end
$var wire 1 9$ \port_map_addr|Add0~10\ $end
$var wire 1 :$ \port_map_addr|Add0~13_sumout\ $end
$var wire 1 ;$ \port_map_addr|Add0~14\ $end
$var wire 1 <$ \port_map_addr|Add0~17_sumout\ $end
$var wire 1 =$ \port_map_addr|Add0~18\ $end
$var wire 1 >$ \port_map_addr|Add0~21_sumout\ $end
$var wire 1 ?$ \port_map_addr|Add0~22\ $end
$var wire 1 @$ \port_map_addr|Add0~25_sumout\ $end
$var wire 1 A$ \port_map_addr|Add0~26\ $end
$var wire 1 B$ \port_map_addr|Add0~29_sumout\ $end
$var wire 1 C$ \port_map_rom|rom_memory~4_combout\ $end
$var wire 1 D$ \port_map_unidade_de_controle|Mux7~0_combout\ $end
$var wire 1 E$ \port_map_banco_de_registradores|registradores~59_combout\ $end
$var wire 1 F$ \port_map_banco_de_registradores|registradores~11_q\ $end
$var wire 1 G$ \port_map_banco_de_registradores|registradores~60_combout\ $end
$var wire 1 H$ \port_map_banco_de_registradores|registradores~19_q\ $end
$var wire 1 I$ \port_map_banco_de_registradores|registradores~61_combout\ $end
$var wire 1 J$ \port_map_banco_de_registradores|registradores~27_q\ $end
$var wire 1 K$ \port_map_banco_de_registradores|registradores~62_combout\ $end
$var wire 1 L$ \port_map_banco_de_registradores|registradores~35_q\ $end
$var wire 1 M$ \port_map_rom|rom_memory~5_combout\ $end
$var wire 1 N$ \port_map_rom|rom_memory~6_combout\ $end
$var wire 1 O$ \port_map_banco_de_registradores|registradores~44_combout\ $end
$var wire 1 P$ \port_map_rom|rom_memory~0_combout\ $end
$var wire 1 Q$ \port_map_rom|rom_memory~1_combout\ $end
$var wire 1 R$ \port_map_rom|rom_memory~9_combout\ $end
$var wire 1 S$ \port_map_rom|rom_memory~2_combout\ $end
$var wire 1 T$ \port_map_rom|rom_memory~3_combout\ $end
$var wire 1 U$ \port_map_banco_de_registradores|registradores~43_combout\ $end
$var wire 1 V$ \port_map_mult1_2x1_br_ula|Sout[0]~0_combout\ $end
$var wire 1 W$ \port_map_rom|rom_memory~8_combout\ $end
$var wire 1 X$ \port_map_rom|rom_memory~7_combout\ $end
$var wire 1 Y$ \port_map_ula|Mux11~0_combout\ $end
$var wire 1 Z$ \port_map_banco_de_registradores|registradores~20_q\ $end
$var wire 1 [$ \port_map_banco_de_registradores|registradores~28_q\ $end
$var wire 1 \$ \port_map_banco_de_registradores|registradores~36_q\ $end
$var wire 1 ]$ \port_map_banco_de_registradores|registradores~46_combout\ $end
$var wire 1 ^$ \port_map_mult1_2x1_br_ula|Sout[1]~1_combout\ $end
$var wire 1 _$ \port_map_ula|soma|b0|Cout~0_combout\ $end
$var wire 1 `$ \port_map_ula|Mux10~0_combout\ $end
$var wire 1 a$ \port_map_rom|rom_memory~11_combout\ $end
$var wire 1 b$ \port_map_rom|rom_memory~10_combout\ $end
$var wire 1 c$ \port_map_ula|Add1~34_cout\ $end
$var wire 1 d$ \port_map_ula|Add1~2\ $end
$var wire 1 e$ \port_map_ula|Add1~5_sumout\ $end
$var wire 1 f$ \port_map_banco_de_registradores|registradores~21_q\ $end
$var wire 1 g$ \port_map_banco_de_registradores|registradores~29_q\ $end
$var wire 1 h$ \port_map_banco_de_registradores|registradores~37_q\ $end
$var wire 1 i$ \port_map_banco_de_registradores|registradores~48_combout\ $end
$var wire 1 j$ \port_map_ula|Mux9~0_combout\ $end
$var wire 1 k$ \port_map_ula|Add1~6\ $end
$var wire 1 l$ \port_map_ula|Add1~9_sumout\ $end
$var wire 1 m$ \port_map_banco_de_registradores|registradores~22_q\ $end
$var wire 1 n$ \port_map_banco_de_registradores|registradores~30_q\ $end
$var wire 1 o$ \port_map_banco_de_registradores|registradores~38_q\ $end
$var wire 1 p$ \port_map_banco_de_registradores|registradores~50_combout\ $end
$var wire 1 q$ \port_map_ula|Add1~10\ $end
$var wire 1 r$ \port_map_ula|Add1~13_sumout\ $end
$var wire 1 s$ \port_map_mult1_2x1_br_ula|Sout[3]~2_combout\ $end
$var wire 1 t$ \port_map_mult1_2x1_br_ula|Sout[2]~3_combout\ $end
$var wire 1 u$ \port_map_ula|Mux8~0_combout\ $end
$var wire 1 v$ \port_map_ula|Mux8~1_combout\ $end
$var wire 1 w$ \port_map_banco_de_registradores|registradores~23_q\ $end
$var wire 1 x$ \port_map_banco_de_registradores|registradores~31_q\ $end
$var wire 1 y$ \port_map_banco_de_registradores|registradores~39_q\ $end
$var wire 1 z$ \port_map_banco_de_registradores|registradores~52_combout\ $end
$var wire 1 {$ \port_map_mult1_2x1_br_ula|Sout[4]~4_combout\ $end
$var wire 1 |$ \port_map_ula|soma|b3|Cout~0_combout\ $end
$var wire 1 }$ \port_map_ula|soma|b3|Cout~1_combout\ $end
$var wire 1 ~$ \port_map_ula|soma|b3|Cout~2_combout\ $end
$var wire 1 !% \port_map_ula|Mux7~0_combout\ $end
$var wire 1 "% \port_map_ula|Mux7~1_combout\ $end
$var wire 1 #% \port_map_banco_de_registradores|registradores~24_q\ $end
$var wire 1 $% \port_map_banco_de_registradores|registradores~32_q\ $end
$var wire 1 %% \port_map_banco_de_registradores|registradores~40_q\ $end
$var wire 1 &% \port_map_banco_de_registradores|registradores~54_combout\ $end
$var wire 1 '% \port_map_ula|Mux6~0_combout\ $end
$var wire 1 (% \port_map_mult1_2x1_br_ula|Sout[5]~5_combout\ $end
$var wire 1 )% \port_map_ula|soma|b5|Cout~0_combout\ $end
$var wire 1 *% \port_map_banco_de_registradores|registradores~25_q\ $end
$var wire 1 +% \port_map_banco_de_registradores|registradores~33_q\ $end
$var wire 1 ,% \port_map_banco_de_registradores|registradores~41_q\ $end
$var wire 1 -% \port_map_banco_de_registradores|registradores~56_combout\ $end
$var wire 1 .% \port_map_mult1_2x1_br_ula|Sout[6]~6_combout\ $end
$var wire 1 /% \port_map_ula|Mux5~0_combout\ $end
$var wire 1 0% \port_map_ula|Add1~14\ $end
$var wire 1 1% \port_map_ula|Add1~18\ $end
$var wire 1 2% \port_map_ula|Add1~22\ $end
$var wire 1 3% \port_map_ula|Add1~25_sumout\ $end
$var wire 1 4% \port_map_banco_de_registradores|registradores~26_q\ $end
$var wire 1 5% \port_map_banco_de_registradores|registradores~34_q\ $end
$var wire 1 6% \port_map_banco_de_registradores|registradores~42_q\ $end
$var wire 1 7% \port_map_banco_de_registradores|registradores~58_combout\ $end
$var wire 1 8% \port_map_mult1_2x1_br_ula|Sout[7]~7_combout\ $end
$var wire 1 9% \port_map_ula|Mux4~0_combout\ $end
$var wire 1 :% \port_map_ula|Add1~26\ $end
$var wire 1 ;% \port_map_ula|Add1~29_sumout\ $end
$var wire 1 <% \port_map_ula|Mux4~1_combout\ $end
$var wire 1 =% \port_map_banco_de_registradores|registradores~18_q\ $end
$var wire 1 >% \port_map_banco_de_registradores|registradores~57_combout\ $end
$var wire 1 ?% \port_map_ula|Mux5~1_combout\ $end
$var wire 1 @% \port_map_banco_de_registradores|registradores~17_q\ $end
$var wire 1 A% \port_map_banco_de_registradores|registradores~55_combout\ $end
$var wire 1 B% \port_map_ula|Add1~21_sumout\ $end
$var wire 1 C% \port_map_ula|Mux6~1_combout\ $end
$var wire 1 D% \port_map_banco_de_registradores|registradores~16_q\ $end
$var wire 1 E% \port_map_banco_de_registradores|registradores~53_combout\ $end
$var wire 1 F% \port_map_ula|Add1~17_sumout\ $end
$var wire 1 G% \port_map_ula|Mux7~2_combout\ $end
$var wire 1 H% \port_map_banco_de_registradores|registradores~15_q\ $end
$var wire 1 I% \port_map_banco_de_registradores|registradores~51_combout\ $end
$var wire 1 J% \port_map_ula|Mux8~2_combout\ $end
$var wire 1 K% \port_map_banco_de_registradores|registradores~14_q\ $end
$var wire 1 L% \port_map_banco_de_registradores|registradores~49_combout\ $end
$var wire 1 M% \port_map_ula|Mux9~1_combout\ $end
$var wire 1 N% \port_map_banco_de_registradores|registradores~13_q\ $end
$var wire 1 O% \port_map_banco_de_registradores|registradores~47_combout\ $end
$var wire 1 P% \port_map_ula|Mux10~1_combout\ $end
$var wire 1 Q% \port_map_banco_de_registradores|registradores~12_q\ $end
$var wire 1 R% \port_map_banco_de_registradores|registradores~45_combout\ $end
$var wire 1 S% \port_map_ula|Add1~1_sumout\ $end
$var wire 1 T% \port_map_ula|Mux11~2_combout\ $end
$var wire 1 U% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 V% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 W% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 X% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 Y% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 Z% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 [% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 \% \port_map_ram|mem_rtl_0|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 ]% \port_map_ula|Equal0~0_combout\ $end
$var wire 1 ^% \port_map_ula|soma|overflow~0_combout\ $end
$var wire 1 _% \port_map_ula|Mux12~0_combout\ $end
$var wire 1 `% \port_map_ula|Mux11~1_combout\ $end
$var wire 1 a% \port_map_ula|overflow~combout\ $end
$var wire 1 b% \port_map_ula|pot_map_multi|Produto\ [15] $end
$var wire 1 c% \port_map_ula|pot_map_multi|Produto\ [14] $end
$var wire 1 d% \port_map_ula|pot_map_multi|Produto\ [13] $end
$var wire 1 e% \port_map_ula|pot_map_multi|Produto\ [12] $end
$var wire 1 f% \port_map_ula|pot_map_multi|Produto\ [11] $end
$var wire 1 g% \port_map_ula|pot_map_multi|Produto\ [10] $end
$var wire 1 h% \port_map_ula|pot_map_multi|Produto\ [9] $end
$var wire 1 i% \port_map_ula|pot_map_multi|Produto\ [8] $end
$var wire 1 j% \port_map_ula|pot_map_multi|Produto\ [7] $end
$var wire 1 k% \port_map_ula|pot_map_multi|Produto\ [6] $end
$var wire 1 l% \port_map_ula|pot_map_multi|Produto\ [5] $end
$var wire 1 m% \port_map_ula|pot_map_multi|Produto\ [4] $end
$var wire 1 n% \port_map_ula|pot_map_multi|Produto\ [3] $end
$var wire 1 o% \port_map_ula|pot_map_multi|Produto\ [2] $end
$var wire 1 p% \port_map_ula|pot_map_multi|Produto\ [1] $end
$var wire 1 q% \port_map_ula|pot_map_multi|Produto\ [0] $end
$var wire 1 r% \port_map_pc|outPort\ [7] $end
$var wire 1 s% \port_map_pc|outPort\ [6] $end
$var wire 1 t% \port_map_pc|outPort\ [5] $end
$var wire 1 u% \port_map_pc|outPort\ [4] $end
$var wire 1 v% \port_map_pc|outPort\ [3] $end
$var wire 1 w% \port_map_pc|outPort\ [2] $end
$var wire 1 x% \port_map_pc|outPort\ [1] $end
$var wire 1 y% \port_map_pc|outPort\ [0] $end
$var wire 1 z% \port_map_pc|ALT_INV_outPort\ [7] $end
$var wire 1 {% \port_map_pc|ALT_INV_outPort\ [6] $end
$var wire 1 |% \port_map_pc|ALT_INV_outPort\ [5] $end
$var wire 1 }% \port_map_pc|ALT_INV_outPort\ [4] $end
$var wire 1 ~% \port_map_pc|ALT_INV_outPort\ [3] $end
$var wire 1 !& \port_map_pc|ALT_INV_outPort\ [2] $end
$var wire 1 "& \port_map_pc|ALT_INV_outPort\ [1] $end
$var wire 1 #& \port_map_pc|ALT_INV_outPort\ [0] $end
$var wire 1 $& \port_map_ula|ALT_INV_Add1~29_sumout\ $end
$var wire 1 %& \port_map_ula|ALT_INV_Add1~25_sumout\ $end
$var wire 1 && \port_map_ula|ALT_INV_Add1~21_sumout\ $end
$var wire 1 '& \port_map_ula|ALT_INV_Add1~17_sumout\ $end
$var wire 1 (& \port_map_ula|ALT_INV_Add1~13_sumout\ $end
$var wire 1 )& \port_map_ula|ALT_INV_Add1~9_sumout\ $end
$var wire 1 *& \port_map_ula|ALT_INV_Add1~5_sumout\ $end
$var wire 1 +& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [15] $end
$var wire 1 ,& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [14] $end
$var wire 1 -& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [13] $end
$var wire 1 .& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [12] $end
$var wire 1 /& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [11] $end
$var wire 1 0& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [10] $end
$var wire 1 1& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [9] $end
$var wire 1 2& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [8] $end
$var wire 1 3& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [7] $end
$var wire 1 4& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [6] $end
$var wire 1 5& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [5] $end
$var wire 1 6& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [4] $end
$var wire 1 7& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [3] $end
$var wire 1 8& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [2] $end
$var wire 1 9& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [1] $end
$var wire 1 :& \port_map_ula|pot_map_multi|ALT_INV_Produto\ [0] $end
$var wire 1 ;& \port_map_ula|ALT_INV_Add1~1_sumout\ $end
$var wire 1 <& \port_map_ula|ALT_INV_overflow~combout\ $end
$var wire 1 =& \port_map_ula|ALT_INV_Mux4~0_combout\ $end
$var wire 1 >& \port_map_ula|ALT_INV_Mux5~0_combout\ $end
$var wire 1 ?& \port_map_ula|ALT_INV_Mux6~0_combout\ $end
$var wire 1 @& \port_map_ula|ALT_INV_Mux7~1_combout\ $end
$var wire 1 A& \port_map_ula|ALT_INV_Mux8~1_combout\ $end
$var wire 1 B& \port_map_ula|ALT_INV_Mux8~0_combout\ $end
$var wire 1 C& \port_map_ula|ALT_INV_Mux9~0_combout\ $end
$var wire 1 D& \port_map_ula|ALT_INV_Mux10~0_combout\ $end
$var wire 1 E& \port_map_ula|ALT_INV_Mux11~1_combout\ $end
$var wire 1 F& \port_map_ula|ALT_INV_Mux12~0_combout\ $end
$var wire 1 G& \port_map_ula|soma|ALT_INV_overflow~0_combout\ $end
$var wire 1 H& \port_map_ula|ALT_INV_Equal0~0_combout\ $end
$var wire 1 I& \port_map_rom|ALT_INV_rom_memory~11_combout\ $end
$var wire 1 J& \port_map_rom|ALT_INV_rom_memory~10_combout\ $end
$var wire 1 K& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[7]~7_combout\ $end
$var wire 1 L& \port_map_banco_de_registradores|ALT_INV_registradores~58_combout\ $end
$var wire 1 M& \port_map_banco_de_registradores|ALT_INV_registradores~57_combout\ $end
$var wire 1 N& \port_map_banco_de_registradores|ALT_INV_registradores~42_q\ $end
$var wire 1 O& \port_map_banco_de_registradores|ALT_INV_registradores~34_q\ $end
$var wire 1 P& \port_map_banco_de_registradores|ALT_INV_registradores~26_q\ $end
$var wire 1 Q& \port_map_banco_de_registradores|ALT_INV_registradores~18_q\ $end
$var wire 1 R& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[6]~6_combout\ $end
$var wire 1 S& \port_map_banco_de_registradores|ALT_INV_registradores~56_combout\ $end
$var wire 1 T& \port_map_banco_de_registradores|ALT_INV_registradores~55_combout\ $end
$var wire 1 U& \port_map_banco_de_registradores|ALT_INV_registradores~41_q\ $end
$var wire 1 V& \port_map_banco_de_registradores|ALT_INV_registradores~33_q\ $end
$var wire 1 W& \port_map_banco_de_registradores|ALT_INV_registradores~25_q\ $end
$var wire 1 X& \port_map_banco_de_registradores|ALT_INV_registradores~17_q\ $end
$var wire 1 Y& \port_map_ula|soma|b5|ALT_INV_Cout~0_combout\ $end
$var wire 1 Z& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[5]~5_combout\ $end
$var wire 1 [& \port_map_banco_de_registradores|ALT_INV_registradores~54_combout\ $end
$var wire 1 \& \port_map_banco_de_registradores|ALT_INV_registradores~53_combout\ $end
$var wire 1 ]& \port_map_banco_de_registradores|ALT_INV_registradores~40_q\ $end
$var wire 1 ^& \port_map_banco_de_registradores|ALT_INV_registradores~32_q\ $end
$var wire 1 _& \port_map_banco_de_registradores|ALT_INV_registradores~24_q\ $end
$var wire 1 `& \port_map_banco_de_registradores|ALT_INV_registradores~16_q\ $end
$var wire 1 a& \port_map_ula|ALT_INV_Mux7~0_combout\ $end
$var wire 1 b& \port_map_ula|soma|b3|ALT_INV_Cout~2_combout\ $end
$var wire 1 c& \port_map_ula|soma|b3|ALT_INV_Cout~1_combout\ $end
$var wire 1 d& \port_map_ula|soma|b3|ALT_INV_Cout~0_combout\ $end
$var wire 1 e& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[4]~4_combout\ $end
$var wire 1 f& \port_map_banco_de_registradores|ALT_INV_registradores~52_combout\ $end
$var wire 1 g& \port_map_banco_de_registradores|ALT_INV_registradores~51_combout\ $end
$var wire 1 h& \port_map_banco_de_registradores|ALT_INV_registradores~39_q\ $end
$var wire 1 i& \port_map_banco_de_registradores|ALT_INV_registradores~31_q\ $end
$var wire 1 j& \port_map_banco_de_registradores|ALT_INV_registradores~23_q\ $end
$var wire 1 k& \port_map_banco_de_registradores|ALT_INV_registradores~15_q\ $end
$var wire 1 l& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[2]~3_combout\ $end
$var wire 1 m& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[3]~2_combout\ $end
$var wire 1 n& \port_map_banco_de_registradores|ALT_INV_registradores~50_combout\ $end
$var wire 1 o& \port_map_banco_de_registradores|ALT_INV_registradores~49_combout\ $end
$var wire 1 p& \port_map_banco_de_registradores|ALT_INV_registradores~38_q\ $end
$var wire 1 q& \port_map_banco_de_registradores|ALT_INV_registradores~30_q\ $end
$var wire 1 r& \port_map_banco_de_registradores|ALT_INV_registradores~22_q\ $end
$var wire 1 s& \port_map_banco_de_registradores|ALT_INV_registradores~14_q\ $end
$var wire 1 t& \port_map_banco_de_registradores|ALT_INV_registradores~48_combout\ $end
$var wire 1 u& \port_map_banco_de_registradores|ALT_INV_registradores~47_combout\ $end
$var wire 1 v& \port_map_banco_de_registradores|ALT_INV_registradores~37_q\ $end
$var wire 1 w& \port_map_banco_de_registradores|ALT_INV_registradores~29_q\ $end
$var wire 1 x& \port_map_banco_de_registradores|ALT_INV_registradores~21_q\ $end
$var wire 1 y& \port_map_banco_de_registradores|ALT_INV_registradores~13_q\ $end
$var wire 1 z& \port_map_mult1_2x1_br_ula|ALT_INV_Sout[1]~1_combout\ $end
$var wire 1 {& \port_map_banco_de_registradores|ALT_INV_registradores~46_combout\ $end
$var wire 1 |& \port_map_ula|soma|b0|ALT_INV_Cout~0_combout\ $end
$var wire 1 }& \port_map_banco_de_registradores|ALT_INV_registradores~45_combout\ $end
$var wire 1 ~& \port_map_banco_de_registradores|ALT_INV_registradores~36_q\ $end
$var wire 1 !' \port_map_banco_de_registradores|ALT_INV_registradores~28_q\ $end
$var wire 1 "' \port_map_banco_de_registradores|ALT_INV_registradores~20_q\ $end
$var wire 1 #' \port_map_banco_de_registradores|ALT_INV_registradores~12_q\ $end
$var wire 1 $' \port_map_ula|ALT_INV_Mux11~0_combout\ $end
$var wire 1 %' \port_map_banco_de_registradores|ALT_INV_registradores~44_combout\ $end
$var wire 1 &' \port_map_mult1_2x1_br_ula|ALT_INV_Sout[0]~0_combout\ $end
$var wire 1 '' \port_map_banco_de_registradores|ALT_INV_registradores~43_combout\ $end
$var wire 1 (' \port_map_banco_de_registradores|ALT_INV_registradores~35_q\ $end
$var wire 1 )' \port_map_banco_de_registradores|ALT_INV_registradores~27_q\ $end
$var wire 1 *' \port_map_banco_de_registradores|ALT_INV_registradores~19_q\ $end
$var wire 1 +' \port_map_banco_de_registradores|ALT_INV_registradores~11_q\ $end
$var wire 1 ,' \port_map_rom|ALT_INV_rom_memory~9_combout\ $end
$var wire 1 -' \port_map_rom|ALT_INV_rom_memory~8_combout\ $end
$var wire 1 .' \port_map_rom|ALT_INV_rom_memory~7_combout\ $end
$var wire 1 /' \port_map_rom|ALT_INV_rom_memory~6_combout\ $end
$var wire 1 0' \port_map_rom|ALT_INV_rom_memory~5_combout\ $end
$var wire 1 1' \port_map_rom|ALT_INV_rom_memory~4_combout\ $end
$var wire 1 2' \port_map_rom|ALT_INV_rom_memory~3_combout\ $end
$var wire 1 3' \port_map_rom|ALT_INV_rom_memory~2_combout\ $end
$var wire 1 4' \port_map_rom|ALT_INV_rom_memory~1_combout\ $end
$var wire 1 5' \port_map_rom|ALT_INV_rom_memory~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
xf
0g
1h
xi
1j
1k
1l
1m
1n
1o
0p
xO!
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
1c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
1!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
x*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
14$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
1C$
0D$
1E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
1R$
0S$
0T$
0U$
0V$
0W$
0X$
1Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
1c$
1d$
0e$
0f$
0g$
0h$
0i$
1j$
1k$
0l$
0m$
0n$
0o$
0p$
1q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
1}$
0~$
1!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
1)%
0*%
0+%
0,%
0-%
0.%
0/%
10%
11%
12%
03%
04%
05%
06%
07%
08%
09%
1:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
1]%
0^%
0_%
0`%
xa%
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1;&
x<&
1=&
1>&
1?&
1@&
1A&
1B&
0C&
1D&
1E&
1F&
1G&
0H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
0Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
0a&
1b&
0c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
0$'
1%'
1&'
1''
1('
1)'
1*'
1+'
0,'
1-'
1.'
1/'
10'
01'
12'
13'
14'
15'
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
1V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
16
07
08
09
0B
0C
0D
0E
02
03
04
05
0:
0;
0<
0=
0>
0?
0@
0A
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0]!
0^!
0c!
0d!
0i!
0j!
0o!
0p!
0u!
0v!
0{!
0|!
0#"
0$"
0)"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0Y!
0Z!
0[!
0\!
0_!
0`!
0a!
0b!
0e!
0f!
0g!
0h!
0k!
0l!
0m!
0n!
0q!
0r!
0s!
0t!
0w!
0x!
0y!
0z!
0}!
0~!
0!"
0""
0%"
0&"
0'"
0("
$end
#5000
1!
1p
13$
1y%
0#&
04$
15$
0E$
1G$
1M$
1P$
05'
00'
1L#
16$
1Q$
1b$
1x
0J&
04'
1("
1&"
1""
1~!
1z!
1x!
1t!
1r!
1n!
1l!
1h!
1f!
1b!
1`!
1\!
1Z!
1M
1^#
1"$
1($
1V$
1S%
0d$
1(!
1H!
1L!
0;&
0&'
19"
1[
1C
13
1\#
1$$
1&$
1e$
0k$
1T%
0*&
1*!
1J!
1N!
1l$
0q$
1X!
1]
1E
15
0)&
1r$
00%
0(&
1d#
1+$
1F%
01%
0'&
12!
1W!
1B%
02%
1e
1A
0&&
13%
0:%
0%&
1;%
0$&
#10000
0!
0p
03$
#15000
1!
1p
13$
0y%
1x%
1H$
0*'
0"&
1#&
14$
05$
0M$
0P$
06$
17$
0G$
1I$
1N$
1S$
1O$
1U$
0''
0%'
03'
0/'
15'
10'
11"
1y"
1M#
0L#
18$
16$
07$
1q%
0:&
0Q$
0b$
0O$
1T$
1a$
1_$
0S%
1d$
1w
0x
08$
1;&
0|&
0I&
02'
1%'
1J&
14'
0("
1'"
0&"
1%"
0""
1!"
0~!
1}!
0z!
1y!
0x!
1w!
0t!
1s!
0r!
1q!
0n!
1m!
0l!
1k!
0h!
1g!
0f!
1e!
0b!
1a!
0`!
1_!
0\!
1[!
0Z!
1Y!
01"
0M
1L
0y"
1t#
1l#
1_#
1#$
1)$
0^#
0"$
0($
0e$
1k$
0q%
1:&
0V$
0_$
0U$
1^$
1e$
0k$
1*&
1B!
1:!
1'!
1G!
1K!
0(!
0H!
0L!
0l$
1q$
0*&
0z&
1''
1|&
1&'
09"
18"
11
1)
0[
1Z
0C
1B
03
12
1]#
1%$
1'$
0l#
0\#
0$$
0&$
1l$
0q$
1)&
0T%
1P%
0r$
10%
0)&
1)!
1I!
1M!
0:!
0*!
0J!
0N!
1r$
00%
1(&
0X!
1^!
0]
1\
0E
1D
05
14
0)
0t#
0F%
11%
0(&
1F%
01%
1'&
0B!
0B%
12%
0'&
01
1e#
1,$
0d#
0+$
1B%
02%
1&&
03%
1:%
0&&
11!
1V!
02!
0W!
13%
0:%
1%&
0e
1d
0A
1@
0;%
0%&
1;%
1$&
0$&
#20000
0!
0p
03$
#25000
1!
1p
13$
1y%
1[$
0!'
0#&
04$
15$
0I$
1K$
1M$
1P$
1]$
1R%
0}&
0{&
05'
00'
10"
1w"
1L#
06$
17$
1o%
08&
0R%
1Q$
1b$
0e$
1k$
0j$
1x
18$
1C&
1*&
0J&
04'
1}&
00"
1("
1&"
1""
1~!
1z!
1x!
1t!
1r!
1n!
1l!
1h!
1f!
1b!
1`!
1\!
1Z!
1M
0w"
1m#
1u#
1^#
1"$
1($
0l$
1q$
0o%
18&
1e$
0k$
1j$
1V$
0]$
1S%
0d$
1)&
19!
1A!
1(!
1H!
1L!
0r$
10%
0;&
1{&
0&'
0C&
0*&
19"
1(
10
1[
1C
13
1\#
1$$
1&$
0m#
0e$
1l$
0q$
1(&
1T%
0F%
11%
0)&
1*&
1*!
1J!
1N!
09!
1r$
00%
1'&
1X!
1]
1E
15
0(
0u#
0B%
12%
0(&
1F%
01%
1&&
0A!
03%
1:%
0'&
00
1d#
1+$
1B%
02%
1%&
0;%
0&&
12!
1W!
13%
0:%
1$&
1e
1A
0%&
1;%
0$&
#30000
0!
0p
03$
#35000
1!
1p
13$
0y%
0x%
1w%
1L$
1\$
0~&
0('
0!&
1"&
1#&
14$
05$
16$
07$
08$
19$
1E$
0K$
0M$
0N$
0R$
0S$
1O$
1U$
1]$
1R%
0}&
0{&
0''
0%'
13'
1,'
1/'
10'
11"
10"
1v"
1y"
1N#
0M#
0L#
1:$
18$
09$
06$
1n%
1q%
0:&
07&
0O$
0R%
0Y$
1`%
0T$
0a$
0T%
1_$
0S%
1d$
1e$
0j$
1v
0w
0x
0P%
0:$
1C&
0*&
1;&
0|&
1I&
12'
0E&
1$'
1}&
1%'
01"
00"
0'"
0%"
0!"
0}!
0y!
0w!
0s!
0q!
0m!
0k!
0g!
0e!
0a!
0_!
0[!
0Y!
0X!
0M
0L
1K
0v"
0y"
1m#
1u#
1t#
1l#
0c#
0!$
0_#
0#$
0)$
0^#
0"$
0($
0e$
1k$
0^!
0n%
0q%
1:&
17&
0_$
1S%
0d$
1T%
0a%
0]$
1e$
0k$
1M%
1*&
19!
1A!
1B!
1:!
0#!
0C!
0'!
0G!
0K!
0(!
0H!
0L!
0l$
1q$
0*&
1{&
1<&
0;&
1|&
1X!
1d!
1)
1(
11
10
0[
0Z
0V
06
0C
0B
03
02
0d#
0+$
0]#
0%$
0'$
0m#
0l#
1l$
0q$
0e$
1)&
0e#
0,$
1`$
1j$
0^$
1e$
0r$
10%
1*&
0)&
02!
0W!
0)!
0I!
0M!
09!
0:!
1r$
00%
1(&
0*&
1z&
0C&
0D&
01!
0V!
08"
0e
0A
0\
0D
04
0)
0(
1f#
1-$
0u#
0*$
1d#
1+$
0F%
11%
0(&
0d
0@
0M%
0`$
1P%
1F%
01%
1'&
10!
1U!
0A!
0O!
12!
1W!
0B%
12%
0'&
1D&
0d!
1^!
1e
1c
1A
1?
00
0f
1B%
02%
1&&
0P%
03%
1:%
0&&
13%
0:%
1%&
0^!
1e#
1,$
0f#
0-$
0;%
0%&
1;%
1$&
11!
1V!
00!
0U!
0$&
1d
0c
1@
0?
0e#
0,$
01!
0V!
0d
0@
#40000
0!
0p
03$
#45000
1!
1p
13$
1y%
1F$
0+'
0#&
04$
15$
1X$
1O$
0%'
0.'
11"
1y"
1L#
16$
1q%
0:&
1`$
1v$
0!%
1<%
1?%
1C%
1G%
1M%
0`%
1_$
0S%
1d$
1x
1;&
0|&
1E&
1a&
0A&
0D&
1$"
1|!
1v!
1p!
1d!
1M
1l#
1a#
1}#
0e$
1k$
1P%
1J%
1*&
1:!
1%!
1E!
0T%
0l$
1q$
1^!
1j!
1)
1X
18
1f#
1-$
1h#
1/$
1i#
10$
1j#
11$
1k#
12$
0P%
1)&
0X!
0r$
10%
10!
1U!
1.!
1S!
1-!
1R!
1,!
1Q!
1+!
1P!
0^!
0M%
1(&
1c
1a
1`
1_
1^
1?
1=
1<
1;
1:
1g#
1.$
1e#
1,$
0F%
11%
0d!
0d#
0+$
0v$
1'&
1/!
1T!
11!
1V!
0e#
0,$
0B%
12%
1A&
02!
0W!
1d
1b
1@
1>
1&&
01!
0V!
0e
0A
0f#
0-$
0G%
0J%
03%
1:%
0d
0@
1%&
00!
0U!
0p!
0j!
0C%
0;%
0c
0?
0?%
1$&
0v!
0|!
0g#
0.$
0h#
0/$
0<%
0/!
0T!
0.!
0S!
0i#
00$
0$"
0b
0a
0>
0=
0j#
01$
0-!
0R!
0,!
0Q!
0`
0<
0_
0;
0k#
02$
0+!
0P!
0^
0:
#50000
0!
0p
03$
#55000
1!
1p
13$
0y%
1x%
0F$
1+'
0"&
1#&
14$
05$
0X$
06$
17$
1W$
0O$
1%'
0-'
1.'
01"
0y"
1M#
0L#
08$
19$
16$
07$
0q%
1:&
1`%
1Y$
0`$
1P%
0_$
1S%
0d$
1T%
1w
0x
18$
09$
1:$
0;&
1|&
1D&
0$'
0E&
1^!
1X!
0M
1L
0l#
1b#
1~#
0a#
0}#
1e$
0k$
0T%
0P%
0:$
0*&
0:!
1$!
1D!
0%!
0E!
0X!
1l$
0q$
0^!
0)
0X
1W
08
17
1d#
1+$
1e#
1,$
0)&
1r$
00%
12!
1W!
11!
1V!
0d#
0+$
0(&
1e
1d
1A
1@
0e#
0,$
1F%
01%
02!
0W!
0'&
01!
0V!
0e
0A
1B%
02%
0d
0@
0&&
13%
0:%
0%&
1;%
0$&
#60000
0!
0p
03$
#65000
1!
1p
13$
1y%
0#&
04$
15$
1D$
0E$
1S$
1X$
0.'
03'
1L#
06$
17$
1T$
1a$
0Y$
0`%
1x
08$
19$
1E&
1$'
0I&
02'
1'"
1%"
1!"
1}!
1y!
1w!
1s!
1q!
1m!
1k!
1g!
1e!
1a!
1_!
1[!
1Y!
1M
1a#
1}#
1]$
1v$
1:$
1%!
1E!
0A&
0{&
1X
18
1]#
1%$
1'$
1^$
0e$
1)!
1I!
1M!
1*&
0z&
18"
1\
1D
14
1u#
1A!
10
#70000
0!
0p
03$
#75000
1!
1p
13$
0y%
0x%
0w%
1v%
0~%
1!&
1"&
1#&
14$
05$
16$
07$
18$
09$
0D$
1E$
0W$
0X$
0:$
1;$
0C$
0P$
0S$
13'
15'
11'
1.'
1-'
1O#
0N#
0M#
0L#
1<$
1:$
0;$
08$
06$
1`$
0v$
1!%
1J%
1T%
1`%
0Q$
0b$
0T$
0a$
1u
0v
0w
0x
0<$
1I&
12'
1J&
14'
0E&
0a&
1A&
0D&
1j!
1X!
0("
0'"
0&"
0%"
0""
0!"
0~!
0}!
0z!
0y!
0x!
0w!
0t!
0s!
0r!
0q!
0n!
0m!
0l!
0k!
0h!
0g!
0f!
0e!
0b!
0a!
0`!
0_!
0\!
0[!
0Z!
0Y!
0M
0L
0K
1J
0a#
0}#
0b#
0~#
1P%
0J%
0U$
0]$
0%!
0E!
0$!
0D!
1{&
1''
1^!
0j!
0X
0W
08
07
0]#
0%$
0'$
0\#
0$$
0&$
1d#
1+$
1g#
1.$
0V$
0S%
1d$
0^$
1e$
0)!
0I!
0M!
0*!
0J!
0N!
12!
1W!
1/!
1T!
0*&
1z&
1;&
1&'
09"
08"
0]
0\
0E
0D
05
04
1e
1b
1A
1>
0u#
0t#
0g#
0.$
1e#
1,$
0e$
1k$
0T%
0`$
1*&
0A!
0B!
0/!
0T!
11!
1V!
0l$
1q$
1D&
0X!
01
00
1d
0b
1@
0>
1)&
0P%
0r$
10%
1(&
0^!
0d#
0+$
0F%
11%
1'&
02!
0W!
0B%
12%
0e
0A
0e#
0,$
1&&
03%
1:%
01!
0V!
1%&
0d
0@
0;%
1$&
#80000
0!
0p
03$
#85000
1!
1p
13$
1y%
0#&
04$
15$
1L#
16$
1x
1M
#90000
0!
0p
03$
#95000
1!
1p
13$
0y%
1x%
0"&
1#&
14$
05$
06$
17$
1M#
0L#
18$
16$
07$
1w
0x
08$
0M
1L
#100000
