### File OTP_register_map.yaml
### File autogenerated by gen_otp_dft.py script 
### Don't edit as your changes will get lost !
### ---------------------------------------------------------------------------------
###   name      : bitfield name
###   inst_name : instance name of the register-bitfield
###   reg_name  : register name of the register-bitfield
###   reg_addr  : register address of the register-bitfield
###   otp_owner : OTP ownership
###   value     : bitfield POR value
###   bw        : bitfield bit width
###   desc      : bitfield description
###   htmldesc  : bitfield description (HTML format)
###   idx       : bitfield index                                 (compacted view)
###   offset    : bitfield offset in 32-bit container            (compacted view)
###   otp_b0    : otp memory block location (1st part if split)  (compacted view)
###   otp_a0    : otp memory address location (1st part if split)(compacted view)
###   otpreg_add: address of OTP register                        (uncompacted view)
###   otpreg_ofs: bitfield offset in OTP register                (uncompacted view)
### ---------------------------------------------------------------------------------
__VERSION__: {name: APC_SERA, description: 'APC_SERA: APPLE PMU', vendor: apple.com, version: '0.1', otp_instances_nr: 1, otp_map_size: 1024, otp_data_width: 32, otp_full_size: 4096, otp_num_crc: 8, otp_dual_cell: 1, otp_double_bit: 0}
OTP__ARRAY_PROGRAMMED_0: {name: ARRAY_PROGRAMMED, inst_name: '', reg_name: ARRAY_PROG_CRC_PTR, reg_addr: '', otp_owner: trim, value: 0, bw: 1, desc: OTP read by controller if bit is set, htmldesc: OTP read by controller if bit is set, idx: 0, offset: 0, otp_b0: 0, otp_a0: 0, otpreg_add: 0, otpreg_ofs: 0}
OTP__ARRAY_PROG_CRC_PTR_0: {name: ARRAY_PROG_CRC_PTR, inst_name: '', reg_name: ARRAY_PROG_CRC_PTR, reg_addr: '', otp_owner: trim, value: 0, bw: 7, desc: CRC pointer used for CRC check, htmldesc: CRC pointer used for CRC check, idx: 1, offset: 1, otp_b0: 0, otp_a0: 0, otpreg_add: 0, otpreg_ofs: 1}
OTP_HOST_INTERFACE_OTP_REVISION_1: {name: OTP_REVISION, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_OTP_REV, reg_addr: 5125, otp_owner: design, value: 0, bw: 5, desc: "OTP Revision  \n00000 => letter code A = Reserved for blank parts (no trim, no OTP setting)  \n00001 => letter code B = Reserved for trimmed part (no OTP setting)  \n.....  \n11001 => letter code Z\n\n", htmldesc: "OTP Revision <br>\n                                          00000 => letter code A = Reserved for blank parts (no trim, no OTP setting) <br>\n                                          00001\
    \ => letter code B = Reserved for trimmed part (no OTP setting) <br>\n                                          ..... <br>\n                                          11001 => letter code Z", idx: 2, offset: 8, otp_b0: 0, otp_a0: 0, otpreg_add: 1, otpreg_ofs: 0}
OTP_HOST_INTERFACE_OTP_CONSUMER_1: {name: OTP_CONSUMER, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_OTP_REV, reg_addr: 5125, otp_owner: design, value: 0, bw: 3, desc: "000 => V = PMU_SiVal  \n001 => P = System Platform Builds  \n010 => S = SoC-SiVal  \n011 => H = HTOL/Qual  \n100 => T = TEST/ATE  \n1xx => _reserved_\n\n", htmldesc: "000 => V = PMU_SiVal <br>\n                                          001 => P = System Platform Builds <br>\n                                          010 => S = SoC-SiVal <br>\n                                          011 => H = HTOL/Qual\
    \ <br>\n                                          100 => T = TEST/ATE <br>\n                                          1xx => <i>reserved</i>", idx: 3, offset: 13, otp_b0: 0, otp_a0: 0, otpreg_add: 1, otpreg_ofs: 5}
OTP_HOST_INTERFACE_PLATFORM_ID_2: {name: PLATFORM_ID, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_PLATFORM_ID, reg_addr: 5126, otp_owner: system, value: 0, bw: 5, desc: "System Platform Identifier  \n00000 => letter code A = N104  \n00001 => letter code B = D42  \n00010 => letter code C = D43  \n00011 => letter code D  \n.....  \n11001 => letter code Z\n\n", htmldesc: "System Platform Identifier <br>\n                                          00000 => letter code A = N104 <br>\n                                          00001 => letter code B = D42 <br>\n        \
    \                                  00010 => letter code C = D43 <br>\n                                          00011 => letter code D <br>\n                                          ..... <br>\n                                          11001 => letter code Z", idx: 4, offset: 16, otp_b0: 0, otp_a0: 0, otpreg_add: 2, otpreg_ofs: 0}
OTP_HOST_INTERFACE_CHIP_ID_0_3: {name: CHIP_ID_0, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_CHIP_ID_0, reg_addr: 5127, otp_owner: trim, value: 0, bw: 8, desc: ECID chip info, htmldesc: ECID chip info, idx: 5, offset: 21, otp_b0: 0, otp_a0: 0, otpreg_add: 3, otpreg_ofs: 0}
OTP_HOST_INTERFACE_CHIP_ID_1_4: {name: CHIP_ID_1, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_CHIP_ID_1, reg_addr: 5128, otp_owner: trim, value: 1, bw: 8, desc: ECID chip info, htmldesc: ECID chip info, idx: 6, offset: 29, otp_b0: 0, otp_a0: 0, otpreg_add: 4, otpreg_ofs: 0}
OTP_HOST_INTERFACE_CHIP_ID_2_5: {name: CHIP_ID_2, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_CHIP_ID_2, reg_addr: 5129, otp_owner: trim, value: 2, bw: 8, desc: ECID chip info, htmldesc: ECID chip info, idx: 7, offset: 5, otp_b0: 0, otp_a0: 1, otpreg_add: 5, otpreg_ofs: 0}
OTP_HOST_INTERFACE_CHIP_ID_3_6: {name: CHIP_ID_3, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_CHIP_ID_3, reg_addr: 5130, otp_owner: trim, value: 3, bw: 8, desc: ECID chip info, htmldesc: ECID chip info, idx: 8, offset: 13, otp_b0: 0, otp_a0: 1, otpreg_add: 6, otpreg_ofs: 0}
OTP_HOST_INTERFACE_CHIP_ID_4_7: {name: CHIP_ID_4, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_CHIP_ID_4, reg_addr: 5131, otp_owner: trim, value: 4, bw: 8, desc: ECID chip info, htmldesc: ECID chip info, idx: 9, offset: 21, otp_b0: 0, otp_a0: 1, otpreg_add: 7, otpreg_ofs: 0}
OTP_HOST_INTERFACE_CHIP_ID_5_8: {name: CHIP_ID_5, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_CHIP_ID_5, reg_addr: 5132, otp_owner: trim, value: 5, bw: 8, desc: ECID chip info, htmldesc: ECID chip info, idx: 10, offset: 29, otp_b0: 0, otp_a0: 1, otpreg_add: 8, otpreg_ofs: 0}
OTP_HOST_INTERFACE_CHIP_ID_6_9: {name: CHIP_ID_6, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_CHIP_ID_6, reg_addr: 5133, otp_owner: trim, value: 6, bw: 8, desc: ECID, htmldesc: ECID, idx: 11, offset: 5, otp_b0: 0, otp_a0: 2, otpreg_add: 9, otpreg_ofs: 0}
OTP_HOST_INTERFACE_CHIP_ID_7_10: {name: CHIP_ID_7, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_System_Control_Registers_CHIP_ID_7, reg_addr: 5134, otp_owner: trim, value: 7, bw: 8, desc: ECID chip info, htmldesc: ECID chip info, idx: 12, offset: 13, otp_b0: 0, otp_a0: 2, otpreg_add: 10, otpreg_ofs: 0}
OTP_HOST_INTERFACE_SLAVE_ID_11: {name: SLAVE_ID, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_CTRL, reg_addr: 5376, otp_owner: system, value: 15, bw: 4, desc: Slave ID code. This SLAVE_ID is iused for no-priviledged access., htmldesc: Slave ID code. This SLAVE_ID is iused for no-priviledged access., idx: 13, offset: 21, otp_b0: 0, otp_a0: 2, otpreg_add: 11, otpreg_ofs: 0}
OTP_HOST_INTERFACE_RCS_EN_11: {name: RCS_EN, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_CTRL, reg_addr: 5376, otp_owner: system, value: 1, bw: 1, desc: 'RCS functionality enable (RCS_EN should be changed before enabling SPMI_IRQ_EN. After enabling SPMI_IRQ_EN, RCS_EN should not be disabled)', htmldesc: 'RCS functionality enable (RCS_EN should be changed before enabling SPMI_IRQ_EN. After enabling SPMI_IRQ_EN, RCS_EN should not be disabled)', idx: 14, offset: 25, otp_b0: 0, otp_a0: 2, otpreg_add: 11, otpreg_ofs: 4}
OTP_HOST_INTERFACE_MASTER_HOST_ID_12: {name: MASTER_HOST_ID, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_MASTER_HOST_ID, reg_addr: 5378, otp_owner: system, value: 0, bw: 2, desc: Master Host ID code, htmldesc: Master Host ID code, idx: 15, offset: 26, otp_b0: 0, otp_a0: 2, otpreg_add: 12, otpreg_ofs: 0}
OTP_HOST_INTERFACE_MASTER_WRITE_ADDRESS_13: {name: MASTER_WRITE_ADDRESS, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_INTERRUPT_ADDR, reg_addr: 5380, otp_owner: system, value: 0, bw: 8, desc: Address for master writes from the SPMI RCS, htmldesc: Address for master writes from the SPMI RCS, idx: 16, offset: 28, otp_b0: 0, otp_a0: 2, otpreg_add: 13, otpreg_ofs: 0}
OTP_HOST_INTERFACE_OFFSET_VALUE_14: {name: OFFSET_VALUE, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_INTERRUPT_OFFSET, reg_addr: 5381, otp_owner: system, value: 0, bw: 8, desc: The offset value to be added to the write data of each Master Write interrupt, htmldesc: The offset value to be added to the write data of each Master Write interrupt, idx: 17, offset: 4, otp_b0: 0, otp_a0: 3, otpreg_add: 14, otpreg_ofs: 0}
OTP_HOST_INTERFACE_MASTER_WRITE_ADDRESS_FOR_VIRTUAL_WIRES_15: {name: MASTER_WRITE_ADDRESS_FOR_VIRTUAL_WIRES, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_INTERRUPT_VW_ADDR, reg_addr: 5384, otp_owner: system, value: 1, bw: 8, desc: Address for master writes for Virtual Wires from the SPMI RCS, htmldesc: Address for master writes for Virtual Wires from the SPMI RCS, idx: 18, offset: 12, otp_b0: 0, otp_a0: 3, otpreg_add: 15, otpreg_ofs: 0}
OTP_HOST_INTERFACE_SR_HOLD_EN_16: {name: SR_HOLD_EN, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_ARB_REQ_HOLD_CTRL, reg_addr: 5408, otp_owner: system, value: 0, bw: 1, desc: Arbitration hold behavior, htmldesc: Arbitration hold behavior, idx: 19, offset: 20, otp_b0: 0, otp_a0: 3, otpreg_add: 16, otpreg_ofs: 0}
OTP_HOST_INTERFACE_A_HOLD_EN_16: {name: A_HOLD_EN, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_ARB_REQ_HOLD_CTRL, reg_addr: 5408, otp_owner: system, value: 0, bw: 1, desc: Arbitration hold behavior, htmldesc: Arbitration hold behavior, idx: 20, offset: 21, otp_b0: 0, otp_a0: 3, otpreg_add: 16, otpreg_ofs: 1}
OTP_HOST_INTERFACE_SLAVE_ID2_17: {name: SLAVE_ID2, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_DUAL_SLAVE_ID, reg_addr: 5409, otp_owner: system, value: 0, bw: 4, desc: 'Slave ID code 2 for priviledged access. (HMASTER = 0 for addressing Slave ID code (SPMI_CTRL), HMASTER = 1 for addressing Slave ID code 2)', htmldesc: 'Slave ID code 2 for priviledged access. (HMASTER = 0 for addressing Slave ID code (SPMI_CTRL), HMASTER = 1 for addressing Slave ID code 2)', idx: 21, offset: 22, otp_b0: 0, otp_a0: 3, otpreg_add: 17, otpreg_ofs: 0}
OTP_HOST_INTERFACE_SLAVE_ID2_EN_17: {name: SLAVE_ID2_EN, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_DUAL_SLAVE_ID, reg_addr: 5409, otp_owner: system, value: 0, bw: 1, desc: Enable dual slave ID functionality, htmldesc: Enable dual slave ID functionality, idx: 22, offset: 26, otp_b0: 0, otp_a0: 3, otpreg_add: 17, otpreg_ofs: 4}
OTP_HOST_INTERFACE_SLAVE_ID2_RCS_17: {name: SLAVE_ID2_RCS, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_DUAL_SLAVE_ID, reg_addr: 5409, otp_owner: system, value: 0, bw: 1, desc: Selects slave ID code 2 for SPMI arbitration during RCS request, htmldesc: Selects slave ID code 2 for SPMI arbitration during RCS request, idx: 23, offset: 27, otp_b0: 0, otp_a0: 3, otpreg_add: 17, otpreg_ofs: 5}
OTP_HOST_INTERFACE_SLAVE_ID2_GSID_17: {name: SLAVE_ID2_GSID, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_DUAL_SLAVE_ID, reg_addr: 5409, otp_owner: system, value: 0, bw: 1, desc: Enables Group Slave ID functionality for slave ID code 2, htmldesc: Enables Group Slave ID functionality for slave ID code 2, idx: 24, offset: 28, otp_b0: 0, otp_a0: 3, otpreg_add: 17, otpreg_ofs: 6}
OTP_HOST_INTERFACE_TO_CRASH_EN_18: {name: TO_CRASH_EN, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_ERROR_CTRL, reg_addr: 5410, otp_owner: system, value: 0, bw: 1, desc: Enable MFSM Crash sequence if SPMI timeout detected, htmldesc: Enable MFSM Crash sequence if SPMI timeout detected, idx: 25, offset: 29, otp_b0: 0, otp_a0: 3, otpreg_add: 18, otpreg_ofs: 0}
OTP_HOST_INTERFACE_NACK_CRASH_EN_18: {name: NACK_CRASH_EN, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_ERROR_CTRL, reg_addr: 5410, otp_owner: system, value: 0, bw: 1, desc: Enable MFSM CRASH Sequence if NACK retry count exceeded, htmldesc: Enable MFSM CRASH Sequence if NACK retry count exceeded, idx: 26, offset: 30, otp_b0: 0, otp_a0: 3, otpreg_add: 18, otpreg_ofs: 1}
OTP_HOST_INTERFACE_NACK_RETRY_CNT_18: {name: NACK_RETRY_CNT, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_ERROR_CTRL, reg_addr: 5410, otp_owner: system, value: 3, bw: 2, desc: SPMI NACK retry cnt threshold, htmldesc: SPMI NACK retry cnt threshold, idx: 27, offset: 31, otp_b0: 0, otp_a0: 3, otpreg_add: 18, otpreg_ofs: 2}
OTP_HOST_INTERFACE_CMD_PARITY_CRASH_EN_18: {name: CMD_PARITY_CRASH_EN, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_ERROR_CTRL, reg_addr: 5410, otp_owner: system, value: 0, bw: 1, desc: Enable MFSM CRASH Sequence if command parity error occurs, htmldesc: Enable MFSM CRASH Sequence if command parity error occurs, idx: 28, offset: 1, otp_b0: 0, otp_a0: 4, otpreg_add: 18, otpreg_ofs: 4}
OTP_HOST_INTERFACE_COUNTER_THRESH_19: {name: COUNTER_THRESH, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_COUNTER_THRESH, reg_addr: 5417, otp_owner: system, value: 193, bw: 8, desc: SPMI timeout counter threshold (units of 0.5us).  Typically set to 96us., htmldesc: SPMI timeout counter threshold (units of 0.5us).  Typically set to 96us., idx: 29, offset: 2, otp_b0: 0, otp_a0: 4, otpreg_add: 19, otpreg_ofs: 0}
OTP_HOST_INTERFACE_FORCE_SPMI_ENABLE_20: {name: FORCE_SPMI_ENABLE, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_MISC, reg_addr: 5422, otp_owner: design, value: 0, bw: 1, desc: Force the spmi block to be enabled/disabled based on force_spmi_enable_val, htmldesc: Force the spmi block to be enabled/disabled based on force_spmi_enable_val, idx: 30, offset: 10, otp_b0: 0, otp_a0: 4, otpreg_add: 20, otpreg_ofs: 0}
OTP_HOST_INTERFACE_FORCE_SPMI_ENABLE_VAL_20: {name: FORCE_SPMI_ENABLE_VAL, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_MISC, reg_addr: 5422, otp_owner: design, value: 0, bw: 1, desc: Value to force spmi_enable, htmldesc: Value to force spmi_enable, idx: 31, offset: 11, otp_b0: 0, otp_a0: 4, otpreg_add: 20, otpreg_ofs: 1}
OTP_HOST_INTERFACE_FORCE_DISABLE_SPMI_20: {name: FORCE_DISABLE_SPMI, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_MISC, reg_addr: 5422, otp_owner: design, value: 0, bw: 1, desc: Force the Event Handler FSM to remain in idle and not send SPMI MWrites nor clear Pending Events, htmldesc: Force the Event Handler FSM to remain in idle and not send SPMI MWrites nor clear Pending Events, idx: 32, offset: 12, otp_b0: 0, otp_a0: 4, otpreg_add: 20, otpreg_ofs: 4}
OTP_HOST_INTERFACE_FORCE_SDAT_OE_21: {name: FORCE_SDAT_OE, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_TEST, reg_addr: 5423, otp_owner: design, value: 0, bw: 1, desc: Force the sdat output enable to be enabled, htmldesc: Force the sdat output enable to be enabled, idx: 33, offset: 13, otp_b0: 0, otp_a0: 4, otpreg_add: 21, otpreg_ofs: 0}
OTP_HOST_INTERFACE_FORCE_SDAT_OUT_21: {name: FORCE_SDAT_OUT, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_SPMI_Registers_SPMI_TEST, reg_addr: 5423, otp_owner: design, value: 0, bw: 1, desc: Value to force the sdat output (force_sdat_oe needs to be set), htmldesc: Value to force the sdat output (force_sdat_oe needs to be set), idx: 34, offset: 14, otp_b0: 0, otp_a0: 4, otpreg_add: 21, otpreg_ofs: 1}
OTP_HOST_INTERFACE_VW_MODE_22: {name: VW_MODE, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EH_CONFIG, reg_addr: 5632, otp_owner: system, value: 0, bw: 1, desc: 'Mode select for Virtual Wires operation: 0->mode A, 1->mode B', htmldesc: 'Mode select for Virtual Wires operation: 0->mode A, 1->mode B', idx: 35, offset: 15, otp_b0: 0, otp_a0: 4, otpreg_add: 22, otpreg_ofs: 0}
OTP_HOST_INTERFACE_LATE_UPDATE_22: {name: LATE_UPDATE, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EH_CONFIG, reg_addr: 5632, otp_owner: system, value: 1, bw: 1, desc: Set this bit to make it possible to replace selected event with a higher priority event that arrived after SPMI had been requested but earlier event not yet sent out. Not intended to be toggled while SPMI IRQ is enabled!, htmldesc: Set this bit to make it possible to replace selected event with a higher priority event that arrived after SPMI had been requested but earlier event not yet sent out. Not intended
    to be toggled while SPMI IRQ is enabled!, idx: 36, offset: 16, otp_b0: 0, otp_a0: 4, otpreg_add: 22, otpreg_ofs: 1}
OTP_HOST_INTERFACE_DISABLE_RR_22: {name: DISABLE_RR, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EH_CONFIG, reg_addr: 5632, otp_owner: design, value: 0, bw: 1, desc: Set this bit to turn-off the round robin arbitration among DVC done events, htmldesc: Set this bit to turn-off the round robin arbitration among DVC done events, idx: 37, offset: 17, otp_b0: 0, otp_a0: 4, otpreg_add: 22, otpreg_ofs: 2}
OTP_HOST_INTERFACE_VW_SOURCE_7_0_23: {name: VW_SOURCE_7_0, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_VW_SOURCE_7_0, reg_addr: 5633, otp_owner: system, value: 0, bw: 8, desc: 'Source select for Virtual Wires operation: 0->directly from originating blocks, 1->from CM0P', htmldesc: 'Source select for Virtual Wires operation: 0->directly from originating blocks, 1->from CM0P', idx: 38, offset: 18, otp_b0: 0, otp_a0: 4, otpreg_add: 23, otpreg_ofs: 0}
OTP_HOST_INTERFACE_VW_SOURCE_15_8_24: {name: VW_SOURCE_15_8, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_VW_SOURCE_15_8, reg_addr: 5634, otp_owner: system, value: 0, bw: 8, desc: 'Source select for Virtual Wires operation: 0->directly from originating blocks, 1->from CM0P', htmldesc: 'Source select for Virtual Wires operation: 0->directly from originating blocks, 1->from CM0P', idx: 39, offset: 26, otp_b0: 0, otp_a0: 4, otpreg_add: 24, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT7_EVT0_25: {name: EVT_PRIO_REG_EVT7_EVT0, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT7_EVT0, reg_addr: 5639, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 40, offset: 2, otp_b0: 0, otp_a0: 5, otpreg_add: 25, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT15_EVT8_26: {name: EVT_PRIO_REG_EVT15_EVT8, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT15_EVT8, reg_addr: 5640, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 41, offset: 10, otp_b0: 0, otp_a0: 5, otpreg_add: 26, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT23_EVT16_27: {name: EVT_PRIO_REG_EVT23_EVT16, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT23_EVT16, reg_addr: 5641, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 42, offset: 18, otp_b0: 0, otp_a0: 5, otpreg_add: 27, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT31_EVT24_28: {name: EVT_PRIO_REG_EVT31_EVT24, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT31_EVT24, reg_addr: 5642, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 43, offset: 26, otp_b0: 0, otp_a0: 5, otpreg_add: 28, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT39_EVT32_29: {name: EVT_PRIO_REG_EVT39_EVT32, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT39_EVT32, reg_addr: 5643, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 44, offset: 2, otp_b0: 0, otp_a0: 6, otpreg_add: 29, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT47_EVT40_30: {name: EVT_PRIO_REG_EVT47_EVT40, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT47_EVT40, reg_addr: 5644, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 45, offset: 10, otp_b0: 0, otp_a0: 6, otpreg_add: 30, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT55_EVT48_31: {name: EVT_PRIO_REG_EVT55_EVT48, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT55_EVT48, reg_addr: 5645, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 46, offset: 18, otp_b0: 0, otp_a0: 6, otpreg_add: 31, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT63_EVT56_32: {name: EVT_PRIO_REG_EVT63_EVT56, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT63_EVT56, reg_addr: 5646, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 47, offset: 26, otp_b0: 0, otp_a0: 6, otpreg_add: 32, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT199_EVT192_33: {name: EVT_PRIO_REG_EVT199_EVT192, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT199_EVT192, reg_addr: 5647, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 48, offset: 2, otp_b0: 0, otp_a0: 7, otpreg_add: 33, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT207_EVT200_34: {name: EVT_PRIO_REG_EVT207_EVT200, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT207_EVT200, reg_addr: 5648, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 49, offset: 10, otp_b0: 0, otp_a0: 7, otpreg_add: 34, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT215_EVT208_35: {name: EVT_PRIO_REG_EVT215_EVT208, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT215_EVT208, reg_addr: 5649, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 50, offset: 18, otp_b0: 0, otp_a0: 7, otpreg_add: 35, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT223_EVT216_36: {name: EVT_PRIO_REG_EVT223_EVT216, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT223_EVT216, reg_addr: 5650, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 51, offset: 26, otp_b0: 0, otp_a0: 7, otpreg_add: 36, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT231_EVT224_37: {name: EVT_PRIO_REG_EVT231_EVT224, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT231_EVT224, reg_addr: 5651, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 52, offset: 2, otp_b0: 0, otp_a0: 8, otpreg_add: 37, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO_REG_EVT239_EVT232_38: {name: EVT_PRIO_REG_EVT239_EVT232, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT239_EVT232, reg_addr: 5652, otp_owner: system, value: 0, bw: 8, desc: 'SPMI priority. 0: SR, 1: A', htmldesc: 'SPMI priority. 0: SR, 1: A', idx: 53, offset: 10, otp_b0: 0, otp_a0: 8, otpreg_add: 38, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT7_EVT0_39: {name: EVT_PRIO2_REG_EVT7_EVT0, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT7_EVT0, reg_addr: 5653, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 54, offset: 18, otp_b0: 0, otp_a0: 8, otpreg_add: 39, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT15_EVT8_40: {name: EVT_PRIO2_REG_EVT15_EVT8, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT15_EVT8, reg_addr: 5654, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 55, offset: 26, otp_b0: 0, otp_a0: 8, otpreg_add: 40, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT23_EVT16_41: {name: EVT_PRIO2_REG_EVT23_EVT16, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT23_EVT16, reg_addr: 5655, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 56, offset: 2, otp_b0: 0, otp_a0: 9, otpreg_add: 41, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT31_EVT24_42: {name: EVT_PRIO2_REG_EVT31_EVT24, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT31_EVT24, reg_addr: 5656, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 57, offset: 10, otp_b0: 0, otp_a0: 9, otpreg_add: 42, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT39_EVT32_43: {name: EVT_PRIO2_REG_EVT39_EVT32, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT39_EVT32, reg_addr: 5657, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 58, offset: 18, otp_b0: 0, otp_a0: 9, otpreg_add: 43, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT47_EVT40_44: {name: EVT_PRIO2_REG_EVT47_EVT40, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT47_EVT40, reg_addr: 5658, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 59, offset: 26, otp_b0: 0, otp_a0: 9, otpreg_add: 44, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT55_EVT48_45: {name: EVT_PRIO2_REG_EVT55_EVT48, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT55_EVT48, reg_addr: 5659, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 60, offset: 2, otp_b0: 0, otp_a0: 10, otpreg_add: 45, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT63_EVT56_46: {name: EVT_PRIO2_REG_EVT63_EVT56, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT63_EVT56, reg_addr: 5660, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 61, offset: 10, otp_b0: 0, otp_a0: 10, otpreg_add: 46, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT199_EVT192_47: {name: EVT_PRIO2_REG_EVT199_EVT192, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT199_EVT192, reg_addr: 5661, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 62, offset: 18, otp_b0: 0, otp_a0: 10, otpreg_add: 47, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT207_EVT200_48: {name: EVT_PRIO2_REG_EVT207_EVT200, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT207_EVT200, reg_addr: 5662, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 63, offset: 26, otp_b0: 0, otp_a0: 10, otpreg_add: 48, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT215_EVT208_49: {name: EVT_PRIO2_REG_EVT215_EVT208, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT215_EVT208, reg_addr: 5663, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 64, offset: 2, otp_b0: 0, otp_a0: 11, otpreg_add: 49, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT223_EVT216_50: {name: EVT_PRIO2_REG_EVT223_EVT216, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT223_EVT216, reg_addr: 5664, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 65, offset: 10, otp_b0: 0, otp_a0: 11, otpreg_add: 50, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT231_EVT224_51: {name: EVT_PRIO2_REG_EVT231_EVT224, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT231_EVT224, reg_addr: 5665, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 66, offset: 18, otp_b0: 0, otp_a0: 11, otpreg_add: 51, otpreg_ofs: 0}
OTP_HOST_INTERFACE_EVT_PRIO2_REG_EVT239_EVT232_52: {name: EVT_PRIO2_REG_EVT239_EVT232, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT239_EVT232, reg_addr: 5666, otp_owner: system, value: 0, bw: 8, desc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', htmldesc: 'Additional bits to adjust event priority during pending event selection. 0=lower prio, 1=higher prio', idx: 67, offset: 26, otp_b0: 0, otp_a0: 11, otpreg_add: 52, otpreg_ofs: 0}
OTP_HOST_INTERFACE_VW_MASK_7_0_53: {name: VW_MASK_7_0, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_VW_MASK_7_0, reg_addr: 5667, otp_owner: system, value: 0, bw: 8, desc: Mask bits for Virtual Wire events (1 = disabled), htmldesc: Mask bits for Virtual Wire events (1 = disabled), idx: 68, offset: 2, otp_b0: 0, otp_a0: 12, otpreg_add: 53, otpreg_ofs: 0}
OTP_HOST_INTERFACE_VW_MASK_15_8_54: {name: VW_MASK_15_8, inst_name: HOST_INTERFACE, reg_name: HOST_INTERFACE_EVENT_HANDLER_VW_MASK_15_8, reg_addr: 5668, otp_owner: system, value: 0, bw: 8, desc: Mask bits for Virtual Wire events (1 = disabled), htmldesc: Mask bits for Virtual Wire events (1 = disabled), idx: 69, offset: 10, otp_b0: 0, otp_a0: 12, otpreg_add: 54, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_VDD_BOOST_UVLO_L_OUTEN_55: {name: CONDITIONER_VDD_BOOST_UVLO_L_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG1, reg_addr: 6165, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for VDD_BOOST_UVLO_L pin., htmldesc: Enable OUT conditioner for VDD_BOOST_UVLO_L pin., idx: 70, offset: 18, otp_b0: 0, otp_a0: 12, otpreg_add: 55, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_CPU_TRIGGER0_L_OUTEN_55: {name: CONDITIONER_CPU_TRIGGER0_L_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG1, reg_addr: 6165, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for CPU_TRIGGER0_L pin., htmldesc: Enable OUT conditioner for CPU_TRIGGER0_L pin., idx: 71, offset: 19, otp_b0: 0, otp_a0: 12, otpreg_add: 55, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_CPU_TRIGGER1_L_OUTEN_55: {name: CONDITIONER_CPU_TRIGGER1_L_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG1, reg_addr: 6165, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for CPU_TRIGGER1_L pin., htmldesc: Enable OUT conditioner for CPU_TRIGGER1_L pin., idx: 72, offset: 20, otp_b0: 0, otp_a0: 12, otpreg_add: 55, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_GPU_TRIGGER0_L_OUTEN_55: {name: CONDITIONER_GPU_TRIGGER0_L_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG1, reg_addr: 6165, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPU_TRIGGER0_L pin., htmldesc: Enable OUT conditioner for GPU_TRIGGER0_L pin., idx: 73, offset: 21, otp_b0: 0, otp_a0: 12, otpreg_add: 55, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_GPU_TRIGGER1_L_OUTEN_55: {name: CONDITIONER_GPU_TRIGGER1_L_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG1, reg_addr: 6165, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPU_TRIGGER1_L pin., htmldesc: Enable OUT conditioner for GPU_TRIGGER1_L pin., idx: 74, offset: 22, otp_b0: 0, otp_a0: 12, otpreg_add: 55, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_VDDMAIN_UVWARN_L_OUTEN_55: {name: CONDITIONER_VDDMAIN_UVWARN_L_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG1, reg_addr: 6165, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for VDDMAIN_UVWARN_L pin., htmldesc: Enable OUT conditioner for VDDMAIN_UVWARN_L pin., idx: 75, offset: 23, otp_b0: 0, otp_a0: 12, otpreg_add: 55, otpreg_ofs: 5}
OTP_GPIO_CONDITIONER_BTNO1_OUTEN_56: {name: CONDITIONER_BTNO1_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG2, reg_addr: 6166, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for BTNO1 pin., htmldesc: Enable OUT conditioner for BTNO1 pin., idx: 76, offset: 24, otp_b0: 0, otp_a0: 12, otpreg_add: 56, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_BTNO2_OUTEN_56: {name: CONDITIONER_BTNO2_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG2, reg_addr: 6166, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for BTNO2 pin., htmldesc: Enable OUT conditioner for BTNO2 pin., idx: 77, offset: 25, otp_b0: 0, otp_a0: 12, otpreg_add: 56, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_BTNO3_OUTEN_56: {name: CONDITIONER_BTNO3_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG2, reg_addr: 6166, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for BTNO3 pin., htmldesc: Enable OUT conditioner for BTNO3 pin., idx: 78, offset: 26, otp_b0: 0, otp_a0: 12, otpreg_add: 56, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_SGPIO_READY_REQ_OUTEN_56: {name: CONDITIONER_SGPIO_READY_REQ_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG2, reg_addr: 6166, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for SGPIO_READY_REQ pin., htmldesc: Enable OUT conditioner for SGPIO_READY_REQ pin., idx: 79, offset: 27, otp_b0: 0, otp_a0: 12, otpreg_add: 56, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_DBLCLICK_DET_OUTEN_57: {name: CONDITIONER_DBLCLICK_DET_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG3, reg_addr: 6167, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for DBLCLICK_DET pin., htmldesc: Enable OUT conditioner for DBLCLICK_DET pin., idx: 80, offset: 28, otp_b0: 0, otp_a0: 12, otpreg_add: 57, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_ACTIVE_READY_OUTEN_57: {name: CONDITIONER_ACTIVE_READY_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG3, reg_addr: 6167, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for ACTIVE_READY pin., htmldesc: Enable OUT conditioner for ACTIVE_READY pin., idx: 81, offset: 29, otp_b0: 0, otp_a0: 12, otpreg_add: 57, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_SYS_ALIVE_OUTEN_57: {name: CONDITIONER_SYS_ALIVE_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG3, reg_addr: 6167, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for SYS_ALIVE pin., htmldesc: Enable OUT conditioner for SYS_ALIVE pin., idx: 82, offset: 30, otp_b0: 0, otp_a0: 12, otpreg_add: 57, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_SLP32K_OUTEN_57: {name: CONDITIONER_SLP32K_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG3, reg_addr: 6167, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for SLP32K pin., htmldesc: Enable OUT conditioner for SLP32K pin., idx: 83, offset: 31, otp_b0: 0, otp_a0: 12, otpreg_add: 57, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_OUT32K_OUTEN_57: {name: CONDITIONER_OUT32K_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG3, reg_addr: 6167, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for OUT32K pin., htmldesc: Enable OUT conditioner for OUT32K pin., idx: 84, offset: 0, otp_b0: 0, otp_a0: 13, otpreg_add: 57, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_GPIO1_OUTEN_58: {name: CONDITIONER_GPIO1_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG4, reg_addr: 6168, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO1 pin., htmldesc: Enable OUT conditioner for GPIO1 pin., idx: 85, offset: 1, otp_b0: 0, otp_a0: 13, otpreg_add: 58, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_GPIO2_OUTEN_58: {name: CONDITIONER_GPIO2_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG4, reg_addr: 6168, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO2 pin., htmldesc: Enable OUT conditioner for GPIO2 pin., idx: 86, offset: 2, otp_b0: 0, otp_a0: 13, otpreg_add: 58, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_GPIO3_OUTEN_58: {name: CONDITIONER_GPIO3_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG4, reg_addr: 6168, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO3 pin., htmldesc: Enable OUT conditioner for GPIO3 pin., idx: 87, offset: 3, otp_b0: 0, otp_a0: 13, otpreg_add: 58, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_GPIO4_OUTEN_58: {name: CONDITIONER_GPIO4_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG4, reg_addr: 6168, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO4 pin., htmldesc: Enable OUT conditioner for GPIO4 pin., idx: 88, offset: 4, otp_b0: 0, otp_a0: 13, otpreg_add: 58, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_GPIO5_OUTEN_58: {name: CONDITIONER_GPIO5_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG4, reg_addr: 6168, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO5 pin., htmldesc: Enable OUT conditioner for GPIO5 pin., idx: 89, offset: 5, otp_b0: 0, otp_a0: 13, otpreg_add: 58, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_GPIO6_OUTEN_58: {name: CONDITIONER_GPIO6_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG4, reg_addr: 6168, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO6 pin., htmldesc: Enable OUT conditioner for GPIO6 pin., idx: 90, offset: 6, otp_b0: 0, otp_a0: 13, otpreg_add: 58, otpreg_ofs: 5}
OTP_GPIO_CONDITIONER_GPIO7_OUTEN_58: {name: CONDITIONER_GPIO7_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG4, reg_addr: 6168, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO7 pin., htmldesc: Enable OUT conditioner for GPIO7 pin., idx: 91, offset: 7, otp_b0: 0, otp_a0: 13, otpreg_add: 58, otpreg_ofs: 6}
OTP_GPIO_CONDITIONER_GPIO8_OUTEN_58: {name: CONDITIONER_GPIO8_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG4, reg_addr: 6168, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO8 pin., htmldesc: Enable OUT conditioner for GPIO8 pin., idx: 92, offset: 8, otp_b0: 0, otp_a0: 13, otpreg_add: 58, otpreg_ofs: 7}
OTP_GPIO_CONDITIONER_GPIO9_OUTEN_59: {name: CONDITIONER_GPIO9_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG5, reg_addr: 6169, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO9 pin., htmldesc: Enable OUT conditioner for GPIO9 pin., idx: 93, offset: 9, otp_b0: 0, otp_a0: 13, otpreg_add: 59, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_GPIO10_OUTEN_59: {name: CONDITIONER_GPIO10_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG5, reg_addr: 6169, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO10 pin., htmldesc: Enable OUT conditioner for GPIO10 pin., idx: 94, offset: 10, otp_b0: 0, otp_a0: 13, otpreg_add: 59, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_GPIO11_OUTEN_59: {name: CONDITIONER_GPIO11_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG5, reg_addr: 6169, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO11 pin., htmldesc: Enable OUT conditioner for GPIO11 pin., idx: 95, offset: 11, otp_b0: 0, otp_a0: 13, otpreg_add: 59, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_GPIO12_OUTEN_59: {name: CONDITIONER_GPIO12_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG5, reg_addr: 6169, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO12 pin., htmldesc: Enable OUT conditioner for GPIO12 pin., idx: 96, offset: 12, otp_b0: 0, otp_a0: 13, otpreg_add: 59, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_GPIO13_OUTEN_59: {name: CONDITIONER_GPIO13_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG5, reg_addr: 6169, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO13 pin., htmldesc: Enable OUT conditioner for GPIO13 pin., idx: 97, offset: 13, otp_b0: 0, otp_a0: 13, otpreg_add: 59, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_GPIO14_OUTEN_59: {name: CONDITIONER_GPIO14_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG5, reg_addr: 6169, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO14 pin., htmldesc: Enable OUT conditioner for GPIO14 pin., idx: 98, offset: 14, otp_b0: 0, otp_a0: 13, otpreg_add: 59, otpreg_ofs: 5}
OTP_GPIO_CONDITIONER_GPIO15_OUTEN_59: {name: CONDITIONER_GPIO15_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG5, reg_addr: 6169, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO15 pin., htmldesc: Enable OUT conditioner for GPIO15 pin., idx: 99, offset: 15, otp_b0: 0, otp_a0: 13, otpreg_add: 59, otpreg_ofs: 6}
OTP_GPIO_CONDITIONER_GPIO16_OUTEN_59: {name: CONDITIONER_GPIO16_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG5, reg_addr: 6169, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO16 pin., htmldesc: Enable OUT conditioner for GPIO16 pin., idx: 100, offset: 16, otp_b0: 0, otp_a0: 13, otpreg_add: 59, otpreg_ofs: 7}
OTP_GPIO_CONDITIONER_GPIO17_OUTEN_60: {name: CONDITIONER_GPIO17_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG6, reg_addr: 6170, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO17 pin., htmldesc: Enable OUT conditioner for GPIO17 pin., idx: 101, offset: 17, otp_b0: 0, otp_a0: 13, otpreg_add: 60, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_GPIO18_OUTEN_60: {name: CONDITIONER_GPIO18_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG6, reg_addr: 6170, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO18 pin., htmldesc: Enable OUT conditioner for GPIO18 pin., idx: 102, offset: 18, otp_b0: 0, otp_a0: 13, otpreg_add: 60, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_GPIO19_OUTEN_60: {name: CONDITIONER_GPIO19_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG6, reg_addr: 6170, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO19 pin., htmldesc: Enable OUT conditioner for GPIO19 pin., idx: 103, offset: 19, otp_b0: 0, otp_a0: 13, otpreg_add: 60, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_GPIO20_OUTEN_60: {name: CONDITIONER_GPIO20_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG6, reg_addr: 6170, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO20 pin., htmldesc: Enable OUT conditioner for GPIO20 pin., idx: 104, offset: 20, otp_b0: 0, otp_a0: 13, otpreg_add: 60, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_GPIO21_OUTEN_60: {name: CONDITIONER_GPIO21_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG6, reg_addr: 6170, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO21 pin., htmldesc: Enable OUT conditioner for GPIO21 pin., idx: 105, offset: 21, otp_b0: 0, otp_a0: 13, otpreg_add: 60, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_GPIO22_OUTEN_60: {name: CONDITIONER_GPIO22_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG6, reg_addr: 6170, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO22 pin., htmldesc: Enable OUT conditioner for GPIO22 pin., idx: 106, offset: 22, otp_b0: 0, otp_a0: 13, otpreg_add: 60, otpreg_ofs: 5}
OTP_GPIO_CONDITIONER_GPIO23_OUTEN_60: {name: CONDITIONER_GPIO23_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG6, reg_addr: 6170, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO23 pin., htmldesc: Enable OUT conditioner for GPIO23 pin., idx: 107, offset: 23, otp_b0: 0, otp_a0: 13, otpreg_add: 60, otpreg_ofs: 6}
OTP_GPIO_CONDITIONER_GPIO24_OUTEN_60: {name: CONDITIONER_GPIO24_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG6, reg_addr: 6170, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO24 pin., htmldesc: Enable OUT conditioner for GPIO24 pin., idx: 108, offset: 24, otp_b0: 0, otp_a0: 13, otpreg_add: 60, otpreg_ofs: 7}
OTP_GPIO_CONDITIONER_GPIO25_OUTEN_61: {name: CONDITIONER_GPIO25_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG7, reg_addr: 6171, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO25 pin., htmldesc: Enable OUT conditioner for GPIO25 pin., idx: 109, offset: 25, otp_b0: 0, otp_a0: 13, otpreg_add: 61, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_GPIO26_OUTEN_61: {name: CONDITIONER_GPIO26_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG7, reg_addr: 6171, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO26 pin., htmldesc: Enable OUT conditioner for GPIO26 pin., idx: 110, offset: 26, otp_b0: 0, otp_a0: 13, otpreg_add: 61, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_GPIO27_OUTEN_61: {name: CONDITIONER_GPIO27_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG7, reg_addr: 6171, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for GPIO27 pin., htmldesc: Enable OUT conditioner for GPIO27 pin., idx: 111, offset: 27, otp_b0: 0, otp_a0: 13, otpreg_add: 61, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_SCRASH_L_OUTEN_61: {name: CONDITIONER_SCRASH_L_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG7, reg_addr: 6171, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for SCRASH_L pin., htmldesc: Enable OUT conditioner for SCRASH_L pin., idx: 112, offset: 28, otp_b0: 0, otp_a0: 13, otpreg_add: 61, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_CRASH_L_OUTEN_61: {name: CONDITIONER_CRASH_L_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG7, reg_addr: 6171, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for CRASH_L pin., htmldesc: Enable OUT conditioner for CRASH_L pin., idx: 113, offset: 29, otp_b0: 0, otp_a0: 13, otpreg_add: 61, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_FAULT_OUT_L_OUTEN_61: {name: CONDITIONER_FAULT_OUT_L_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG7, reg_addr: 6171, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for FAULT_OUT_L pin., htmldesc: Enable OUT conditioner for FAULT_OUT_L pin., idx: 114, offset: 30, otp_b0: 0, otp_a0: 13, otpreg_add: 61, otpreg_ofs: 5}
OTP_GPIO_CONDITIONER_RESET_L_OUTEN_61: {name: CONDITIONER_RESET_L_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG7, reg_addr: 6171, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for RESET_L pin., htmldesc: Enable OUT conditioner for RESET_L pin., idx: 115, offset: 31, otp_b0: 0, otp_a0: 13, otpreg_add: 61, otpreg_ofs: 6}
OTP_GPIO_CONDITIONER_FORCE_DFU_OUTEN_62: {name: CONDITIONER_FORCE_DFU_OUTEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_OUT_CFG8, reg_addr: 6172, otp_owner: system, value: 0, bw: 1, desc: Enable OUT conditioner for FORCE_DFU pin., htmldesc: Enable OUT conditioner for FORCE_DFU pin., idx: 116, offset: 0, otp_b0: 0, otp_a0: 14, otpreg_add: 62, otpreg_ofs: 5}
OTP_GPIO_CONDITIONER_BTN1_INEN_63: {name: CONDITIONER_BTN1_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG2, reg_addr: 6174, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for BTN1 pin., htmldesc: Enable IN conditioner for BTN1 pin., idx: 117, offset: 1, otp_b0: 0, otp_a0: 14, otpreg_add: 63, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_BTN2_INEN_63: {name: CONDITIONER_BTN2_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG2, reg_addr: 6174, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for BTN2 pin., htmldesc: Enable IN conditioner for BTN2 pin., idx: 118, offset: 2, otp_b0: 0, otp_a0: 14, otpreg_add: 63, otpreg_ofs: 5}
OTP_GPIO_CONDITIONER_BTN3_INEN_63: {name: CONDITIONER_BTN3_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG2, reg_addr: 6174, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for BTN3 pin., htmldesc: Enable IN conditioner for BTN3 pin., idx: 119, offset: 3, otp_b0: 0, otp_a0: 14, otpreg_add: 63, otpreg_ofs: 6}
OTP_GPIO_CONDITIONER_BTN4_INEN_63: {name: CONDITIONER_BTN4_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG2, reg_addr: 6174, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for BTN4 pin., htmldesc: Enable IN conditioner for BTN4 pin., idx: 120, offset: 4, otp_b0: 0, otp_a0: 14, otpreg_add: 63, otpreg_ofs: 7}
OTP_GPIO_CONDITIONER_GPIO1_INEN_64: {name: CONDITIONER_GPIO1_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG4, reg_addr: 6176, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO1 pin., htmldesc: Enable IN conditioner for GPIO1 pin., idx: 121, offset: 5, otp_b0: 0, otp_a0: 14, otpreg_add: 64, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_GPIO2_INEN_64: {name: CONDITIONER_GPIO2_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG4, reg_addr: 6176, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO2 pin., htmldesc: Enable IN conditioner for GPIO2 pin., idx: 122, offset: 6, otp_b0: 0, otp_a0: 14, otpreg_add: 64, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_GPIO3_INEN_64: {name: CONDITIONER_GPIO3_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG4, reg_addr: 6176, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO3 pin., htmldesc: Enable IN conditioner for GPIO3 pin., idx: 123, offset: 7, otp_b0: 0, otp_a0: 14, otpreg_add: 64, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_GPIO4_INEN_64: {name: CONDITIONER_GPIO4_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG4, reg_addr: 6176, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO4 pin., htmldesc: Enable IN conditioner for GPIO4 pin., idx: 124, offset: 8, otp_b0: 0, otp_a0: 14, otpreg_add: 64, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_GPIO5_INEN_64: {name: CONDITIONER_GPIO5_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG4, reg_addr: 6176, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO5 pin., htmldesc: Enable IN conditioner for GPIO5 pin., idx: 125, offset: 9, otp_b0: 0, otp_a0: 14, otpreg_add: 64, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_GPIO6_INEN_64: {name: CONDITIONER_GPIO6_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG4, reg_addr: 6176, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO6 pin., htmldesc: Enable IN conditioner for GPIO6 pin., idx: 126, offset: 10, otp_b0: 0, otp_a0: 14, otpreg_add: 64, otpreg_ofs: 5}
OTP_GPIO_CONDITIONER_GPIO7_INEN_64: {name: CONDITIONER_GPIO7_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG4, reg_addr: 6176, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO7 pin., htmldesc: Enable IN conditioner for GPIO7 pin., idx: 127, offset: 11, otp_b0: 0, otp_a0: 14, otpreg_add: 64, otpreg_ofs: 6}
OTP_GPIO_CONDITIONER_GPIO8_INEN_64: {name: CONDITIONER_GPIO8_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG4, reg_addr: 6176, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO8 pin., htmldesc: Enable IN conditioner for GPIO8 pin., idx: 128, offset: 12, otp_b0: 0, otp_a0: 14, otpreg_add: 64, otpreg_ofs: 7}
OTP_GPIO_CONDITIONER_GPIO9_INEN_65: {name: CONDITIONER_GPIO9_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG5, reg_addr: 6177, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO9 pin., htmldesc: Enable IN conditioner for GPIO9 pin., idx: 129, offset: 13, otp_b0: 0, otp_a0: 14, otpreg_add: 65, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_GPIO10_INEN_65: {name: CONDITIONER_GPIO10_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG5, reg_addr: 6177, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO10 pin., htmldesc: Enable IN conditioner for GPIO10 pin., idx: 130, offset: 14, otp_b0: 0, otp_a0: 14, otpreg_add: 65, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_GPIO11_INEN_65: {name: CONDITIONER_GPIO11_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG5, reg_addr: 6177, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO11 pin., htmldesc: Enable IN conditioner for GPIO11 pin., idx: 131, offset: 15, otp_b0: 0, otp_a0: 14, otpreg_add: 65, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_GPIO12_INEN_65: {name: CONDITIONER_GPIO12_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG5, reg_addr: 6177, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO12 pin., htmldesc: Enable IN conditioner for GPIO12 pin., idx: 132, offset: 16, otp_b0: 0, otp_a0: 14, otpreg_add: 65, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_GPIO13_INEN_65: {name: CONDITIONER_GPIO13_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG5, reg_addr: 6177, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO13 pin., htmldesc: Enable IN conditioner for GPIO13 pin., idx: 133, offset: 17, otp_b0: 0, otp_a0: 14, otpreg_add: 65, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_GPIO14_INEN_65: {name: CONDITIONER_GPIO14_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG5, reg_addr: 6177, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO14 pin., htmldesc: Enable IN conditioner for GPIO14 pin., idx: 134, offset: 18, otp_b0: 0, otp_a0: 14, otpreg_add: 65, otpreg_ofs: 5}
OTP_GPIO_CONDITIONER_GPIO15_INEN_65: {name: CONDITIONER_GPIO15_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG5, reg_addr: 6177, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO15 pin., htmldesc: Enable IN conditioner for GPIO15 pin., idx: 135, offset: 19, otp_b0: 0, otp_a0: 14, otpreg_add: 65, otpreg_ofs: 6}
OTP_GPIO_CONDITIONER_GPIO16_INEN_65: {name: CONDITIONER_GPIO16_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG5, reg_addr: 6177, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO16 pin., htmldesc: Enable IN conditioner for GPIO16 pin., idx: 136, offset: 20, otp_b0: 0, otp_a0: 14, otpreg_add: 65, otpreg_ofs: 7}
OTP_GPIO_CONDITIONER_GPIO17_INEN_66: {name: CONDITIONER_GPIO17_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG6, reg_addr: 6178, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO17 pin., htmldesc: Enable IN conditioner for GPIO17 pin., idx: 137, offset: 21, otp_b0: 0, otp_a0: 14, otpreg_add: 66, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_GPIO18_INEN_66: {name: CONDITIONER_GPIO18_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG6, reg_addr: 6178, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO18 pin., htmldesc: Enable IN conditioner for GPIO18 pin., idx: 138, offset: 22, otp_b0: 0, otp_a0: 14, otpreg_add: 66, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_GPIO19_INEN_66: {name: CONDITIONER_GPIO19_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG6, reg_addr: 6178, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO19 pin., htmldesc: Enable IN conditioner for GPIO19 pin., idx: 139, offset: 23, otp_b0: 0, otp_a0: 14, otpreg_add: 66, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_GPIO20_INEN_66: {name: CONDITIONER_GPIO20_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG6, reg_addr: 6178, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO20 pin., htmldesc: Enable IN conditioner for GPIO20 pin., idx: 140, offset: 24, otp_b0: 0, otp_a0: 14, otpreg_add: 66, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_GPIO21_INEN_66: {name: CONDITIONER_GPIO21_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG6, reg_addr: 6178, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO21 pin., htmldesc: Enable IN conditioner for GPIO21 pin., idx: 141, offset: 25, otp_b0: 0, otp_a0: 14, otpreg_add: 66, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_GPIO22_INEN_66: {name: CONDITIONER_GPIO22_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG6, reg_addr: 6178, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO22 pin., htmldesc: Enable IN conditioner for GPIO22 pin., idx: 142, offset: 26, otp_b0: 0, otp_a0: 14, otpreg_add: 66, otpreg_ofs: 5}
OTP_GPIO_CONDITIONER_GPIO23_INEN_66: {name: CONDITIONER_GPIO23_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG6, reg_addr: 6178, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO23 pin., htmldesc: Enable IN conditioner for GPIO23 pin., idx: 143, offset: 27, otp_b0: 0, otp_a0: 14, otpreg_add: 66, otpreg_ofs: 6}
OTP_GPIO_CONDITIONER_GPIO24_INEN_66: {name: CONDITIONER_GPIO24_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG6, reg_addr: 6178, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO24 pin., htmldesc: Enable IN conditioner for GPIO24 pin., idx: 144, offset: 28, otp_b0: 0, otp_a0: 14, otpreg_add: 66, otpreg_ofs: 7}
OTP_GPIO_CONDITIONER_GPIO25_INEN_67: {name: CONDITIONER_GPIO25_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG7, reg_addr: 6179, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO25 pin., htmldesc: Enable IN conditioner for GPIO25 pin., idx: 145, offset: 29, otp_b0: 0, otp_a0: 14, otpreg_add: 67, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_GPIO26_INEN_67: {name: CONDITIONER_GPIO26_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG7, reg_addr: 6179, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO26 pin., htmldesc: Enable IN conditioner for GPIO26 pin., idx: 146, offset: 30, otp_b0: 0, otp_a0: 14, otpreg_add: 67, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_GPIO27_INEN_67: {name: CONDITIONER_GPIO27_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG7, reg_addr: 6179, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for GPIO27 pin., htmldesc: Enable IN conditioner for GPIO27 pin., idx: 147, offset: 31, otp_b0: 0, otp_a0: 14, otpreg_add: 67, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_SCRASH_L_INEN_67: {name: CONDITIONER_SCRASH_L_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG7, reg_addr: 6179, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for SCRASH_L pin., htmldesc: Enable IN conditioner for SCRASH_L pin., idx: 148, offset: 0, otp_b0: 0, otp_a0: 15, otpreg_add: 67, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_CRASH_L_INEN_67: {name: CONDITIONER_CRASH_L_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG7, reg_addr: 6179, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for CRASH_L pin., htmldesc: Enable IN conditioner for CRASH_L pin., idx: 149, offset: 1, otp_b0: 0, otp_a0: 15, otpreg_add: 67, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_SHDN_INEN_67: {name: CONDITIONER_SHDN_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG7, reg_addr: 6179, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for SHDN pin., htmldesc: Enable IN conditioner for SHDN pin., idx: 150, offset: 2, otp_b0: 0, otp_a0: 15, otpreg_add: 67, otpreg_ofs: 7}
OTP_GPIO_CONDITIONER_RESET_IN_1_INEN_68: {name: CONDITIONER_RESET_IN_1_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG8, reg_addr: 6180, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for RESET_IN_1 pin., htmldesc: Enable IN conditioner for RESET_IN_1 pin., idx: 151, offset: 3, otp_b0: 0, otp_a0: 15, otpreg_add: 68, otpreg_ofs: 0}
OTP_GPIO_CONDITIONER_RESET_IN_2_INEN_68: {name: CONDITIONER_RESET_IN_2_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG8, reg_addr: 6180, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for RESET_IN_2 pin., htmldesc: Enable IN conditioner for RESET_IN_2 pin., idx: 152, offset: 4, otp_b0: 0, otp_a0: 15, otpreg_add: 68, otpreg_ofs: 1}
OTP_GPIO_CONDITIONER_RESET_IN_3_INEN_68: {name: CONDITIONER_RESET_IN_3_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG8, reg_addr: 6180, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for RESET_IN_3 pin., htmldesc: Enable IN conditioner for RESET_IN_3 pin., idx: 153, offset: 5, otp_b0: 0, otp_a0: 15, otpreg_add: 68, otpreg_ofs: 2}
OTP_GPIO_CONDITIONER_REQUEST_DFU_INEN_68: {name: CONDITIONER_REQUEST_DFU_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG8, reg_addr: 6180, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for REQUEST_DFU pin., htmldesc: Enable IN conditioner for REQUEST_DFU pin., idx: 154, offset: 6, otp_b0: 0, otp_a0: 15, otpreg_add: 68, otpreg_ofs: 3}
OTP_GPIO_CONDITIONER_VBUS_DETECT_INEN_68: {name: CONDITIONER_VBUS_DETECT_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG8, reg_addr: 6180, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for VBUS_DETECT pin., htmldesc: Enable IN conditioner for VBUS_DETECT pin., idx: 155, offset: 7, otp_b0: 0, otp_a0: 15, otpreg_add: 68, otpreg_ofs: 4}
OTP_GPIO_CONDITIONER_LDO1_EN_INEN_68: {name: CONDITIONER_LDO1_EN_INEN, inst_name: GPIO, reg_name: GPIO_GCB_IO_CONDITIONER_IN_CFG8, reg_addr: 6180, otp_owner: system, value: 0, bw: 1, desc: Enable IN conditioner for LDO1_EN pin., htmldesc: Enable IN conditioner for LDO1_EN pin., idx: 156, offset: 8, otp_b0: 0, otp_a0: 15, otpreg_add: 68, otpreg_ofs: 6}
OTP_GPIO_GPIO_DEB_MASK_69: {name: GPIO_DEB_MASK, inst_name: GPIO, reg_name: GPIO_GCB_GLOBAL_CONFIG, reg_addr: 6181, otp_owner: design, value: 0, bw: 1, desc: 'Mask GPIO event generation on configuration changes (0: Imola.B0 mode / 1: event masking enable - for lab testing only )', htmldesc: 'Mask GPIO event generation on configuration changes (0: Imola.B0 mode / 1: event masking enable - for lab testing only )', idx: 157, offset: 9, otp_b0: 0, otp_a0: 15, otpreg_add: 69, otpreg_ofs: 0}
OTP_GPIO_BTN_DEB_MASK_69: {name: BTN_DEB_MASK, inst_name: GPIO, reg_name: GPIO_GCB_GLOBAL_CONFIG, reg_addr: 6181, otp_owner: design, value: 0, bw: 1, desc: 'Mask BUTTON event generation on configuration changes (0: Imola.B0 mode / 1: event masking enable - for lab testing only )', htmldesc: 'Mask BUTTON event generation on configuration changes (0: Imola.B0 mode / 1: event masking enable - for lab testing only )', idx: 158, offset: 10, otp_b0: 0, otp_a0: 15, otpreg_add: 69, otpreg_ofs: 1}
OTP_GPIO_RIN_DEB_MASK_69: {name: RIN_DEB_MASK, inst_name: GPIO, reg_name: GPIO_GCB_GLOBAL_CONFIG, reg_addr: 6181, otp_owner: design, value: 0, bw: 1, desc: 'Mask RESET_IN event generation on configuration changes (0: Imola.B0 mode / 1: event masking enable - for lab testing only )', htmldesc: 'Mask RESET_IN event generation on configuration changes (0: Imola.B0 mode / 1: event masking enable - for lab testing only )', idx: 159, offset: 11, otp_b0: 0, otp_a0: 15, otpreg_add: 69, otpreg_ofs: 2}
OTP_GPIO_SHDN_DEB_MASK_69: {name: SHDN_DEB_MASK, inst_name: GPIO, reg_name: GPIO_GCB_GLOBAL_CONFIG, reg_addr: 6181, otp_owner: design, value: 0, bw: 1, desc: 'Mask SHUTDOWN event generation on configuration changes (0: Imola.B0 mode / 1: event masking enable - for lab testing only )', htmldesc: 'Mask SHUTDOWN event generation on configuration changes (0: Imola.B0 mode / 1: event masking enable - for lab testing only )', idx: 160, offset: 12, otp_b0: 0, otp_a0: 15, otpreg_add: 69, otpreg_ofs: 3}
OTP_GPIO_REQDFU_DEB_MASK_69: {name: REQDFU_DEB_MASK, inst_name: GPIO, reg_name: GPIO_GCB_GLOBAL_CONFIG, reg_addr: 6181, otp_owner: design, value: 0, bw: 1, desc: 'Mask REQDFU_DEB_MASK event generation on configuration changes (0: Imola.B0 mode / 1: event masking enable - for lab testing only )', htmldesc: 'Mask REQDFU_DEB_MASK event generation on configuration changes (0: Imola.B0 mode / 1: event masking enable - for lab testing only )', idx: 161, offset: 13, otp_b0: 0, otp_a0: 15, otpreg_add: 69, otpreg_ofs: 4}
OTP_GPIO_GPIO1_WKUP_LVL_70: {name: GPIO1_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO1_CFG1, reg_addr: 6182, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"><td class=\"\
    visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 162, offset: 14, otp_b0: 0, otp_a0: 15, otpreg_add: 70, otpreg_ofs: 0}
OTP_GPIO_GPIO1_PU_PD_70: {name: GPIO1_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO1_CFG1, reg_addr: 6182, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 163, offset: 15, otp_b0: 0, otp_a0: 15, otpreg_add: 70, otpreg_ofs: 1}
OTP_GPIO_GPIO1_IOTYPE_70: {name: GPIO1_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO1_CFG1, reg_addr: 6182, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,      110: ilim_b1,\
    \ 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO1_WKUP_LVL    </td></tr>\n                           \
    \       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"> falling edge\
    \                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td class=\"\
    visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 164, offset: 17, otp_b0: 0, otp_a0: 15, otpreg_add: 70, otpreg_ofs: 3}
OTP_GPIO_GPIO1_IOCONFIG_70: {name: GPIO1_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO1_CFG1, reg_addr: 6182, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 165, offset: 20, otp_b0: 0, otp_a0: 15, otpreg_add: 70, otpreg_ofs: 6}
OTP_GPIO_GPIO2_WKUP_LVL_71: {name: GPIO2_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO2_CFG1, reg_addr: 6183, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"><td class=\"\
    visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 166, offset: 22, otp_b0: 0, otp_a0: 15, otpreg_add: 71, otpreg_ofs: 0}
OTP_GPIO_GPIO2_PU_PD_71: {name: GPIO2_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO2_CFG1, reg_addr: 6183, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 167, offset: 23, otp_b0: 0, otp_a0: 15, otpreg_add: 71, otpreg_ofs: 1}
OTP_GPIO_GPIO2_IOTYPE_71: {name: GPIO2_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO2_CFG1, reg_addr: 6183, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,      110: ilim_b1,\
    \ 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO2_WKUP_LVL    </td></tr>\n                           \
    \       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"> falling edge\
    \                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td class=\"\
    visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 168, offset: 25, otp_b0: 0, otp_a0: 15, otpreg_add: 71, otpreg_ofs: 3}
OTP_GPIO_GPIO2_IOCONFIG_71: {name: GPIO2_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO2_CFG1, reg_addr: 6183, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 169, offset: 28, otp_b0: 0, otp_a0: 15, otpreg_add: 71, otpreg_ofs: 6}
OTP_GPIO_GPIO3_WKUP_LVL_72: {name: GPIO3_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO3_CFG1, reg_addr: 6184, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"><td class=\"\
    visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 170, offset: 30, otp_b0: 0, otp_a0: 15, otpreg_add: 72, otpreg_ofs: 0}
OTP_GPIO_GPIO3_PU_PD_72: {name: GPIO3_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO3_CFG1, reg_addr: 6184, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 171, offset: 31, otp_b0: 0, otp_a0: 15, otpreg_add: 72, otpreg_ofs: 1}
OTP_GPIO_GPIO3_IOTYPE_72: {name: GPIO3_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO3_CFG1, reg_addr: 6184, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,      110: ilim_b1,\
    \ 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO3_WKUP_LVL    </td></tr>\n                           \
    \       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"> falling edge\
    \                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td class=\"\
    visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 172, offset: 1, otp_b0: 0, otp_a0: 16, otpreg_add: 72, otpreg_ofs: 3}
OTP_GPIO_GPIO3_IOCONFIG_72: {name: GPIO3_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO3_CFG1, reg_addr: 6184, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 173, offset: 4, otp_b0: 0, otp_a0: 16, otpreg_add: 72, otpreg_ofs: 6}
OTP_GPIO_GPIO4_WKUP_LVL_73: {name: GPIO4_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO4_CFG1, reg_addr: 6185, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"><td class=\"\
    visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 174, offset: 6, otp_b0: 0, otp_a0: 16, otpreg_add: 73, otpreg_ofs: 0}
OTP_GPIO_GPIO4_PU_PD_73: {name: GPIO4_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO4_CFG1, reg_addr: 6185, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 175, offset: 7, otp_b0: 0, otp_a0: 16, otpreg_add: 73, otpreg_ofs: 1}
OTP_GPIO_GPIO4_IOTYPE_73: {name: GPIO4_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO4_CFG1, reg_addr: 6185, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,      110: ilim_b1,\
    \ 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO4_WKUP_LVL    </td></tr>\n                           \
    \       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"> falling edge\
    \                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td class=\"\
    visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 176, offset: 9, otp_b0: 0, otp_a0: 16, otpreg_add: 73, otpreg_ofs: 3}
OTP_GPIO_GPIO4_IOCONFIG_73: {name: GPIO4_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO4_CFG1, reg_addr: 6185, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 177, offset: 12, otp_b0: 0, otp_a0: 16, otpreg_add: 73, otpreg_ofs: 6}
OTP_GPIO_GPIO5_WKUP_LVL_74: {name: GPIO5_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO5_CFG1, reg_addr: 6186, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"><td class=\"\
    visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 178, offset: 14, otp_b0: 0, otp_a0: 16, otpreg_add: 74, otpreg_ofs: 0}
OTP_GPIO_GPIO5_PU_PD_74: {name: GPIO5_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO5_CFG1, reg_addr: 6186, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 179, offset: 15, otp_b0: 0, otp_a0: 16, otpreg_add: 74, otpreg_ofs: 1}
OTP_GPIO_GPIO5_IOTYPE_74: {name: GPIO5_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO5_CFG1, reg_addr: 6186, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,      110: ilim_b1,\
    \ 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO5_WKUP_LVL    </td></tr>\n                           \
    \       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"> falling edge\
    \                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td class=\"\
    visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 180, offset: 17, otp_b0: 0, otp_a0: 16, otpreg_add: 74, otpreg_ofs: 3}
OTP_GPIO_GPIO5_IOCONFIG_74: {name: GPIO5_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO5_CFG1, reg_addr: 6186, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 181, offset: 20, otp_b0: 0, otp_a0: 16, otpreg_add: 74, otpreg_ofs: 6}
OTP_GPIO_GPIO6_WKUP_LVL_75: {name: GPIO6_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO6_CFG1, reg_addr: 6187, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"><td class=\"\
    visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 182, offset: 22, otp_b0: 0, otp_a0: 16, otpreg_add: 75, otpreg_ofs: 0}
OTP_GPIO_GPIO6_PU_PD_75: {name: GPIO6_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO6_CFG1, reg_addr: 6187, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 183, offset: 23, otp_b0: 0, otp_a0: 16, otpreg_add: 75, otpreg_ofs: 1}
OTP_GPIO_GPIO6_IOTYPE_75: {name: GPIO6_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO6_CFG1, reg_addr: 6187, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,      110: ilim_b1,\
    \ 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO6_WKUP_LVL    </td></tr>\n                           \
    \       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"> falling edge\
    \                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td class=\"\
    visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 184, offset: 25, otp_b0: 0, otp_a0: 16, otpreg_add: 75, otpreg_ofs: 3}
OTP_GPIO_GPIO6_IOCONFIG_75: {name: GPIO6_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO6_CFG1, reg_addr: 6187, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 185, offset: 28, otp_b0: 0, otp_a0: 16, otpreg_add: 75, otpreg_ofs: 6}
OTP_GPIO_GPIO7_WKUP_LVL_76: {name: GPIO7_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO7_CFG1, reg_addr: 6188, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"><td class=\"\
    visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 186, offset: 30, otp_b0: 0, otp_a0: 16, otpreg_add: 76, otpreg_ofs: 0}
OTP_GPIO_GPIO7_PU_PD_76: {name: GPIO7_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO7_CFG1, reg_addr: 6188, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 187, offset: 31, otp_b0: 0, otp_a0: 16, otpreg_add: 76, otpreg_ofs: 1}
OTP_GPIO_GPIO7_IOTYPE_76: {name: GPIO7_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO7_CFG1, reg_addr: 6188, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,      110: ilim_b1,\
    \ 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO7_WKUP_LVL    </td></tr>\n                           \
    \       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"> falling edge\
    \                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td class=\"\
    visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 188, offset: 1, otp_b0: 0, otp_a0: 17, otpreg_add: 76, otpreg_ofs: 3}
OTP_GPIO_GPIO7_IOCONFIG_76: {name: GPIO7_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO7_CFG1, reg_addr: 6188, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 189, offset: 4, otp_b0: 0, otp_a0: 17, otpreg_add: 76, otpreg_ofs: 6}
OTP_GPIO_GPIO8_WKUP_LVL_77: {name: GPIO8_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO8_CFG1, reg_addr: 6189, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"><td class=\"\
    visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 190, offset: 6, otp_b0: 0, otp_a0: 17, otpreg_add: 77, otpreg_ofs: 0}
OTP_GPIO_GPIO8_PU_PD_77: {name: GPIO8_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO8_CFG1, reg_addr: 6189, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 191, offset: 7, otp_b0: 0, otp_a0: 17, otpreg_add: 77, otpreg_ofs: 1}
OTP_GPIO_GPIO8_IOTYPE_77: {name: GPIO8_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO8_CFG1, reg_addr: 6189, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,      110: ilim_b1,\
    \ 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO8_WKUP_LVL    </td></tr>\n                           \
    \       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"> falling edge\
    \                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td class=\"\
    visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 192, offset: 9, otp_b0: 0, otp_a0: 17, otpreg_add: 77, otpreg_ofs: 3}
OTP_GPIO_GPIO8_IOCONFIG_77: {name: GPIO8_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO8_CFG1, reg_addr: 6189, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 193, offset: 12, otp_b0: 0, otp_a0: 17, otpreg_add: 77, otpreg_ofs: 6}
OTP_GPIO_GPIO9_WKUP_LVL_78: {name: GPIO9_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO9_CFG1, reg_addr: 6190, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"><td class=\"\
    visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 194, offset: 14, otp_b0: 0, otp_a0: 17, otpreg_add: 78, otpreg_ofs: 0}
OTP_GPIO_GPIO9_PU_PD_78: {name: GPIO9_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO9_CFG1, reg_addr: 6190, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 195, offset: 15, otp_b0: 0, otp_a0: 17, otpreg_add: 78, otpreg_ofs: 1}
OTP_GPIO_GPIO9_IOTYPE_78: {name: GPIO9_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO9_CFG1, reg_addr: 6190, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101: force_sync \n\n                                        110-111: unused (do not write this code) \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock); ;   010: nreset;   011: tdev5 irq \n\n                     \
    \                   100: tdev[4:1] irq, 101: nirq,      110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"\
    visible\"> GPIO9_WKUP_LVL    </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td\
    \ class=\"visible\"><i> 3 </i></td><td class=\"visible\"> falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> force_sync                      </td><td class=\"visible\"> nirq (will drive 1 when any event is pending) s</td></tr>\n  \
    \                                <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 196, offset: 17, otp_b0: 0, otp_a0: 17, otpreg_add: 78, otpreg_ofs: 3}
OTP_GPIO_GPIO9_IOCONFIG_78: {name: GPIO9_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO9_CFG1, reg_addr: 6190, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 197, offset: 20, otp_b0: 0, otp_a0: 17, otpreg_add: 78, otpreg_ofs: 6}
OTP_GPIO_GPIO10_WKUP_LVL_79: {name: GPIO10_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_AWAKE_CFG1, reg_addr: 6191, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 198, offset: 22, otp_b0: 0, otp_a0: 17, otpreg_add: 79, otpreg_ofs: 0}
OTP_GPIO_GPIO10_PU_PD_79: {name: GPIO10_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_AWAKE_CFG1, reg_addr: 6191, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 199, offset: 23, otp_b0: 0, otp_a0: 17, otpreg_add: 79, otpreg_ofs: 1}
OTP_GPIO_GPIO10_IOTYPE_79: {name: GPIO10_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_AWAKE_CFG1, reg_addr: 6191, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,   \
    \   110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO10_WKUP_LVL    </td></tr>\n          \
    \                        <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 200, offset: 25, otp_b0: 0, otp_a0: 17, otpreg_add: 79, otpreg_ofs: 3}
OTP_GPIO_GPIO10_IOCONFIG_79: {name: GPIO10_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_AWAKE_CFG1, reg_addr: 6191, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 201, offset: 28, otp_b0: 0, otp_a0: 17, otpreg_add: 79, otpreg_ofs: 6}
OTP_GPIO_GPIO10_WKUP_LVL_80: {name: GPIO10_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_SLP_CFG1, reg_addr: 6192, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 202, offset: 30, otp_b0: 0, otp_a0: 17, otpreg_add: 80, otpreg_ofs: 0}
OTP_GPIO_GPIO10_PU_PD_80: {name: GPIO10_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_SLP_CFG1, reg_addr: 6192, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 203, offset: 31, otp_b0: 0, otp_a0: 17, otpreg_add: 80, otpreg_ofs: 1}
OTP_GPIO_GPIO10_IOTYPE_80: {name: GPIO10_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_SLP_CFG1, reg_addr: 6192, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO10_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 204, offset: 1, otp_b0: 0, otp_a0: 18, otpreg_add: 80, otpreg_ofs: 3}
OTP_GPIO_GPIO10_IOCONFIG_80: {name: GPIO10_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_SLP_CFG1, reg_addr: 6192, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 205, offset: 4, otp_b0: 0, otp_a0: 18, otpreg_add: 80, otpreg_ofs: 6}
OTP_GPIO_GPIO10_WKUP_LVL_81: {name: GPIO10_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_OFF_CFG1, reg_addr: 6193, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 206, offset: 6, otp_b0: 0, otp_a0: 18, otpreg_add: 81, otpreg_ofs: 0}
OTP_GPIO_GPIO10_PU_PD_81: {name: GPIO10_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_OFF_CFG1, reg_addr: 6193, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 207, offset: 7, otp_b0: 0, otp_a0: 18, otpreg_add: 81, otpreg_ofs: 1}
OTP_GPIO_GPIO10_IOTYPE_81: {name: GPIO10_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_OFF_CFG1, reg_addr: 6193, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO10_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 208, offset: 9, otp_b0: 0, otp_a0: 18, otpreg_add: 81, otpreg_ofs: 3}
OTP_GPIO_GPIO10_IOCONFIG_81: {name: GPIO10_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_OFF_CFG1, reg_addr: 6193, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 209, offset: 12, otp_b0: 0, otp_a0: 18, otpreg_add: 81, otpreg_ofs: 6}
OTP_GPIO_GPIO11_WKUP_LVL_82: {name: GPIO11_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_AWAKE_CFG1, reg_addr: 6194, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 210, offset: 14, otp_b0: 0, otp_a0: 18, otpreg_add: 82, otpreg_ofs: 0}
OTP_GPIO_GPIO11_PU_PD_82: {name: GPIO11_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_AWAKE_CFG1, reg_addr: 6194, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 211, offset: 15, otp_b0: 0, otp_a0: 18, otpreg_add: 82, otpreg_ofs: 1}
OTP_GPIO_GPIO11_IOTYPE_82: {name: GPIO11_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_AWAKE_CFG1, reg_addr: 6194, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,   \
    \   110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO11_WKUP_LVL    </td></tr>\n          \
    \                        <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 212, offset: 17, otp_b0: 0, otp_a0: 18, otpreg_add: 82, otpreg_ofs: 3}
OTP_GPIO_GPIO11_IOCONFIG_82: {name: GPIO11_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_AWAKE_CFG1, reg_addr: 6194, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 213, offset: 20, otp_b0: 0, otp_a0: 18, otpreg_add: 82, otpreg_ofs: 6}
OTP_GPIO_GPIO11_WKUP_LVL_83: {name: GPIO11_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_SLP_CFG1, reg_addr: 6195, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 214, offset: 22, otp_b0: 0, otp_a0: 18, otpreg_add: 83, otpreg_ofs: 0}
OTP_GPIO_GPIO11_PU_PD_83: {name: GPIO11_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_SLP_CFG1, reg_addr: 6195, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 215, offset: 23, otp_b0: 0, otp_a0: 18, otpreg_add: 83, otpreg_ofs: 1}
OTP_GPIO_GPIO11_IOTYPE_83: {name: GPIO11_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_SLP_CFG1, reg_addr: 6195, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO11_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 216, offset: 25, otp_b0: 0, otp_a0: 18, otpreg_add: 83, otpreg_ofs: 3}
OTP_GPIO_GPIO11_IOCONFIG_83: {name: GPIO11_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_SLP_CFG1, reg_addr: 6195, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 217, offset: 28, otp_b0: 0, otp_a0: 18, otpreg_add: 83, otpreg_ofs: 6}
OTP_GPIO_GPIO11_WKUP_LVL_84: {name: GPIO11_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_OFF_CFG1, reg_addr: 6196, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 218, offset: 30, otp_b0: 0, otp_a0: 18, otpreg_add: 84, otpreg_ofs: 0}
OTP_GPIO_GPIO11_PU_PD_84: {name: GPIO11_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_OFF_CFG1, reg_addr: 6196, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 219, offset: 31, otp_b0: 0, otp_a0: 18, otpreg_add: 84, otpreg_ofs: 1}
OTP_GPIO_GPIO11_IOTYPE_84: {name: GPIO11_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_OFF_CFG1, reg_addr: 6196, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO11_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 220, offset: 1, otp_b0: 0, otp_a0: 19, otpreg_add: 84, otpreg_ofs: 3}
OTP_GPIO_GPIO11_IOCONFIG_84: {name: GPIO11_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_OFF_CFG1, reg_addr: 6196, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 221, offset: 4, otp_b0: 0, otp_a0: 19, otpreg_add: 84, otpreg_ofs: 6}
OTP_GPIO_GPIO12_WKUP_LVL_85: {name: GPIO12_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_AWAKE_CFG1, reg_addr: 6197, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 222, offset: 6, otp_b0: 0, otp_a0: 19, otpreg_add: 85, otpreg_ofs: 0}
OTP_GPIO_GPIO12_PU_PD_85: {name: GPIO12_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_AWAKE_CFG1, reg_addr: 6197, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 223, offset: 7, otp_b0: 0, otp_a0: 19, otpreg_add: 85, otpreg_ofs: 1}
OTP_GPIO_GPIO12_IOTYPE_85: {name: GPIO12_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_AWAKE_CFG1, reg_addr: 6197, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,   \
    \   110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO12_WKUP_LVL    </td></tr>\n          \
    \                        <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 224, offset: 9, otp_b0: 0, otp_a0: 19, otpreg_add: 85, otpreg_ofs: 3}
OTP_GPIO_GPIO12_IOCONFIG_85: {name: GPIO12_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_AWAKE_CFG1, reg_addr: 6197, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 225, offset: 12, otp_b0: 0, otp_a0: 19, otpreg_add: 85, otpreg_ofs: 6}
OTP_GPIO_GPIO12_WKUP_LVL_86: {name: GPIO12_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_SLP_CFG1, reg_addr: 6198, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 226, offset: 14, otp_b0: 0, otp_a0: 19, otpreg_add: 86, otpreg_ofs: 0}
OTP_GPIO_GPIO12_PU_PD_86: {name: GPIO12_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_SLP_CFG1, reg_addr: 6198, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 227, offset: 15, otp_b0: 0, otp_a0: 19, otpreg_add: 86, otpreg_ofs: 1}
OTP_GPIO_GPIO12_IOTYPE_86: {name: GPIO12_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_SLP_CFG1, reg_addr: 6198, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO12_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 228, offset: 17, otp_b0: 0, otp_a0: 19, otpreg_add: 86, otpreg_ofs: 3}
OTP_GPIO_GPIO12_IOCONFIG_86: {name: GPIO12_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_SLP_CFG1, reg_addr: 6198, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 229, offset: 20, otp_b0: 0, otp_a0: 19, otpreg_add: 86, otpreg_ofs: 6}
OTP_GPIO_GPIO12_WKUP_LVL_87: {name: GPIO12_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_OFF_CFG1, reg_addr: 6199, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 230, offset: 22, otp_b0: 0, otp_a0: 19, otpreg_add: 87, otpreg_ofs: 0}
OTP_GPIO_GPIO12_PU_PD_87: {name: GPIO12_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_OFF_CFG1, reg_addr: 6199, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 231, offset: 23, otp_b0: 0, otp_a0: 19, otpreg_add: 87, otpreg_ofs: 1}
OTP_GPIO_GPIO12_IOTYPE_87: {name: GPIO12_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_OFF_CFG1, reg_addr: 6199, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO12_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 232, offset: 25, otp_b0: 0, otp_a0: 19, otpreg_add: 87, otpreg_ofs: 3}
OTP_GPIO_GPIO12_IOCONFIG_87: {name: GPIO12_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_OFF_CFG1, reg_addr: 6199, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 233, offset: 28, otp_b0: 0, otp_a0: 19, otpreg_add: 87, otpreg_ofs: 6}
OTP_GPIO_GPIO13_WKUP_LVL_88: {name: GPIO13_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_AWAKE_CFG1, reg_addr: 6200, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 234, offset: 30, otp_b0: 0, otp_a0: 19, otpreg_add: 88, otpreg_ofs: 0}
OTP_GPIO_GPIO13_PU_PD_88: {name: GPIO13_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_AWAKE_CFG1, reg_addr: 6200, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 235, offset: 31, otp_b0: 0, otp_a0: 19, otpreg_add: 88, otpreg_ofs: 1}
OTP_GPIO_GPIO13_IOTYPE_88: {name: GPIO13_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_AWAKE_CFG1, reg_addr: 6200, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,   \
    \   110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO13_WKUP_LVL    </td></tr>\n          \
    \                        <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 236, offset: 1, otp_b0: 0, otp_a0: 20, otpreg_add: 88, otpreg_ofs: 3}
OTP_GPIO_GPIO13_IOCONFIG_88: {name: GPIO13_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_AWAKE_CFG1, reg_addr: 6200, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 237, offset: 4, otp_b0: 0, otp_a0: 20, otpreg_add: 88, otpreg_ofs: 6}
OTP_GPIO_GPIO13_WKUP_LVL_89: {name: GPIO13_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_SLP_CFG1, reg_addr: 6201, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 238, offset: 6, otp_b0: 0, otp_a0: 20, otpreg_add: 89, otpreg_ofs: 0}
OTP_GPIO_GPIO13_PU_PD_89: {name: GPIO13_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_SLP_CFG1, reg_addr: 6201, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 239, offset: 7, otp_b0: 0, otp_a0: 20, otpreg_add: 89, otpreg_ofs: 1}
OTP_GPIO_GPIO13_IOTYPE_89: {name: GPIO13_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_SLP_CFG1, reg_addr: 6201, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO13_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 240, offset: 9, otp_b0: 0, otp_a0: 20, otpreg_add: 89, otpreg_ofs: 3}
OTP_GPIO_GPIO13_IOCONFIG_89: {name: GPIO13_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_SLP_CFG1, reg_addr: 6201, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 241, offset: 12, otp_b0: 0, otp_a0: 20, otpreg_add: 89, otpreg_ofs: 6}
OTP_GPIO_GPIO13_WKUP_LVL_90: {name: GPIO13_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_OFF_CFG1, reg_addr: 6202, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 242, offset: 14, otp_b0: 0, otp_a0: 20, otpreg_add: 90, otpreg_ofs: 0}
OTP_GPIO_GPIO13_PU_PD_90: {name: GPIO13_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_OFF_CFG1, reg_addr: 6202, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 243, offset: 15, otp_b0: 0, otp_a0: 20, otpreg_add: 90, otpreg_ofs: 1}
OTP_GPIO_GPIO13_IOTYPE_90: {name: GPIO13_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_OFF_CFG1, reg_addr: 6202, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO13_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 244, offset: 17, otp_b0: 0, otp_a0: 20, otpreg_add: 90, otpreg_ofs: 3}
OTP_GPIO_GPIO13_IOCONFIG_90: {name: GPIO13_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_OFF_CFG1, reg_addr: 6202, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 245, offset: 20, otp_b0: 0, otp_a0: 20, otpreg_add: 90, otpreg_ofs: 6}
OTP_GPIO_GPIO14_WKUP_LVL_91: {name: GPIO14_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_AWAKE_CFG1, reg_addr: 6203, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 246, offset: 22, otp_b0: 0, otp_a0: 20, otpreg_add: 91, otpreg_ofs: 0}
OTP_GPIO_GPIO14_PU_PD_91: {name: GPIO14_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_AWAKE_CFG1, reg_addr: 6203, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 247, offset: 23, otp_b0: 0, otp_a0: 20, otpreg_add: 91, otpreg_ofs: 1}
OTP_GPIO_GPIO14_IOTYPE_91: {name: GPIO14_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_AWAKE_CFG1, reg_addr: 6203, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,   \
    \   110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO14_WKUP_LVL    </td></tr>\n          \
    \                        <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 248, offset: 25, otp_b0: 0, otp_a0: 20, otpreg_add: 91, otpreg_ofs: 3}
OTP_GPIO_GPIO14_IOCONFIG_91: {name: GPIO14_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_AWAKE_CFG1, reg_addr: 6203, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 249, offset: 28, otp_b0: 0, otp_a0: 20, otpreg_add: 91, otpreg_ofs: 6}
OTP_GPIO_GPIO14_WKUP_LVL_92: {name: GPIO14_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_SLP_CFG1, reg_addr: 6204, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 250, offset: 30, otp_b0: 0, otp_a0: 20, otpreg_add: 92, otpreg_ofs: 0}
OTP_GPIO_GPIO14_PU_PD_92: {name: GPIO14_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_SLP_CFG1, reg_addr: 6204, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 251, offset: 31, otp_b0: 0, otp_a0: 20, otpreg_add: 92, otpreg_ofs: 1}
OTP_GPIO_GPIO14_IOTYPE_92: {name: GPIO14_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_SLP_CFG1, reg_addr: 6204, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO14_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 252, offset: 1, otp_b0: 0, otp_a0: 21, otpreg_add: 92, otpreg_ofs: 3}
OTP_GPIO_GPIO14_IOCONFIG_92: {name: GPIO14_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_SLP_CFG1, reg_addr: 6204, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 253, offset: 4, otp_b0: 0, otp_a0: 21, otpreg_add: 92, otpreg_ofs: 6}
OTP_GPIO_GPIO14_WKUP_LVL_93: {name: GPIO14_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_OFF_CFG1, reg_addr: 6205, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 254, offset: 6, otp_b0: 0, otp_a0: 21, otpreg_add: 93, otpreg_ofs: 0}
OTP_GPIO_GPIO14_PU_PD_93: {name: GPIO14_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_OFF_CFG1, reg_addr: 6205, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 255, offset: 7, otp_b0: 0, otp_a0: 21, otpreg_add: 93, otpreg_ofs: 1}
OTP_GPIO_GPIO14_IOTYPE_93: {name: GPIO14_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_OFF_CFG1, reg_addr: 6205, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO14_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 256, offset: 9, otp_b0: 0, otp_a0: 21, otpreg_add: 93, otpreg_ofs: 3}
OTP_GPIO_GPIO14_IOCONFIG_93: {name: GPIO14_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_OFF_CFG1, reg_addr: 6205, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 257, offset: 12, otp_b0: 0, otp_a0: 21, otpreg_add: 93, otpreg_ofs: 6}
OTP_GPIO_GPIO15_WKUP_LVL_94: {name: GPIO15_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_AWAKE_CFG1, reg_addr: 6206, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 258, offset: 14, otp_b0: 0, otp_a0: 21, otpreg_add: 94, otpreg_ofs: 0}
OTP_GPIO_GPIO15_PU_PD_94: {name: GPIO15_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_AWAKE_CFG1, reg_addr: 6206, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 259, offset: 15, otp_b0: 0, otp_a0: 21, otpreg_add: 94, otpreg_ofs: 1}
OTP_GPIO_GPIO15_IOTYPE_94: {name: GPIO15_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_AWAKE_CFG1, reg_addr: 6206, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,   \
    \   110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO15_WKUP_LVL    </td></tr>\n          \
    \                        <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 260, offset: 17, otp_b0: 0, otp_a0: 21, otpreg_add: 94, otpreg_ofs: 3}
OTP_GPIO_GPIO15_IOCONFIG_94: {name: GPIO15_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_AWAKE_CFG1, reg_addr: 6206, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 261, offset: 20, otp_b0: 0, otp_a0: 21, otpreg_add: 94, otpreg_ofs: 6}
OTP_GPIO_GPIO15_WKUP_LVL_95: {name: GPIO15_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_SLP_CFG1, reg_addr: 6207, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 262, offset: 22, otp_b0: 0, otp_a0: 21, otpreg_add: 95, otpreg_ofs: 0}
OTP_GPIO_GPIO15_PU_PD_95: {name: GPIO15_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_SLP_CFG1, reg_addr: 6207, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 263, offset: 23, otp_b0: 0, otp_a0: 21, otpreg_add: 95, otpreg_ofs: 1}
OTP_GPIO_GPIO15_IOTYPE_95: {name: GPIO15_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_SLP_CFG1, reg_addr: 6207, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO15_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 264, offset: 25, otp_b0: 0, otp_a0: 21, otpreg_add: 95, otpreg_ofs: 3}
OTP_GPIO_GPIO15_IOCONFIG_95: {name: GPIO15_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_SLP_CFG1, reg_addr: 6207, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 265, offset: 28, otp_b0: 0, otp_a0: 21, otpreg_add: 95, otpreg_ofs: 6}
OTP_GPIO_GPIO15_WKUP_LVL_96: {name: GPIO15_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_OFF_CFG1, reg_addr: 6208, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 266, offset: 30, otp_b0: 0, otp_a0: 21, otpreg_add: 96, otpreg_ofs: 0}
OTP_GPIO_GPIO15_PU_PD_96: {name: GPIO15_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_OFF_CFG1, reg_addr: 6208, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 267, offset: 31, otp_b0: 0, otp_a0: 21, otpreg_add: 96, otpreg_ofs: 1}
OTP_GPIO_GPIO15_IOTYPE_96: {name: GPIO15_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_OFF_CFG1, reg_addr: 6208, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO15_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 268, offset: 1, otp_b0: 0, otp_a0: 22, otpreg_add: 96, otpreg_ofs: 3}
OTP_GPIO_GPIO15_IOCONFIG_96: {name: GPIO15_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_OFF_CFG1, reg_addr: 6208, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 269, offset: 4, otp_b0: 0, otp_a0: 22, otpreg_add: 96, otpreg_ofs: 6}
OTP_GPIO_GPIO16_WKUP_LVL_97: {name: GPIO16_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_AWAKE_CFG1, reg_addr: 6209, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 270, offset: 6, otp_b0: 0, otp_a0: 22, otpreg_add: 97, otpreg_ofs: 0}
OTP_GPIO_GPIO16_PU_PD_97: {name: GPIO16_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_AWAKE_CFG1, reg_addr: 6209, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 271, offset: 7, otp_b0: 0, otp_a0: 22, otpreg_add: 97, otpreg_ofs: 1}
OTP_GPIO_GPIO16_IOTYPE_97: {name: GPIO16_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_AWAKE_CFG1, reg_addr: 6209, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,   \
    \   110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO16_WKUP_LVL    </td></tr>\n          \
    \                        <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 272, offset: 9, otp_b0: 0, otp_a0: 22, otpreg_add: 97, otpreg_ofs: 3}
OTP_GPIO_GPIO16_IOCONFIG_97: {name: GPIO16_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_AWAKE_CFG1, reg_addr: 6209, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 273, offset: 12, otp_b0: 0, otp_a0: 22, otpreg_add: 97, otpreg_ofs: 6}
OTP_GPIO_GPIO16_WKUP_LVL_98: {name: GPIO16_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_SLP_CFG1, reg_addr: 6210, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 274, offset: 14, otp_b0: 0, otp_a0: 22, otpreg_add: 98, otpreg_ofs: 0}
OTP_GPIO_GPIO16_PU_PD_98: {name: GPIO16_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_SLP_CFG1, reg_addr: 6210, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 275, offset: 15, otp_b0: 0, otp_a0: 22, otpreg_add: 98, otpreg_ofs: 1}
OTP_GPIO_GPIO16_IOTYPE_98: {name: GPIO16_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_SLP_CFG1, reg_addr: 6210, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO16_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 276, offset: 17, otp_b0: 0, otp_a0: 22, otpreg_add: 98, otpreg_ofs: 3}
OTP_GPIO_GPIO16_IOCONFIG_98: {name: GPIO16_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_SLP_CFG1, reg_addr: 6210, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 277, offset: 20, otp_b0: 0, otp_a0: 22, otpreg_add: 98, otpreg_ofs: 6}
OTP_GPIO_GPIO16_WKUP_LVL_99: {name: GPIO16_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_OFF_CFG1, reg_addr: 6211, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 278, offset: 22, otp_b0: 0, otp_a0: 22, otpreg_add: 99, otpreg_ofs: 0}
OTP_GPIO_GPIO16_PU_PD_99: {name: GPIO16_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_OFF_CFG1, reg_addr: 6211, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 279, offset: 23, otp_b0: 0, otp_a0: 22, otpreg_add: 99, otpreg_ofs: 1}
OTP_GPIO_GPIO16_IOTYPE_99: {name: GPIO16_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_OFF_CFG1, reg_addr: 6211, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,     \
    \ 110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO16_WKUP_LVL    </td></tr>\n            \
    \                      <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 280, offset: 25, otp_b0: 0, otp_a0: 22, otpreg_add: 99, otpreg_ofs: 3}
OTP_GPIO_GPIO16_IOCONFIG_99: {name: GPIO16_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_OFF_CFG1, reg_addr: 6211, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 281, offset: 28, otp_b0: 0, otp_a0: 22, otpreg_add: 99, otpreg_ofs: 6}
OTP_GPIO_GPIO17_WKUP_LVL_100: {name: GPIO17_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_AWAKE_CFG1, reg_addr: 6212, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 282, offset: 30, otp_b0: 0, otp_a0: 22, otpreg_add: 100, otpreg_ofs: 0}
OTP_GPIO_GPIO17_PU_PD_100: {name: GPIO17_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_AWAKE_CFG1, reg_addr: 6212, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 283, offset: 31, otp_b0: 0, otp_a0: 22, otpreg_add: 100, otpreg_ofs: 1}
OTP_GPIO_GPIO17_IOTYPE_100: {name: GPIO17_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_AWAKE_CFG1, reg_addr: 6212, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO17_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 284, offset: 1, otp_b0: 0, otp_a0: 23, otpreg_add: 100, otpreg_ofs: 3}
OTP_GPIO_GPIO17_IOCONFIG_100: {name: GPIO17_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_AWAKE_CFG1, reg_addr: 6212, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 285, offset: 4, otp_b0: 0, otp_a0: 23, otpreg_add: 100, otpreg_ofs: 6}
OTP_GPIO_GPIO17_WKUP_LVL_101: {name: GPIO17_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_SLP_CFG1, reg_addr: 6213, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 286, offset: 6, otp_b0: 0, otp_a0: 23, otpreg_add: 101, otpreg_ofs: 0}
OTP_GPIO_GPIO17_PU_PD_101: {name: GPIO17_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_SLP_CFG1, reg_addr: 6213, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 287, offset: 7, otp_b0: 0, otp_a0: 23, otpreg_add: 101, otpreg_ofs: 1}
OTP_GPIO_GPIO17_IOTYPE_101: {name: GPIO17_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_SLP_CFG1, reg_addr: 6213, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO17_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 288, offset: 9, otp_b0: 0, otp_a0: 23, otpreg_add: 101, otpreg_ofs: 3}
OTP_GPIO_GPIO17_IOCONFIG_101: {name: GPIO17_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_SLP_CFG1, reg_addr: 6213, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 289, offset: 12, otp_b0: 0, otp_a0: 23, otpreg_add: 101, otpreg_ofs: 6}
OTP_GPIO_GPIO17_WKUP_LVL_102: {name: GPIO17_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_OFF_CFG1, reg_addr: 6214, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 290, offset: 14, otp_b0: 0, otp_a0: 23, otpreg_add: 102, otpreg_ofs: 0}
OTP_GPIO_GPIO17_PU_PD_102: {name: GPIO17_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_OFF_CFG1, reg_addr: 6214, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 291, offset: 15, otp_b0: 0, otp_a0: 23, otpreg_add: 102, otpreg_ofs: 1}
OTP_GPIO_GPIO17_IOTYPE_102: {name: GPIO17_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_OFF_CFG1, reg_addr: 6214, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO17_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 292, offset: 17, otp_b0: 0, otp_a0: 23, otpreg_add: 102, otpreg_ofs: 3}
OTP_GPIO_GPIO17_IOCONFIG_102: {name: GPIO17_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_OFF_CFG1, reg_addr: 6214, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 293, offset: 20, otp_b0: 0, otp_a0: 23, otpreg_add: 102, otpreg_ofs: 6}
OTP_GPIO_GPIO18_WKUP_LVL_103: {name: GPIO18_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_AWAKE_CFG1, reg_addr: 6215, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 294, offset: 22, otp_b0: 0, otp_a0: 23, otpreg_add: 103, otpreg_ofs: 0}
OTP_GPIO_GPIO18_PU_PD_103: {name: GPIO18_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_AWAKE_CFG1, reg_addr: 6215, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 295, offset: 23, otp_b0: 0, otp_a0: 23, otpreg_add: 103, otpreg_ofs: 1}
OTP_GPIO_GPIO18_IOTYPE_103: {name: GPIO18_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_AWAKE_CFG1, reg_addr: 6215, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO18_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 296, offset: 25, otp_b0: 0, otp_a0: 23, otpreg_add: 103, otpreg_ofs: 3}
OTP_GPIO_GPIO18_IOCONFIG_103: {name: GPIO18_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_AWAKE_CFG1, reg_addr: 6215, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 297, offset: 28, otp_b0: 0, otp_a0: 23, otpreg_add: 103, otpreg_ofs: 6}
OTP_GPIO_GPIO18_WKUP_LVL_104: {name: GPIO18_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_SLP_CFG1, reg_addr: 6216, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 298, offset: 30, otp_b0: 0, otp_a0: 23, otpreg_add: 104, otpreg_ofs: 0}
OTP_GPIO_GPIO18_PU_PD_104: {name: GPIO18_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_SLP_CFG1, reg_addr: 6216, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 299, offset: 31, otp_b0: 0, otp_a0: 23, otpreg_add: 104, otpreg_ofs: 1}
OTP_GPIO_GPIO18_IOTYPE_104: {name: GPIO18_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_SLP_CFG1, reg_addr: 6216, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO18_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 300, offset: 1, otp_b0: 0, otp_a0: 24, otpreg_add: 104, otpreg_ofs: 3}
OTP_GPIO_GPIO18_IOCONFIG_104: {name: GPIO18_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_SLP_CFG1, reg_addr: 6216, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 301, offset: 4, otp_b0: 0, otp_a0: 24, otpreg_add: 104, otpreg_ofs: 6}
OTP_GPIO_GPIO18_WKUP_LVL_105: {name: GPIO18_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_OFF_CFG1, reg_addr: 6217, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 302, offset: 6, otp_b0: 0, otp_a0: 24, otpreg_add: 105, otpreg_ofs: 0}
OTP_GPIO_GPIO18_PU_PD_105: {name: GPIO18_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_OFF_CFG1, reg_addr: 6217, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 303, offset: 7, otp_b0: 0, otp_a0: 24, otpreg_add: 105, otpreg_ofs: 1}
OTP_GPIO_GPIO18_IOTYPE_105: {name: GPIO18_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_OFF_CFG1, reg_addr: 6217, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO18_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 304, offset: 9, otp_b0: 0, otp_a0: 24, otpreg_add: 105, otpreg_ofs: 3}
OTP_GPIO_GPIO18_IOCONFIG_105: {name: GPIO18_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_OFF_CFG1, reg_addr: 6217, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 305, offset: 12, otp_b0: 0, otp_a0: 24, otpreg_add: 105, otpreg_ofs: 6}
OTP_GPIO_GPIO19_WKUP_LVL_106: {name: GPIO19_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_AWAKE_CFG1, reg_addr: 6218, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 306, offset: 14, otp_b0: 0, otp_a0: 24, otpreg_add: 106, otpreg_ofs: 0}
OTP_GPIO_GPIO19_PU_PD_106: {name: GPIO19_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_AWAKE_CFG1, reg_addr: 6218, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 307, offset: 15, otp_b0: 0, otp_a0: 24, otpreg_add: 106, otpreg_ofs: 1}
OTP_GPIO_GPIO19_IOTYPE_106: {name: GPIO19_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_AWAKE_CFG1, reg_addr: 6218, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO19_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 308, offset: 17, otp_b0: 0, otp_a0: 24, otpreg_add: 106, otpreg_ofs: 3}
OTP_GPIO_GPIO19_IOCONFIG_106: {name: GPIO19_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_AWAKE_CFG1, reg_addr: 6218, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 309, offset: 20, otp_b0: 0, otp_a0: 24, otpreg_add: 106, otpreg_ofs: 6}
OTP_GPIO_GPIO19_WKUP_LVL_107: {name: GPIO19_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_SLP_CFG1, reg_addr: 6219, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 310, offset: 22, otp_b0: 0, otp_a0: 24, otpreg_add: 107, otpreg_ofs: 0}
OTP_GPIO_GPIO19_PU_PD_107: {name: GPIO19_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_SLP_CFG1, reg_addr: 6219, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 311, offset: 23, otp_b0: 0, otp_a0: 24, otpreg_add: 107, otpreg_ofs: 1}
OTP_GPIO_GPIO19_IOTYPE_107: {name: GPIO19_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_SLP_CFG1, reg_addr: 6219, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO19_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 312, offset: 25, otp_b0: 0, otp_a0: 24, otpreg_add: 107, otpreg_ofs: 3}
OTP_GPIO_GPIO19_IOCONFIG_107: {name: GPIO19_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_SLP_CFG1, reg_addr: 6219, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 313, offset: 28, otp_b0: 0, otp_a0: 24, otpreg_add: 107, otpreg_ofs: 6}
OTP_GPIO_GPIO19_WKUP_LVL_108: {name: GPIO19_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_OFF_CFG1, reg_addr: 6220, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 314, offset: 30, otp_b0: 0, otp_a0: 24, otpreg_add: 108, otpreg_ofs: 0}
OTP_GPIO_GPIO19_PU_PD_108: {name: GPIO19_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_OFF_CFG1, reg_addr: 6220, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 315, offset: 31, otp_b0: 0, otp_a0: 24, otpreg_add: 108, otpreg_ofs: 1}
OTP_GPIO_GPIO19_IOTYPE_108: {name: GPIO19_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_OFF_CFG1, reg_addr: 6220, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO19_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 316, offset: 1, otp_b0: 0, otp_a0: 25, otpreg_add: 108, otpreg_ofs: 3}
OTP_GPIO_GPIO19_IOCONFIG_108: {name: GPIO19_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_OFF_CFG1, reg_addr: 6220, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 317, offset: 4, otp_b0: 0, otp_a0: 25, otpreg_add: 108, otpreg_ofs: 6}
OTP_GPIO_GPIO20_WKUP_LVL_109: {name: GPIO20_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_AWAKE_CFG1, reg_addr: 6221, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 318, offset: 6, otp_b0: 0, otp_a0: 25, otpreg_add: 109, otpreg_ofs: 0}
OTP_GPIO_GPIO20_PU_PD_109: {name: GPIO20_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_AWAKE_CFG1, reg_addr: 6221, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 319, offset: 7, otp_b0: 0, otp_a0: 25, otpreg_add: 109, otpreg_ofs: 1}
OTP_GPIO_GPIO20_IOTYPE_109: {name: GPIO20_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_AWAKE_CFG1, reg_addr: 6221, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO20_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 320, offset: 9, otp_b0: 0, otp_a0: 25, otpreg_add: 109, otpreg_ofs: 3}
OTP_GPIO_GPIO20_IOCONFIG_109: {name: GPIO20_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_AWAKE_CFG1, reg_addr: 6221, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 321, offset: 12, otp_b0: 0, otp_a0: 25, otpreg_add: 109, otpreg_ofs: 6}
OTP_GPIO_GPIO20_WKUP_LVL_110: {name: GPIO20_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_SLP_CFG1, reg_addr: 6222, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 322, offset: 14, otp_b0: 0, otp_a0: 25, otpreg_add: 110, otpreg_ofs: 0}
OTP_GPIO_GPIO20_PU_PD_110: {name: GPIO20_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_SLP_CFG1, reg_addr: 6222, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 323, offset: 15, otp_b0: 0, otp_a0: 25, otpreg_add: 110, otpreg_ofs: 1}
OTP_GPIO_GPIO20_IOTYPE_110: {name: GPIO20_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_SLP_CFG1, reg_addr: 6222, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO20_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 324, offset: 17, otp_b0: 0, otp_a0: 25, otpreg_add: 110, otpreg_ofs: 3}
OTP_GPIO_GPIO20_IOCONFIG_110: {name: GPIO20_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_SLP_CFG1, reg_addr: 6222, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 325, offset: 20, otp_b0: 0, otp_a0: 25, otpreg_add: 110, otpreg_ofs: 6}
OTP_GPIO_GPIO20_WKUP_LVL_111: {name: GPIO20_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_OFF_CFG1, reg_addr: 6223, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 326, offset: 22, otp_b0: 0, otp_a0: 25, otpreg_add: 111, otpreg_ofs: 0}
OTP_GPIO_GPIO20_PU_PD_111: {name: GPIO20_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_OFF_CFG1, reg_addr: 6223, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 327, offset: 23, otp_b0: 0, otp_a0: 25, otpreg_add: 111, otpreg_ofs: 1}
OTP_GPIO_GPIO20_IOTYPE_111: {name: GPIO20_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_OFF_CFG1, reg_addr: 6223, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO20_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 328, offset: 25, otp_b0: 0, otp_a0: 25, otpreg_add: 111, otpreg_ofs: 3}
OTP_GPIO_GPIO20_IOCONFIG_111: {name: GPIO20_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_OFF_CFG1, reg_addr: 6223, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 329, offset: 28, otp_b0: 0, otp_a0: 25, otpreg_add: 111, otpreg_ofs: 6}
OTP_GPIO_GPIO21_WKUP_LVL_112: {name: GPIO21_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_AWAKE_CFG1, reg_addr: 6224, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 330, offset: 30, otp_b0: 0, otp_a0: 25, otpreg_add: 112, otpreg_ofs: 0}
OTP_GPIO_GPIO21_PU_PD_112: {name: GPIO21_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_AWAKE_CFG1, reg_addr: 6224, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 331, offset: 31, otp_b0: 0, otp_a0: 25, otpreg_add: 112, otpreg_ofs: 1}
OTP_GPIO_GPIO21_IOTYPE_112: {name: GPIO21_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_AWAKE_CFG1, reg_addr: 6224, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO21_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 332, offset: 1, otp_b0: 0, otp_a0: 26, otpreg_add: 112, otpreg_ofs: 3}
OTP_GPIO_GPIO21_IOCONFIG_112: {name: GPIO21_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_AWAKE_CFG1, reg_addr: 6224, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 333, offset: 4, otp_b0: 0, otp_a0: 26, otpreg_add: 112, otpreg_ofs: 6}
OTP_GPIO_GPIO21_WKUP_LVL_113: {name: GPIO21_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_SLP_CFG1, reg_addr: 6225, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 334, offset: 6, otp_b0: 0, otp_a0: 26, otpreg_add: 113, otpreg_ofs: 0}
OTP_GPIO_GPIO21_PU_PD_113: {name: GPIO21_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_SLP_CFG1, reg_addr: 6225, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 335, offset: 7, otp_b0: 0, otp_a0: 26, otpreg_add: 113, otpreg_ofs: 1}
OTP_GPIO_GPIO21_IOTYPE_113: {name: GPIO21_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_SLP_CFG1, reg_addr: 6225, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO21_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 336, offset: 9, otp_b0: 0, otp_a0: 26, otpreg_add: 113, otpreg_ofs: 3}
OTP_GPIO_GPIO21_IOCONFIG_113: {name: GPIO21_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_SLP_CFG1, reg_addr: 6225, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 337, offset: 12, otp_b0: 0, otp_a0: 26, otpreg_add: 113, otpreg_ofs: 6}
OTP_GPIO_GPIO21_WKUP_LVL_114: {name: GPIO21_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_OFF_CFG1, reg_addr: 6226, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 338, offset: 14, otp_b0: 0, otp_a0: 26, otpreg_add: 114, otpreg_ofs: 0}
OTP_GPIO_GPIO21_PU_PD_114: {name: GPIO21_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_OFF_CFG1, reg_addr: 6226, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 339, offset: 15, otp_b0: 0, otp_a0: 26, otpreg_add: 114, otpreg_ofs: 1}
OTP_GPIO_GPIO21_IOTYPE_114: {name: GPIO21_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_OFF_CFG1, reg_addr: 6226, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO21_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 340, offset: 17, otp_b0: 0, otp_a0: 26, otpreg_add: 114, otpreg_ofs: 3}
OTP_GPIO_GPIO21_IOCONFIG_114: {name: GPIO21_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_OFF_CFG1, reg_addr: 6226, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 341, offset: 20, otp_b0: 0, otp_a0: 26, otpreg_add: 114, otpreg_ofs: 6}
OTP_GPIO_GPIO22_WKUP_LVL_115: {name: GPIO22_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_AWAKE_CFG1, reg_addr: 6227, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 342, offset: 22, otp_b0: 0, otp_a0: 26, otpreg_add: 115, otpreg_ofs: 0}
OTP_GPIO_GPIO22_PU_PD_115: {name: GPIO22_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_AWAKE_CFG1, reg_addr: 6227, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 343, offset: 23, otp_b0: 0, otp_a0: 26, otpreg_add: 115, otpreg_ofs: 1}
OTP_GPIO_GPIO22_IOTYPE_115: {name: GPIO22_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_AWAKE_CFG1, reg_addr: 6227, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO22_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 344, offset: 25, otp_b0: 0, otp_a0: 26, otpreg_add: 115, otpreg_ofs: 3}
OTP_GPIO_GPIO22_IOCONFIG_115: {name: GPIO22_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_AWAKE_CFG1, reg_addr: 6227, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 345, offset: 28, otp_b0: 0, otp_a0: 26, otpreg_add: 115, otpreg_ofs: 6}
OTP_GPIO_GPIO22_WKUP_LVL_116: {name: GPIO22_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_SLP_CFG1, reg_addr: 6228, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 346, offset: 30, otp_b0: 0, otp_a0: 26, otpreg_add: 116, otpreg_ofs: 0}
OTP_GPIO_GPIO22_PU_PD_116: {name: GPIO22_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_SLP_CFG1, reg_addr: 6228, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 347, offset: 31, otp_b0: 0, otp_a0: 26, otpreg_add: 116, otpreg_ofs: 1}
OTP_GPIO_GPIO22_IOTYPE_116: {name: GPIO22_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_SLP_CFG1, reg_addr: 6228, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO22_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 348, offset: 1, otp_b0: 0, otp_a0: 27, otpreg_add: 116, otpreg_ofs: 3}
OTP_GPIO_GPIO22_IOCONFIG_116: {name: GPIO22_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_SLP_CFG1, reg_addr: 6228, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 349, offset: 4, otp_b0: 0, otp_a0: 27, otpreg_add: 116, otpreg_ofs: 6}
OTP_GPIO_GPIO22_WKUP_LVL_117: {name: GPIO22_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_OFF_CFG1, reg_addr: 6229, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 350, offset: 6, otp_b0: 0, otp_a0: 27, otpreg_add: 117, otpreg_ofs: 0}
OTP_GPIO_GPIO22_PU_PD_117: {name: GPIO22_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_OFF_CFG1, reg_addr: 6229, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 351, offset: 7, otp_b0: 0, otp_a0: 27, otpreg_add: 117, otpreg_ofs: 1}
OTP_GPIO_GPIO22_IOTYPE_117: {name: GPIO22_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_OFF_CFG1, reg_addr: 6229, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO22_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 352, offset: 9, otp_b0: 0, otp_a0: 27, otpreg_add: 117, otpreg_ofs: 3}
OTP_GPIO_GPIO22_IOCONFIG_117: {name: GPIO22_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_OFF_CFG1, reg_addr: 6229, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 353, offset: 12, otp_b0: 0, otp_a0: 27, otpreg_add: 117, otpreg_ofs: 6}
OTP_GPIO_GPIO23_WKUP_LVL_118: {name: GPIO23_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_AWAKE_CFG1, reg_addr: 6230, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 354, offset: 14, otp_b0: 0, otp_a0: 27, otpreg_add: 118, otpreg_ofs: 0}
OTP_GPIO_GPIO23_PU_PD_118: {name: GPIO23_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_AWAKE_CFG1, reg_addr: 6230, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 355, offset: 15, otp_b0: 0, otp_a0: 27, otpreg_add: 118, otpreg_ofs: 1}
OTP_GPIO_GPIO23_IOTYPE_118: {name: GPIO23_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_AWAKE_CFG1, reg_addr: 6230, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO23_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 356, offset: 17, otp_b0: 0, otp_a0: 27, otpreg_add: 118, otpreg_ofs: 3}
OTP_GPIO_GPIO23_IOCONFIG_118: {name: GPIO23_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_AWAKE_CFG1, reg_addr: 6230, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 357, offset: 20, otp_b0: 0, otp_a0: 27, otpreg_add: 118, otpreg_ofs: 6}
OTP_GPIO_GPIO23_WKUP_LVL_119: {name: GPIO23_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_SLP_CFG1, reg_addr: 6231, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 358, offset: 22, otp_b0: 0, otp_a0: 27, otpreg_add: 119, otpreg_ofs: 0}
OTP_GPIO_GPIO23_PU_PD_119: {name: GPIO23_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_SLP_CFG1, reg_addr: 6231, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 359, offset: 23, otp_b0: 0, otp_a0: 27, otpreg_add: 119, otpreg_ofs: 1}
OTP_GPIO_GPIO23_IOTYPE_119: {name: GPIO23_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_SLP_CFG1, reg_addr: 6231, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO23_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 360, offset: 25, otp_b0: 0, otp_a0: 27, otpreg_add: 119, otpreg_ofs: 3}
OTP_GPIO_GPIO23_IOCONFIG_119: {name: GPIO23_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_SLP_CFG1, reg_addr: 6231, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 361, offset: 28, otp_b0: 0, otp_a0: 27, otpreg_add: 119, otpreg_ofs: 6}
OTP_GPIO_GPIO23_WKUP_LVL_120: {name: GPIO23_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_OFF_CFG1, reg_addr: 6232, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 362, offset: 30, otp_b0: 0, otp_a0: 27, otpreg_add: 120, otpreg_ofs: 0}
OTP_GPIO_GPIO23_PU_PD_120: {name: GPIO23_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_OFF_CFG1, reg_addr: 6232, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 363, offset: 31, otp_b0: 0, otp_a0: 27, otpreg_add: 120, otpreg_ofs: 1}
OTP_GPIO_GPIO23_IOTYPE_120: {name: GPIO23_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_OFF_CFG1, reg_addr: 6232, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO23_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 364, offset: 1, otp_b0: 0, otp_a0: 28, otpreg_add: 120, otpreg_ofs: 3}
OTP_GPIO_GPIO23_IOCONFIG_120: {name: GPIO23_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_OFF_CFG1, reg_addr: 6232, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 365, offset: 4, otp_b0: 0, otp_a0: 28, otpreg_add: 120, otpreg_ofs: 6}
OTP_GPIO_GPIO24_WKUP_LVL_121: {name: GPIO24_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_AWAKE_CFG1, reg_addr: 6233, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 366, offset: 6, otp_b0: 0, otp_a0: 28, otpreg_add: 121, otpreg_ofs: 0}
OTP_GPIO_GPIO24_PU_PD_121: {name: GPIO24_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_AWAKE_CFG1, reg_addr: 6233, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 367, offset: 7, otp_b0: 0, otp_a0: 28, otpreg_add: 121, otpreg_ofs: 1}
OTP_GPIO_GPIO24_IOTYPE_121: {name: GPIO24_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_AWAKE_CFG1, reg_addr: 6233, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO24_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 368, offset: 9, otp_b0: 0, otp_a0: 28, otpreg_add: 121, otpreg_ofs: 3}
OTP_GPIO_GPIO24_IOCONFIG_121: {name: GPIO24_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_AWAKE_CFG1, reg_addr: 6233, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 369, offset: 12, otp_b0: 0, otp_a0: 28, otpreg_add: 121, otpreg_ofs: 6}
OTP_GPIO_GPIO24_WKUP_LVL_122: {name: GPIO24_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_SLP_CFG1, reg_addr: 6234, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 370, offset: 14, otp_b0: 0, otp_a0: 28, otpreg_add: 122, otpreg_ofs: 0}
OTP_GPIO_GPIO24_PU_PD_122: {name: GPIO24_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_SLP_CFG1, reg_addr: 6234, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 371, offset: 15, otp_b0: 0, otp_a0: 28, otpreg_add: 122, otpreg_ofs: 1}
OTP_GPIO_GPIO24_IOTYPE_122: {name: GPIO24_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_SLP_CFG1, reg_addr: 6234, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO24_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 372, offset: 17, otp_b0: 0, otp_a0: 28, otpreg_add: 122, otpreg_ofs: 3}
OTP_GPIO_GPIO24_IOCONFIG_122: {name: GPIO24_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_SLP_CFG1, reg_addr: 6234, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 373, offset: 20, otp_b0: 0, otp_a0: 28, otpreg_add: 122, otpreg_ofs: 6}
OTP_GPIO_GPIO24_WKUP_LVL_123: {name: GPIO24_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_OFF_CFG1, reg_addr: 6235, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 374, offset: 22, otp_b0: 0, otp_a0: 28, otpreg_add: 123, otpreg_ofs: 0}
OTP_GPIO_GPIO24_PU_PD_123: {name: GPIO24_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_OFF_CFG1, reg_addr: 6235, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 375, offset: 23, otp_b0: 0, otp_a0: 28, otpreg_add: 123, otpreg_ofs: 1}
OTP_GPIO_GPIO24_IOTYPE_123: {name: GPIO24_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_OFF_CFG1, reg_addr: 6235, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO24_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 376, offset: 25, otp_b0: 0, otp_a0: 28, otpreg_add: 123, otpreg_ofs: 3}
OTP_GPIO_GPIO24_IOCONFIG_123: {name: GPIO24_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_OFF_CFG1, reg_addr: 6235, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 377, offset: 28, otp_b0: 0, otp_a0: 28, otpreg_add: 123, otpreg_ofs: 6}
OTP_GPIO_GPIO25_WKUP_LVL_124: {name: GPIO25_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_AWAKE_CFG1, reg_addr: 6236, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 378, offset: 30, otp_b0: 0, otp_a0: 28, otpreg_add: 124, otpreg_ofs: 0}
OTP_GPIO_GPIO25_PU_PD_124: {name: GPIO25_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_AWAKE_CFG1, reg_addr: 6236, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 379, offset: 31, otp_b0: 0, otp_a0: 28, otpreg_add: 124, otpreg_ofs: 1}
OTP_GPIO_GPIO25_IOTYPE_124: {name: GPIO25_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_AWAKE_CFG1, reg_addr: 6236, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO25_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 380, offset: 1, otp_b0: 0, otp_a0: 29, otpreg_add: 124, otpreg_ofs: 3}
OTP_GPIO_GPIO25_IOCONFIG_124: {name: GPIO25_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_AWAKE_CFG1, reg_addr: 6236, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 381, offset: 4, otp_b0: 0, otp_a0: 29, otpreg_add: 124, otpreg_ofs: 6}
OTP_GPIO_GPIO25_WKUP_LVL_125: {name: GPIO25_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_SLP_CFG1, reg_addr: 6237, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 382, offset: 6, otp_b0: 0, otp_a0: 29, otpreg_add: 125, otpreg_ofs: 0}
OTP_GPIO_GPIO25_PU_PD_125: {name: GPIO25_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_SLP_CFG1, reg_addr: 6237, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 383, offset: 7, otp_b0: 0, otp_a0: 29, otpreg_add: 125, otpreg_ofs: 1}
OTP_GPIO_GPIO25_IOTYPE_125: {name: GPIO25_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_SLP_CFG1, reg_addr: 6237, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO25_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 384, offset: 9, otp_b0: 0, otp_a0: 29, otpreg_add: 125, otpreg_ofs: 3}
OTP_GPIO_GPIO25_IOCONFIG_125: {name: GPIO25_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_SLP_CFG1, reg_addr: 6237, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 385, offset: 12, otp_b0: 0, otp_a0: 29, otpreg_add: 125, otpreg_ofs: 6}
OTP_GPIO_GPIO25_WKUP_LVL_126: {name: GPIO25_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_OFF_CFG1, reg_addr: 6238, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 386, offset: 14, otp_b0: 0, otp_a0: 29, otpreg_add: 126, otpreg_ofs: 0}
OTP_GPIO_GPIO25_PU_PD_126: {name: GPIO25_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_OFF_CFG1, reg_addr: 6238, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 387, offset: 15, otp_b0: 0, otp_a0: 29, otpreg_add: 126, otpreg_ofs: 1}
OTP_GPIO_GPIO25_IOTYPE_126: {name: GPIO25_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_OFF_CFG1, reg_addr: 6238, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO25_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 388, offset: 17, otp_b0: 0, otp_a0: 29, otpreg_add: 126, otpreg_ofs: 3}
OTP_GPIO_GPIO25_IOCONFIG_126: {name: GPIO25_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_OFF_CFG1, reg_addr: 6238, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 389, offset: 20, otp_b0: 0, otp_a0: 29, otpreg_add: 126, otpreg_ofs: 6}
OTP_GPIO_GPIO26_WKUP_LVL_127: {name: GPIO26_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_AWAKE_CFG1, reg_addr: 6239, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 390, offset: 22, otp_b0: 0, otp_a0: 29, otpreg_add: 127, otpreg_ofs: 0}
OTP_GPIO_GPIO26_PU_PD_127: {name: GPIO26_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_AWAKE_CFG1, reg_addr: 6239, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 391, offset: 23, otp_b0: 0, otp_a0: 29, otpreg_add: 127, otpreg_ofs: 1}
OTP_GPIO_GPIO26_IOTYPE_127: {name: GPIO26_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_AWAKE_CFG1, reg_addr: 6239, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO26_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 392, offset: 25, otp_b0: 0, otp_a0: 29, otpreg_add: 127, otpreg_ofs: 3}
OTP_GPIO_GPIO26_IOCONFIG_127: {name: GPIO26_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_AWAKE_CFG1, reg_addr: 6239, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 393, offset: 28, otp_b0: 0, otp_a0: 29, otpreg_add: 127, otpreg_ofs: 6}
OTP_GPIO_GPIO26_WKUP_LVL_128: {name: GPIO26_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_SLP_CFG1, reg_addr: 6240, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 394, offset: 30, otp_b0: 0, otp_a0: 29, otpreg_add: 128, otpreg_ofs: 0}
OTP_GPIO_GPIO26_PU_PD_128: {name: GPIO26_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_SLP_CFG1, reg_addr: 6240, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 395, offset: 31, otp_b0: 0, otp_a0: 29, otpreg_add: 128, otpreg_ofs: 1}
OTP_GPIO_GPIO26_IOTYPE_128: {name: GPIO26_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_SLP_CFG1, reg_addr: 6240, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO26_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 396, offset: 1, otp_b0: 0, otp_a0: 30, otpreg_add: 128, otpreg_ofs: 3}
OTP_GPIO_GPIO26_IOCONFIG_128: {name: GPIO26_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_SLP_CFG1, reg_addr: 6240, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 397, offset: 4, otp_b0: 0, otp_a0: 30, otpreg_add: 128, otpreg_ofs: 6}
OTP_GPIO_GPIO26_WKUP_LVL_129: {name: GPIO26_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_OFF_CFG1, reg_addr: 6241, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 398, offset: 6, otp_b0: 0, otp_a0: 30, otpreg_add: 129, otpreg_ofs: 0}
OTP_GPIO_GPIO26_PU_PD_129: {name: GPIO26_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_OFF_CFG1, reg_addr: 6241, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 399, offset: 7, otp_b0: 0, otp_a0: 30, otpreg_add: 129, otpreg_ofs: 1}
OTP_GPIO_GPIO26_IOTYPE_129: {name: GPIO26_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_OFF_CFG1, reg_addr: 6241, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO26_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 400, offset: 9, otp_b0: 0, otp_a0: 30, otpreg_add: 129, otpreg_ofs: 3}
OTP_GPIO_GPIO26_IOCONFIG_129: {name: GPIO26_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_OFF_CFG1, reg_addr: 6241, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 401, offset: 12, otp_b0: 0, otp_a0: 30, otpreg_add: 129, otpreg_ofs: 6}
OTP_GPIO_GPIO27_WKUP_LVL_130: {name: GPIO27_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_AWAKE_CFG1, reg_addr: 6242, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 402, offset: 14, otp_b0: 0, otp_a0: 30, otpreg_add: 130, otpreg_ofs: 0}
OTP_GPIO_GPIO27_PU_PD_130: {name: GPIO27_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_AWAKE_CFG1, reg_addr: 6242, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 403, offset: 15, otp_b0: 0, otp_a0: 30, otpreg_add: 130, otpreg_ofs: 1}
OTP_GPIO_GPIO27_IOTYPE_130: {name: GPIO27_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_AWAKE_CFG1, reg_addr: 6242, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,  \
    \    110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO27_WKUP_LVL    </td></tr>\n         \
    \                         <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 404, offset: 17, otp_b0: 0, otp_a0: 30, otpreg_add: 130, otpreg_ofs: 3}
OTP_GPIO_GPIO27_IOCONFIG_130: {name: GPIO27_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_AWAKE_CFG1, reg_addr: 6242, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 405, offset: 20, otp_b0: 0, otp_a0: 30, otpreg_add: 130, otpreg_ofs: 6}
OTP_GPIO_GPIO27_WKUP_LVL_131: {name: GPIO27_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_SLP_CFG1, reg_addr: 6243, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 406, offset: 22, otp_b0: 0, otp_a0: 30, otpreg_add: 131, otpreg_ofs: 0}
OTP_GPIO_GPIO27_PU_PD_131: {name: GPIO27_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_SLP_CFG1, reg_addr: 6243, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 407, offset: 23, otp_b0: 0, otp_a0: 30, otpreg_add: 131, otpreg_ofs: 1}
OTP_GPIO_GPIO27_IOTYPE_131: {name: GPIO27_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_SLP_CFG1, reg_addr: 6243, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO27_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 408, offset: 25, otp_b0: 0, otp_a0: 30, otpreg_add: 131, otpreg_ofs: 3}
OTP_GPIO_GPIO27_IOCONFIG_131: {name: GPIO27_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_SLP_CFG1, reg_addr: 6243, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 409, offset: 28, otp_b0: 0, otp_a0: 30, otpreg_add: 131, otpreg_ofs: 6}
OTP_GPIO_GPIO27_WKUP_LVL_132: {name: GPIO27_WKUP_LVL, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_OFF_CFG1, reg_addr: 6244, otp_owner: system, value: 0, bw: 1, desc: "INPUT : 0: no_wkup from OFF / 1: wkup from OFF \n\n                                OUTPUT: 0: drive low / 1: drive high", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>  </th><th class=\"visible_description\"> <b>as Output<b></th></tr>\n                                  <tr class=\"visible\"\
    ><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> no wkup from OFF </td><td class=\"visible\"> drive low      </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> wkup from OFF    </td><td class=\"visible\"> drive high     </td></tr>\n                                </table>", idx: 410, offset: 30, otp_b0: 0, otp_a0: 30, otpreg_add: 132, otpreg_ofs: 0}
OTP_GPIO_GPIO27_PU_PD_132: {name: GPIO27_PU_PD, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_OFF_CFG1, reg_addr: 6244, otp_owner: system, value: 2, bw: 2, desc: "00: no pulldown, no pullup  \n01: pullup  \n10: pulldown  \n11: no pulldown, no pullup\n\n", htmldesc: "00: no pulldown, no pullup <br>\n                                01: pullup  <br>\n                                10: pulldown <br>\n                                11: no pulldown, no pullup", idx: 411, offset: 31, otp_b0: 0, otp_a0: 30, otpreg_add: 132, otpreg_ofs: 1}
OTP_GPIO_GPIO27_IOTYPE_132: {name: GPIO27_IOTYPE, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_OFF_CFG1, reg_addr: 6244, otp_owner: system, value: 0, bw: 3, desc: "INPUT : 000: level high;    001: level low; 010: rising edge \n\n                                        011: falling edge;  100: any edge;  101-111: unused (do not write this code)  \n\n                                OUTPUT: 000: bit[0];        001: rtc clk (Note: it may take up to 32us to select or de-select the rtc clock);   010: nreset;   011: tdev5 irq \n\n                                        100: tdev[4:1] irq, 101: nirq,    \
    \  110: ilim_b1, 111: ilim_b1 OR imaxt_b1 ('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)", htmldesc: "<table width=\"100%\" class=\"visible_description\">\n                                  <tr class=\"visible\"><td>           </td><th class=\"visible_description\"> <b>as Input</b>                 </th><th class=\"visible_description\"> <b>as Output</b>     </th></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 0 </i></td><td class=\"visible\"> level high                      </td><td class=\"visible\"> GPIO27_WKUP_LVL    </td></tr>\n           \
    \                       <tr class=\"visible\"><td class=\"visible\"><i> 1 </i></td><td class=\"visible\"> level low                       </td><td class=\"visible\"> rtc clk<br><i><small>(Note: it may take up to 32us to select or de-select the rtc clock)</small></i></td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 2 </i></td><td class=\"visible\"> rising edge                     </td><td class=\"visible\"> nreset               </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 3 </i></td><td class=\"visible\"\
    > falling edge                    </td><td class=\"visible\"> tdev5 irq            </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 4 </i></td><td class=\"visible\"> any edge                        </td><td class=\"visible\"> tdev[4:1] irq        </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 5 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> nirq                 </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 6 </i></td><td\
    \ class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1             </td></tr>\n                                  <tr class=\"visible\"><td class=\"visible\"><i> 7 </i></td><td class=\"visible\"> unused (do not write this code) </td><td class=\"visible\"> ilim_b1 OR imaxt_b1<br><i><small>('ilim_b1' can be masked if IOTYPE_IMAXT_ONLY is set)</small></i></td></tr>\n                                </table>", idx: 412, offset: 1, otp_b0: 0, otp_a0: 31, otpreg_add: 132, otpreg_ofs: 3}
OTP_GPIO_GPIO27_IOCONFIG_132: {name: GPIO27_IOCONFIG, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_OFF_CFG1, reg_addr: 6244, otp_owner: system, value: 0, bw: 2, desc: "00: Input  \n01: Output (push-pull)  \n10: Output (open-drain)  \n11: Safe spare\n\n", htmldesc: "00: Input <br>\n                                01: Output (push-pull) <br>\n                                10: Output (open-drain) <br>\n                                11: Safe spare", idx: 413, offset: 4, otp_b0: 0, otp_a0: 31, otpreg_add: 132, otpreg_ofs: 6}
OTP_GPIO_GPIO1_DEB_133: {name: GPIO1_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO1_CFG2, reg_addr: 6245, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms <br>\n\
    \                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 414, offset: 6, otp_b0: 0, otp_a0: 31, otpreg_add: 133, otpreg_ofs: 0}
OTP_GPIO_GPIO1_SUPPLY_133: {name: GPIO1_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO1_CFG2, reg_addr: 6245, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VCC_MAIN  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VCC_MAIN <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 415, offset: 9, otp_b0: 0, otp_a0: 31, otpreg_add: 133, otpreg_ofs: 3}
OTP_GPIO_GPIO2_DEB_134: {name: GPIO2_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO2_CFG2, reg_addr: 6246, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms <br>\n\
    \                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 416, offset: 11, otp_b0: 0, otp_a0: 31, otpreg_add: 134, otpreg_ofs: 0}
OTP_GPIO_GPIO2_SUPPLY_134: {name: GPIO2_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO2_CFG2, reg_addr: 6246, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 417, offset: 14, otp_b0: 0, otp_a0: 31, otpreg_add: 134, otpreg_ofs: 3}
OTP_GPIO_GPIO2_DRV_134: {name: GPIO2_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO2_CFG2, reg_addr: 6246, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 418, offset: 16,
  otp_b0: 0, otp_a0: 31, otpreg_add: 134, otpreg_ofs: 6}
OTP_GPIO_GPIO3_DEB_135: {name: GPIO3_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO3_CFG2, reg_addr: 6247, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms <br>\n\
    \                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 419, offset: 18, otp_b0: 0, otp_a0: 31, otpreg_add: 135, otpreg_ofs: 0}
OTP_GPIO_GPIO3_SUPPLY_135: {name: GPIO3_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO3_CFG2, reg_addr: 6247, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3  \nNOTE: When operating the SWD interface GPIO3 is used as SWD data, DFT_CTRL<1>\nas clock. DFT_CTRL_<1> will then use the supply configuration from GPIO3.\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3 <br>\n                           NOTE: When operating the SWD\
    \ interface GPIO3 is used as SWD data, \n                           DFT_CTRL<1> as clock. DFT_CTRL_<1> will then use the supply configuration \n                           from GPIO3.", idx: 420, offset: 21, otp_b0: 0, otp_a0: 31, otpreg_add: 135, otpreg_ofs: 3}
OTP_GPIO_GPIO3_DRV_135: {name: GPIO3_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO3_CFG2, reg_addr: 6247, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 421, offset: 23,
  otp_b0: 0, otp_a0: 31, otpreg_add: 135, otpreg_ofs: 6}
OTP_GPIO_GPIO4_DEB_136: {name: GPIO4_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO4_CFG2, reg_addr: 6248, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms <br>\n\
    \                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 422, offset: 25, otp_b0: 0, otp_a0: 31, otpreg_add: 136, otpreg_ofs: 0}
OTP_GPIO_GPIO4_SUPPLY_136: {name: GPIO4_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO4_CFG2, reg_addr: 6248, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 423, offset: 28, otp_b0: 0, otp_a0: 31, otpreg_add: 136, otpreg_ofs: 3}
OTP_GPIO_GPIO4_DRV_136: {name: GPIO4_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO4_CFG2, reg_addr: 6248, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 424, offset: 30,
  otp_b0: 0, otp_a0: 31, otpreg_add: 136, otpreg_ofs: 6}
OTP_GPIO_GPIO5_DEB_137: {name: GPIO5_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO5_CFG2, reg_addr: 6249, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms <br>\n\
    \                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 425, offset: 0, otp_b0: 0, otp_a0: 32, otpreg_add: 137, otpreg_ofs: 0}
OTP_GPIO_GPIO5_SUPPLY_137: {name: GPIO5_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO5_CFG2, reg_addr: 6249, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 426, offset: 3, otp_b0: 0, otp_a0: 32, otpreg_add: 137, otpreg_ofs: 3}
OTP_GPIO_GPIO5_DRV_137: {name: GPIO5_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO5_CFG2, reg_addr: 6249, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 427, offset: 5,
  otp_b0: 0, otp_a0: 32, otpreg_add: 137, otpreg_ofs: 6}
OTP_GPIO_GPIO6_DEB_138: {name: GPIO6_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO6_CFG2, reg_addr: 6250, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms <br>\n\
    \                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 428, offset: 7, otp_b0: 0, otp_a0: 32, otpreg_add: 138, otpreg_ofs: 0}
OTP_GPIO_GPIO6_SUPPLY_138: {name: GPIO6_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO6_CFG2, reg_addr: 6250, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 429, offset: 10, otp_b0: 0, otp_a0: 32, otpreg_add: 138, otpreg_ofs: 3}
OTP_GPIO_GPIO6_DRV_138: {name: GPIO6_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO6_CFG2, reg_addr: 6250, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 430, offset: 12,
  otp_b0: 0, otp_a0: 32, otpreg_add: 138, otpreg_ofs: 6}
OTP_GPIO_GPIO7_DEB_139: {name: GPIO7_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO7_CFG2, reg_addr: 6251, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms <br>\n\
    \                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 431, offset: 14, otp_b0: 0, otp_a0: 32, otpreg_add: 139, otpreg_ofs: 0}
OTP_GPIO_GPIO7_SUPPLY_139: {name: GPIO7_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO7_CFG2, reg_addr: 6251, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 432, offset: 17, otp_b0: 0, otp_a0: 32, otpreg_add: 139, otpreg_ofs: 3}
OTP_GPIO_GPIO7_DRV_139: {name: GPIO7_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO7_CFG2, reg_addr: 6251, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 433, offset: 19,
  otp_b0: 0, otp_a0: 32, otpreg_add: 139, otpreg_ofs: 6}
OTP_GPIO_GPIO8_DEB_140: {name: GPIO8_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO8_CFG2, reg_addr: 6252, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms <br>\n\
    \                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 434, offset: 21, otp_b0: 0, otp_a0: 32, otpreg_add: 140, otpreg_ofs: 0}
OTP_GPIO_GPIO8_SUPPLY_140: {name: GPIO8_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO8_CFG2, reg_addr: 6252, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 435, offset: 24, otp_b0: 0, otp_a0: 32, otpreg_add: 140, otpreg_ofs: 3}
OTP_GPIO_GPIO8_DRV_140: {name: GPIO8_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO8_CFG2, reg_addr: 6252, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 436, offset: 26,
  otp_b0: 0, otp_a0: 32, otpreg_add: 140, otpreg_ofs: 6}
OTP_GPIO_GPIO9_DEB_141: {name: GPIO9_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO9_CFG2, reg_addr: 6253, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms <br>\n\
    \                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 437, offset: 28, otp_b0: 0, otp_a0: 32, otpreg_add: 141, otpreg_ofs: 0}
OTP_GPIO_GPIO9_SUPPLY_141: {name: GPIO9_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO9_CFG2, reg_addr: 6253, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 438, offset: 31, otp_b0: 0, otp_a0: 32, otpreg_add: 141, otpreg_ofs: 3}
OTP_GPIO_GPIO9_DRV_141: {name: GPIO9_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO9_CFG2, reg_addr: 6253, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 439, offset: 1,
  otp_b0: 0, otp_a0: 33, otpreg_add: 141, otpreg_ofs: 6}
OTP_GPIO_GPIO10_DEB_142: {name: GPIO10_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_CFG2, reg_addr: 6254, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 440, offset: 3, otp_b0: 0, otp_a0: 33, otpreg_add: 142, otpreg_ofs: 0}
OTP_GPIO_GPIO10_SUPPLY_142: {name: GPIO10_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_CFG2, reg_addr: 6254, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 441, offset: 6, otp_b0: 0, otp_a0: 33, otpreg_add: 142, otpreg_ofs: 3}
OTP_GPIO_GPIO10_DRV_142: {name: GPIO10_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO10_CFG2, reg_addr: 6254, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 442,
  offset: 8, otp_b0: 0, otp_a0: 33, otpreg_add: 142, otpreg_ofs: 6}
OTP_GPIO_GPIO11_DEB_143: {name: GPIO11_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_CFG2, reg_addr: 6255, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 443, offset: 10, otp_b0: 0, otp_a0: 33, otpreg_add: 143, otpreg_ofs: 0}
OTP_GPIO_GPIO11_SUPPLY_143: {name: GPIO11_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_CFG2, reg_addr: 6255, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 444, offset: 13, otp_b0: 0, otp_a0: 33, otpreg_add: 143, otpreg_ofs: 3}
OTP_GPIO_GPIO11_DRV_143: {name: GPIO11_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO11_CFG2, reg_addr: 6255, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 445,
  offset: 15, otp_b0: 0, otp_a0: 33, otpreg_add: 143, otpreg_ofs: 6}
OTP_GPIO_GPIO12_DEB_144: {name: GPIO12_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_CFG2, reg_addr: 6256, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 446, offset: 17, otp_b0: 0, otp_a0: 33, otpreg_add: 144, otpreg_ofs: 0}
OTP_GPIO_GPIO12_SUPPLY_144: {name: GPIO12_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_CFG2, reg_addr: 6256, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 447, offset: 20, otp_b0: 0, otp_a0: 33, otpreg_add: 144, otpreg_ofs: 3}
OTP_GPIO_GPIO12_DRV_144: {name: GPIO12_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO12_CFG2, reg_addr: 6256, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 448,
  offset: 22, otp_b0: 0, otp_a0: 33, otpreg_add: 144, otpreg_ofs: 6}
OTP_GPIO_GPIO13_DEB_145: {name: GPIO13_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_CFG2, reg_addr: 6257, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 449, offset: 24, otp_b0: 0, otp_a0: 33, otpreg_add: 145, otpreg_ofs: 0}
OTP_GPIO_GPIO13_SUPPLY_145: {name: GPIO13_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_CFG2, reg_addr: 6257, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 450, offset: 27, otp_b0: 0, otp_a0: 33, otpreg_add: 145, otpreg_ofs: 3}
OTP_GPIO_GPIO13_DRV_145: {name: GPIO13_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO13_CFG2, reg_addr: 6257, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 451,
  offset: 29, otp_b0: 0, otp_a0: 33, otpreg_add: 145, otpreg_ofs: 6}
OTP_GPIO_GPIO14_DEB_146: {name: GPIO14_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_CFG2, reg_addr: 6258, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 452, offset: 31, otp_b0: 0, otp_a0: 33, otpreg_add: 146, otpreg_ofs: 0}
OTP_GPIO_GPIO14_SUPPLY_146: {name: GPIO14_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_CFG2, reg_addr: 6258, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 453, offset: 2, otp_b0: 0, otp_a0: 34, otpreg_add: 146, otpreg_ofs: 3}
OTP_GPIO_GPIO14_DRV_146: {name: GPIO14_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO14_CFG2, reg_addr: 6258, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 454,
  offset: 4, otp_b0: 0, otp_a0: 34, otpreg_add: 146, otpreg_ofs: 6}
OTP_GPIO_GPIO15_DEB_147: {name: GPIO15_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_CFG2, reg_addr: 6259, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 455, offset: 6, otp_b0: 0, otp_a0: 34, otpreg_add: 147, otpreg_ofs: 0}
OTP_GPIO_GPIO15_SUPPLY_147: {name: GPIO15_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_CFG2, reg_addr: 6259, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 456, offset: 9, otp_b0: 0, otp_a0: 34, otpreg_add: 147, otpreg_ofs: 3}
OTP_GPIO_GPIO15_DRV_147: {name: GPIO15_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO15_CFG2, reg_addr: 6259, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 457,
  offset: 11, otp_b0: 0, otp_a0: 34, otpreg_add: 147, otpreg_ofs: 6}
OTP_GPIO_GPIO16_DEB_148: {name: GPIO16_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_CFG2, reg_addr: 6260, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 458, offset: 13, otp_b0: 0, otp_a0: 34, otpreg_add: 148, otpreg_ofs: 0}
OTP_GPIO_GPIO16_SUPPLY_148: {name: GPIO16_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_CFG2, reg_addr: 6260, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 459, offset: 16, otp_b0: 0, otp_a0: 34, otpreg_add: 148, otpreg_ofs: 3}
OTP_GPIO_GPIO16_DRV_148: {name: GPIO16_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO16_CFG2, reg_addr: 6260, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 460,
  offset: 18, otp_b0: 0, otp_a0: 34, otpreg_add: 148, otpreg_ofs: 6}
OTP_GPIO_GPIO17_DEB_149: {name: GPIO17_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_CFG2, reg_addr: 6261, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 461, offset: 20, otp_b0: 0, otp_a0: 34, otpreg_add: 149, otpreg_ofs: 0}
OTP_GPIO_GPIO17_SUPPLY_149: {name: GPIO17_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_CFG2, reg_addr: 6261, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 462, offset: 23, otp_b0: 0, otp_a0: 34, otpreg_add: 149, otpreg_ofs: 3}
OTP_GPIO_GPIO17_DRV_149: {name: GPIO17_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO17_CFG2, reg_addr: 6261, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 463,
  offset: 25, otp_b0: 0, otp_a0: 34, otpreg_add: 149, otpreg_ofs: 6}
OTP_GPIO_GPIO18_DEB_150: {name: GPIO18_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_CFG2, reg_addr: 6262, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 464, offset: 27, otp_b0: 0, otp_a0: 34, otpreg_add: 150, otpreg_ofs: 0}
OTP_GPIO_GPIO18_SUPPLY_150: {name: GPIO18_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_CFG2, reg_addr: 6262, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 465, offset: 30, otp_b0: 0, otp_a0: 34, otpreg_add: 150, otpreg_ofs: 3}
OTP_GPIO_GPIO18_DRV_150: {name: GPIO18_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO18_CFG2, reg_addr: 6262, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 466,
  offset: 0, otp_b0: 0, otp_a0: 35, otpreg_add: 150, otpreg_ofs: 6}
OTP_GPIO_GPIO19_DEB_151: {name: GPIO19_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_CFG2, reg_addr: 6263, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 467, offset: 2, otp_b0: 0, otp_a0: 35, otpreg_add: 151, otpreg_ofs: 0}
OTP_GPIO_GPIO19_SUPPLY_151: {name: GPIO19_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_CFG2, reg_addr: 6263, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 468, offset: 5, otp_b0: 0, otp_a0: 35, otpreg_add: 151, otpreg_ofs: 3}
OTP_GPIO_GPIO19_DRV_151: {name: GPIO19_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO19_CFG2, reg_addr: 6263, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 469,
  offset: 7, otp_b0: 0, otp_a0: 35, otpreg_add: 151, otpreg_ofs: 6}
OTP_GPIO_GPIO20_DEB_152: {name: GPIO20_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_CFG2, reg_addr: 6264, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 470, offset: 9, otp_b0: 0, otp_a0: 35, otpreg_add: 152, otpreg_ofs: 0}
OTP_GPIO_GPIO20_SUPPLY_152: {name: GPIO20_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_CFG2, reg_addr: 6264, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 471, offset: 12, otp_b0: 0, otp_a0: 35, otpreg_add: 152, otpreg_ofs: 3}
OTP_GPIO_GPIO20_DRV_152: {name: GPIO20_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO20_CFG2, reg_addr: 6264, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 472,
  offset: 14, otp_b0: 0, otp_a0: 35, otpreg_add: 152, otpreg_ofs: 6}
OTP_GPIO_GPIO21_DEB_153: {name: GPIO21_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_CFG2, reg_addr: 6265, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 473, offset: 16, otp_b0: 0, otp_a0: 35, otpreg_add: 153, otpreg_ofs: 0}
OTP_GPIO_GPIO21_SUPPLY_153: {name: GPIO21_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_CFG2, reg_addr: 6265, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 474, offset: 19, otp_b0: 0, otp_a0: 35, otpreg_add: 153, otpreg_ofs: 3}
OTP_GPIO_GPIO21_DRV_153: {name: GPIO21_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO21_CFG2, reg_addr: 6265, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 475,
  offset: 21, otp_b0: 0, otp_a0: 35, otpreg_add: 153, otpreg_ofs: 6}
OTP_GPIO_GPIO22_DEB_154: {name: GPIO22_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_CFG2, reg_addr: 6266, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 476, offset: 23, otp_b0: 0, otp_a0: 35, otpreg_add: 154, otpreg_ofs: 0}
OTP_GPIO_GPIO22_SUPPLY_154: {name: GPIO22_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_CFG2, reg_addr: 6266, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 477, offset: 26, otp_b0: 0, otp_a0: 35, otpreg_add: 154, otpreg_ofs: 3}
OTP_GPIO_GPIO22_DRV_154: {name: GPIO22_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO22_CFG2, reg_addr: 6266, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 478,
  offset: 28, otp_b0: 0, otp_a0: 35, otpreg_add: 154, otpreg_ofs: 6}
OTP_GPIO_GPIO23_DEB_155: {name: GPIO23_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_CFG2, reg_addr: 6267, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 479, offset: 30, otp_b0: 0, otp_a0: 35, otpreg_add: 155, otpreg_ofs: 0}
OTP_GPIO_GPIO23_SUPPLY_155: {name: GPIO23_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_CFG2, reg_addr: 6267, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 480, offset: 1, otp_b0: 0, otp_a0: 36, otpreg_add: 155, otpreg_ofs: 3}
OTP_GPIO_GPIO23_DRV_155: {name: GPIO23_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO23_CFG2, reg_addr: 6267, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 481,
  offset: 3, otp_b0: 0, otp_a0: 36, otpreg_add: 155, otpreg_ofs: 6}
OTP_GPIO_GPIO24_DEB_156: {name: GPIO24_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_CFG2, reg_addr: 6268, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 482, offset: 5, otp_b0: 0, otp_a0: 36, otpreg_add: 156, otpreg_ofs: 0}
OTP_GPIO_GPIO24_SUPPLY_156: {name: GPIO24_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_CFG2, reg_addr: 6268, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 483, offset: 8, otp_b0: 0, otp_a0: 36, otpreg_add: 156, otpreg_ofs: 3}
OTP_GPIO_GPIO24_DRV_156: {name: GPIO24_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO24_CFG2, reg_addr: 6268, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 484,
  offset: 10, otp_b0: 0, otp_a0: 36, otpreg_add: 156, otpreg_ofs: 6}
OTP_GPIO_GPIO25_DEB_157: {name: GPIO25_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_CFG2, reg_addr: 6269, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 485, offset: 12, otp_b0: 0, otp_a0: 36, otpreg_add: 157, otpreg_ofs: 0}
OTP_GPIO_GPIO25_SUPPLY_157: {name: GPIO25_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_CFG2, reg_addr: 6269, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 486, offset: 15, otp_b0: 0, otp_a0: 36, otpreg_add: 157, otpreg_ofs: 3}
OTP_GPIO_GPIO25_DRV_157: {name: GPIO25_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO25_CFG2, reg_addr: 6269, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 487,
  offset: 17, otp_b0: 0, otp_a0: 36, otpreg_add: 157, otpreg_ofs: 6}
OTP_GPIO_GPIO26_DEB_158: {name: GPIO26_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_CFG2, reg_addr: 6270, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 488, offset: 19, otp_b0: 0, otp_a0: 36, otpreg_add: 158, otpreg_ofs: 0}
OTP_GPIO_GPIO26_SUPPLY_158: {name: GPIO26_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_CFG2, reg_addr: 6270, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 489, offset: 22, otp_b0: 0, otp_a0: 36, otpreg_add: 158, otpreg_ofs: 3}
OTP_GPIO_GPIO26_DRV_158: {name: GPIO26_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPIO26_CFG2, reg_addr: 6270, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 490,
  offset: 24, otp_b0: 0, otp_a0: 36, otpreg_add: 158, otpreg_ofs: 6}
OTP_GPIO_GPIO27_DEB_159: {name: GPIO27_DEB, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_CFG2, reg_addr: 6271, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                              001: 5ms <br>\n                              010: 10ms <br>\n                              011: 15ms <br>\n                              100: 20ms <br>\n                              101: 50ms\
    \ <br>\n                              110: 250ms <br>\n                              111: 500ms <br>\n                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 491, offset: 26, otp_b0: 0, otp_a0: 36, otpreg_add: 159, otpreg_ofs: 0}
OTP_GPIO_GPIO27_SUPPLY_159: {name: GPIO27_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO27_CFG2, reg_addr: 6271, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VCC_MAIN  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VCC_MAIN <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 492, offset: 29, otp_b0: 0, otp_a0: 36, otpreg_add: 159, otpreg_ofs: 3}
OTP_GPIO_RIN1_DEB_160: {name: RIN1_DEB, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN1_CFG, reg_addr: 6272, otp_owner: system, value: 0, bw: 1, desc: "0: 2ms  \n1: 10ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "0: 2ms <br>\n                                     1: 10ms <br>\n                                     The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 493, offset: 31, otp_b0: 0, otp_a0: 36, otpreg_add: 160, otpreg_ofs: 0}
OTP_GPIO_RIN1_PUPD_160: {name: RIN1_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN1_CFG, reg_addr: 6272, otp_owner: system, value: 2, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                     01: pullup <br>\n                                     10: pulldown <br>\n                                     11: no pullup, no pulldown", idx: 494, offset: 0, otp_b0: 0, otp_a0: 37, otpreg_add: 160, otpreg_ofs: 1}
OTP_GPIO_RIN1_SENS_160: {name: RIN1_SENS, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN1_CFG, reg_addr: 6272, otp_owner: system, value: 1, bw: 1, desc: "0: low level sensitive  \n1: high level sensitive\n\n", htmldesc: "0: low level sensitive <br>\n                                     1: high level sensitive", idx: 495, offset: 2, otp_b0: 0, otp_a0: 37, otpreg_add: 160, otpreg_ofs: 3}
OTP_GPIO_RIN1_SUPPLY_160: {name: RIN1_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN1_CFG, reg_addr: 6272, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 496, offset: 3, otp_b0: 0, otp_a0: 37, otpreg_add: 160, otpreg_ofs: 4}
OTP_GPIO_RIN1_DRV_160: {name: RIN1_DRV, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN1_CFG, reg_addr: 6272, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 497,
  offset: 5, otp_b0: 0, otp_a0: 37, otpreg_add: 160, otpreg_ofs: 6}
OTP_GPIO_RIN1_EN_AWAKE_161: {name: RIN1_EN_AWAKE, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN1_EN, reg_addr: 6273, otp_owner: system, value: 1, bw: 1, desc: Enable RESET_IN1 in AWAKE state, htmldesc: Enable RESET_IN1 in AWAKE state, idx: 498, offset: 7, otp_b0: 0, otp_a0: 37, otpreg_add: 161, otpreg_ofs: 0}
OTP_GPIO_RIN1_EN_SLP_DDR_161: {name: RIN1_EN_SLP_DDR, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN1_EN, reg_addr: 6273, otp_owner: system, value: 1, bw: 1, desc: Enable RESET_IN1 in SLP_DDR state, htmldesc: Enable RESET_IN1 in SLP_DDR state, idx: 499, offset: 8, otp_b0: 0, otp_a0: 37, otpreg_add: 161, otpreg_ofs: 1}
OTP_GPIO_RIN1_EN_SLP_S2R_161: {name: RIN1_EN_SLP_S2R, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN1_EN, reg_addr: 6273, otp_owner: system, value: 1, bw: 1, desc: Enable RESET_IN1 in SLP_S2R state, htmldesc: Enable RESET_IN1 in SLP_S2R state, idx: 500, offset: 9, otp_b0: 0, otp_a0: 37, otpreg_add: 161, otpreg_ofs: 2}
OTP_GPIO_RIN2_DEB_162: {name: RIN2_DEB, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN2_CFG, reg_addr: 6274, otp_owner: system, value: 0, bw: 1, desc: "0: 2ms  \n1: 10ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "0: 2ms <br>\n                                     1: 10ms <br>\n                                     The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 501, offset: 10, otp_b0: 0, otp_a0: 37, otpreg_add: 162, otpreg_ofs: 0}
OTP_GPIO_RIN2_PUPD_162: {name: RIN2_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN2_CFG, reg_addr: 6274, otp_owner: system, value: 2, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                     01: pullup <br>\n                                     10: pulldown <br>\n                                     11: no pullup, no pulldown", idx: 502, offset: 11, otp_b0: 0, otp_a0: 37, otpreg_add: 162, otpreg_ofs: 1}
OTP_GPIO_RIN2_SENS_162: {name: RIN2_SENS, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN2_CFG, reg_addr: 6274, otp_owner: system, value: 1, bw: 1, desc: "0: low level sensitive  \n1: high level sensitive\n\n", htmldesc: "0: low level sensitive <br>\n                                     1: high level sensitive", idx: 503, offset: 13, otp_b0: 0, otp_a0: 37, otpreg_add: 162, otpreg_ofs: 3}
OTP_GPIO_RIN2_SUPPLY_162: {name: RIN2_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN2_CFG, reg_addr: 6274, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 504, offset: 14, otp_b0: 0, otp_a0: 37, otpreg_add: 162, otpreg_ofs: 4}
OTP_GPIO_RIN2_DRV_162: {name: RIN2_DRV, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN2_CFG, reg_addr: 6274, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 505,
  offset: 16, otp_b0: 0, otp_a0: 37, otpreg_add: 162, otpreg_ofs: 6}
OTP_GPIO_RIN2_EN_AWAKE_163: {name: RIN2_EN_AWAKE, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN2_EN, reg_addr: 6275, otp_owner: system, value: 1, bw: 1, desc: Enable RESET_IN2 in AWAKE state, htmldesc: Enable RESET_IN2 in AWAKE state, idx: 506, offset: 18, otp_b0: 0, otp_a0: 37, otpreg_add: 163, otpreg_ofs: 0}
OTP_GPIO_RIN2_EN_SLP_DDR_163: {name: RIN2_EN_SLP_DDR, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN2_EN, reg_addr: 6275, otp_owner: system, value: 1, bw: 1, desc: Enable RESET_IN2 in SLP_DDR state, htmldesc: Enable RESET_IN2 in SLP_DDR state, idx: 507, offset: 19, otp_b0: 0, otp_a0: 37, otpreg_add: 163, otpreg_ofs: 1}
OTP_GPIO_RIN2_EN_SLP_S2R_163: {name: RIN2_EN_SLP_S2R, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN2_EN, reg_addr: 6275, otp_owner: system, value: 1, bw: 1, desc: Enable RESET_IN2 in SLP_S2R state, htmldesc: Enable RESET_IN2 in SLP_S2R state, idx: 508, offset: 20, otp_b0: 0, otp_a0: 37, otpreg_add: 163, otpreg_ofs: 2}
OTP_GPIO_RIN3_DEB_164: {name: RIN3_DEB, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN3_CFG, reg_addr: 6276, otp_owner: system, value: 0, bw: 1, desc: "0: 2ms  \n1: 10ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "0: 2ms <br>\n                                     1: 10ms <br>\n                                     The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 509, offset: 21, otp_b0: 0, otp_a0: 37, otpreg_add: 164, otpreg_ofs: 0}
OTP_GPIO_RIN3_PUPD_164: {name: RIN3_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN3_CFG, reg_addr: 6276, otp_owner: system, value: 2, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                     01: pullup <br>\n                                     10: pulldown <br>\n                                     11: no pullup, no pulldown", idx: 510, offset: 22, otp_b0: 0, otp_a0: 37, otpreg_add: 164, otpreg_ofs: 1}
OTP_GPIO_RIN3_SENS_164: {name: RIN3_SENS, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN3_CFG, reg_addr: 6276, otp_owner: system, value: 1, bw: 1, desc: "0: low level sensitive  \n1: high level sensitive\n\n", htmldesc: "0: low level sensitive <br>\n                                     1: high level sensitive", idx: 511, offset: 24, otp_b0: 0, otp_a0: 37, otpreg_add: 164, otpreg_ofs: 3}
OTP_GPIO_RIN3_SUPPLY_164: {name: RIN3_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN3_CFG, reg_addr: 6276, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 512, offset: 25, otp_b0: 0, otp_a0: 37, otpreg_add: 164, otpreg_ofs: 4}
OTP_GPIO_RIN3_DRV_164: {name: RIN3_DRV, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN3_CFG, reg_addr: 6276, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 513,
  offset: 27, otp_b0: 0, otp_a0: 37, otpreg_add: 164, otpreg_ofs: 6}
OTP_GPIO_RIN3_EN_AWAKE_165: {name: RIN3_EN_AWAKE, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN3_EN, reg_addr: 6277, otp_owner: system, value: 1, bw: 1, desc: Enable RESET_IN3 in AWAKE state, htmldesc: Enable RESET_IN3 in AWAKE state, idx: 514, offset: 29, otp_b0: 0, otp_a0: 37, otpreg_add: 165, otpreg_ofs: 0}
OTP_GPIO_RIN3_EN_SLP_DDR_165: {name: RIN3_EN_SLP_DDR, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN3_EN, reg_addr: 6277, otp_owner: system, value: 1, bw: 1, desc: Enable RESET_IN3 in SLP_DDR state, htmldesc: Enable RESET_IN3 in SLP_DDR state, idx: 515, offset: 30, otp_b0: 0, otp_a0: 37, otpreg_add: 165, otpreg_ofs: 1}
OTP_GPIO_RIN3_EN_SLP_S2R_165: {name: RIN3_EN_SLP_S2R, inst_name: GPIO, reg_name: GPIO_GCB_RESET_IN3_EN, reg_addr: 6277, otp_owner: system, value: 1, bw: 1, desc: Enable RESET_IN3 in SLP_S2R state, htmldesc: Enable RESET_IN3 in SLP_S2R state, idx: 516, offset: 31, otp_b0: 0, otp_a0: 37, otpreg_add: 165, otpreg_ofs: 2}
OTP_GPIO_BTN1_PUPD_166: {name: BTN1_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_BTN1_CFG1, reg_addr: 6278, otp_owner: system, value: 0, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                                     01: pullup <br>\n                                                     10: pulldown <br>\n                                                     11: no pullup, no pulldown", idx: 517, offset: 0, otp_b0: 0, otp_a0: 38, otpreg_add: 166, otpreg_ofs: 0}
OTP_GPIO_BTN1_SENS_166: {name: BTN1_SENS, inst_name: GPIO, reg_name: GPIO_GCB_BTN1_CFG1, reg_addr: 6278, otp_owner: system, value: 3, bw: 2, desc: "00: Level Sens only status  \n01: rising edge  \n10: falling edge  \n11: any edge\n\n", htmldesc: "00: Level Sens only status <br>\n                                                     01: rising edge <br>\n                                                     10: falling edge <br>\n                                                     11: any edge", idx: 518, offset: 2, otp_b0: 0, otp_a0: 38, otpreg_add: 166, otpreg_ofs: 6}
OTP_GPIO_BTN2_PUPD_167: {name: BTN2_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_BTN2_CFG1, reg_addr: 6279, otp_owner: system, value: 0, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                                     01: pullup <br>\n                                                     10: pulldown <br>\n                                                     11: no pullup, no pulldown", idx: 519, offset: 4, otp_b0: 0, otp_a0: 38, otpreg_add: 167, otpreg_ofs: 0}
OTP_GPIO_BTN2_SENS_167: {name: BTN2_SENS, inst_name: GPIO, reg_name: GPIO_GCB_BTN2_CFG1, reg_addr: 6279, otp_owner: system, value: 0, bw: 2, desc: "00: Level Sens only status  \n01: rising edge  \n10: falling edge  \n11: any edge\n\n", htmldesc: "00: Level Sens only status <br>\n                                                     01: rising edge <br>\n                                                     10: falling edge <br>\n                                                     11: any edge", idx: 520, offset: 6, otp_b0: 0, otp_a0: 38, otpreg_add: 167, otpreg_ofs: 6}
OTP_GPIO_BTN3_PUPD_168: {name: BTN3_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_BTN3_CFG1, reg_addr: 6280, otp_owner: system, value: 0, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                                     01: pullup <br>\n                                                     10: pulldown <br>\n                                                     11: no pullup, no pulldown", idx: 521, offset: 8, otp_b0: 0, otp_a0: 38, otpreg_add: 168, otpreg_ofs: 0}
OTP_GPIO_BTN3_SENS_168: {name: BTN3_SENS, inst_name: GPIO, reg_name: GPIO_GCB_BTN3_CFG1, reg_addr: 6280, otp_owner: system, value: 0, bw: 2, desc: "00: Level Sens only status  \n01: rising edge  \n10: falling edge  \n11: any edge\n\n", htmldesc: "00: Level Sens only status <br>\n                                                     01: rising edge <br>\n                                                     10: falling edge <br>\n                                                     11: any edge", idx: 522, offset: 10, otp_b0: 0, otp_a0: 38, otpreg_add: 168, otpreg_ofs: 6}
OTP_GPIO_BTN4_PUPD_169: {name: BTN4_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_BTN4_CFG1, reg_addr: 6281, otp_owner: system, value: 0, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                                     01: pullup <br>\n                                                     10: pulldown <br>\n                                                     11: no pullup, no pulldown", idx: 523, offset: 12, otp_b0: 0, otp_a0: 38, otpreg_add: 169, otpreg_ofs: 0}
OTP_GPIO_BTN4_SENS_169: {name: BTN4_SENS, inst_name: GPIO, reg_name: GPIO_GCB_BTN4_CFG1, reg_addr: 6281, otp_owner: system, value: 0, bw: 2, desc: "00: Level Sens only status  \n01: rising edge  \n10: falling edge  \n11: any edge\n\n", htmldesc: "00: Level Sens only status <br>\n                                                     01: rising edge <br>\n                                                     10: falling edge <br>\n                                                     11: any edge", idx: 524, offset: 14, otp_b0: 0, otp_a0: 38, otpreg_add: 169, otpreg_ofs: 6}
OTP_GPIO_BTN1_DEB_170: {name: BTN1_DEB, inst_name: GPIO, reg_name: GPIO_GCB_BTN1_CFG2, reg_addr: 6282, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                                                     001: 5ms <br>\n                                                     010: 10ms <br>\n                                                     011: 15ms <br>\n                    \
    \                                 100: 20ms <br>\n                                                     101: 50ms <br>\n                                                     110: 250ms <br>\n                                                     111: 500ms <br>\n                                                     The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 525, offset: 16, otp_b0: 0, otp_a0: 38, otpreg_add: 170, otpreg_ofs: 0}
OTP_GPIO_BTN1_SUPPLY_170: {name: BTN1_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_BTN1_CFG2, reg_addr: 6282, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 526, offset: 19, otp_b0: 0, otp_a0: 38, otpreg_add: 170, otpreg_ofs: 3}
OTP_GPIO_BTN2_DEB_171: {name: BTN2_DEB, inst_name: GPIO, reg_name: GPIO_GCB_BTN2_CFG2, reg_addr: 6283, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                                                     001: 5ms <br>\n                                                     010: 10ms <br>\n                                                     011: 15ms <br>\n                    \
    \                                 100: 20ms <br>\n                                                     101: 50ms <br>\n                                                     110: 250ms <br>\n                                                     111: 500ms <br>\n                                                     The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 527, offset: 21, otp_b0: 0, otp_a0: 38, otpreg_add: 171, otpreg_ofs: 0}
OTP_GPIO_BTN2_SUPPLY_171: {name: BTN2_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_BTN2_CFG2, reg_addr: 6283, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 528, offset: 24, otp_b0: 0, otp_a0: 38, otpreg_add: 171, otpreg_ofs: 3}
OTP_GPIO_BTN3_DEB_172: {name: BTN3_DEB, inst_name: GPIO, reg_name: GPIO_GCB_BTN3_CFG2, reg_addr: 6284, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                                                     001: 5ms <br>\n                                                     010: 10ms <br>\n                                                     011: 15ms <br>\n                    \
    \                                 100: 20ms <br>\n                                                     101: 50ms <br>\n                                                     110: 250ms <br>\n                                                     111: 500ms <br>\n                                                     The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 529, offset: 26, otp_b0: 0, otp_a0: 38, otpreg_add: 172, otpreg_ofs: 0}
OTP_GPIO_BTN3_SUPPLY_172: {name: BTN3_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_BTN3_CFG2, reg_addr: 6284, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 530, offset: 29, otp_b0: 0, otp_a0: 38, otpreg_add: 172, otpreg_ofs: 3}
OTP_GPIO_BTN4_DEB_173: {name: BTN4_DEB, inst_name: GPIO, reg_name: GPIO_GCB_BTN4_CFG2, reg_addr: 6285, otp_owner: system, value: 0, bw: 3, desc: "000: no deb  \n001: 5ms  \n010: 10ms  \n011: 15ms  \n100: 20ms  \n101: 50ms  \n110: 250ms  \n111: 500ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "000: no deb <br>\n                                                     001: 5ms <br>\n                                                     010: 10ms <br>\n                                                     011: 15ms <br>\n                    \
    \                                 100: 20ms <br>\n                                                     101: 50ms <br>\n                                                     110: 250ms <br>\n                                                     111: 500ms <br>\n                                                     The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 531, offset: 31, otp_b0: 0, otp_a0: 38, otpreg_add: 173, otpreg_ofs: 0}
OTP_GPIO_BTN4_SUPPLY_173: {name: BTN4_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_BTN4_CFG2, reg_addr: 6285, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 532, offset: 2, otp_b0: 0, otp_a0: 39, otpreg_add: 173, otpreg_ofs: 3}
OTP_GPIO_BTN_WAKE_174: {name: BTN_WAKE, inst_name: GPIO, reg_name: GPIO_GCB_BTN_WAKE_CONFIG, reg_addr: 6286, otp_owner: system, value: 1, bw: 4, desc: 'Wakeup enables from OFF for the buttons: [3] btn4, [2] btn3, [1] btn2, [0] btn1, ', htmldesc: 'Wakeup enables from OFF for the buttons: [3] btn4, [2] btn3, [1] btn2, [0] btn1, ', idx: 533, offset: 4, otp_b0: 0, otp_a0: 39, otpreg_add: 174, otpreg_ofs: 0}
OTP_GPIO_TWO_FNG_RST_TIMER_175: {name: TWO_FNG_RST_TIMER, inst_name: GPIO, reg_name: GPIO_GCB_TWO_FNG_RST_CFG, reg_addr: 6287, otp_owner: system, value: 0, bw: 2, desc: "00: 4s  \n01: 6s  \n10: 8s  \n11: 10s\n\n", htmldesc: "00: 4s <br>\n                                                                           01: 6s <br>\n                                                                           10: 8s <br>\n                                                                           11: 10s", idx: 534, offset: 8, otp_b0: 0, otp_a0: 39, otpreg_add: 175, otpreg_ofs: 0}
OTP_GPIO_TWO_FNG_RST_EN_175: {name: TWO_FNG_RST_EN, inst_name: GPIO, reg_name: GPIO_GCB_TWO_FNG_RST_CFG, reg_addr: 6287, otp_owner: system, value: 0, bw: 1, desc: Enable two-finger-rst, htmldesc: Enable two-finger-rst, idx: 535, offset: 10, otp_b0: 0, otp_a0: 39, otpreg_add: 175, otpreg_ofs: 2}
OTP_GPIO_TWO_FNG_RST_WKUP_EN_175: {name: TWO_FNG_RST_WKUP_EN, inst_name: GPIO, reg_name: GPIO_GCB_TWO_FNG_RST_CFG, reg_addr: 6287, otp_owner: system, value: 0, bw: 1, desc: enable wkup from OFF when the 2-finger reset timer starts, htmldesc: enable wkup from OFF when the 2-finger reset timer starts, idx: 536, offset: 11, otp_b0: 0, otp_a0: 39, otpreg_add: 175, otpreg_ofs: 3}
OTP_GPIO_DBLCLICK_TIMER_176: {name: DBLCLICK_TIMER, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_DET_CFG, reg_addr: 6288, otp_owner: system, value: 5, bw: 4, desc: "DBLCLICK_DET assertion or timeout time (i.e. timeout if DBLCKLICK_ACK_EN is\nset).  \n_0_ : 32us  \n_1_ : 20ms  \n_2_ : 40ms  \n_3_ : 200ms  \n_4_ : 1s  \n_5_ : 2s  \n_6_ : 3s  \n_7_ : 4s  \n_8_ : 6s  \n_9_ : 8s  \n_10_ : 10s  \n_11_ : 12s  \n_12_ : 15s  \n_13_ : 18s  \n_14_ : 18s  \n_15_ : 18s\n\n", htmldesc: "DBLCLICK_DET assertion or timeout time (i.e. timeout if DBLCKLICK_ACK_EN is set).<br>\n                                    \
    \                                       <i>  0 </i>:  32us <br>\n                                                                           <i>  1 </i>:  20ms <br>\n                                                                           <i>  2 </i>:  40ms <br>\n                                                                           <i>  3 </i>: 200ms <br>\n                                                                           <i>  4 </i>:   1s  <br>\n                                                                           <i>  5 </i>:   2s  <br>\n                                \
    \                                           <i>  6 </i>:   3s  <br>\n                                                                           <i>  7 </i>:   4s  <br>\n                                                                           <i>  8 </i>:   6s  <br>\n                                                                           <i>  9 </i>:   8s  <br>\n                                                                           <i> 10 </i>:  10s  <br>\n                                                                           <i> 11 </i>:  12s  <br>\n                            \
    \                                               <i> 12 </i>:  15s  <br>\n                                                                           <i> 13 </i>:  18s  <br>\n                                                                           <i> 14 </i>:  18s  <br>\n                                                                           <i> 15 </i>:  18s", idx: 537, offset: 12, otp_b0: 0, otp_a0: 39, otpreg_add: 176, otpreg_ofs: 0}
OTP_GPIO_DBLCLICK_DET_EN_176: {name: DBLCLICK_DET_EN, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_DET_CFG, reg_addr: 6288, otp_owner: system, value: 0, bw: 1, desc: 'enable double click_det functionality


    ', htmldesc: enable double click_det functionality, idx: 538, offset: 16, otp_b0: 0, otp_a0: 39, otpreg_add: 176, otpreg_ofs: 4}
OTP_GPIO_DBLCLICK_ACK_EN_176: {name: DBLCLICK_ACK_EN, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_DET_CFG, reg_addr: 6288, otp_owner: system, value: 0, bw: 1, desc: "0: Enable the DBLCLICK_DET fixed time assertion (i.e. no ACK required from\nSEP).  \n1: Enable the DBLCLICK_DET handshaking with SEP (timeout after DBLCLICK_TIMER\nexpires).\n\n", htmldesc: "0: Enable the DBLCLICK_DET fixed time assertion (i.e. no ACK required from SEP).<br>\n                                                                           1: Enable the DBLCLICK_DET handshaking with SEP (timeout after DBLCLICK_TIMER expires).",
  idx: 539, offset: 17, otp_b0: 0, otp_a0: 39, otpreg_add: 176, otpreg_ofs: 5}
OTP_GPIO_DBLCLICK_RESTORE_EN_176: {name: DBLCLICK_RESTORE_EN, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_DET_CFG, reg_addr: 6288, otp_owner: system, value: 0, bw: 1, desc: "0: Disable the DBLCLICK_DET restore mode.  \n1: Enable the DBLCLICK_DET restore mode.\n\n", htmldesc: "0: Disable the DBLCLICK_DET restore mode.<br>\n                                                                           1: Enable the DBLCLICK_DET restore mode.", idx: 540, offset: 18, otp_b0: 0, otp_a0: 39, otpreg_add: 176, otpreg_ofs: 6}
OTP_GPIO_DBLCLICK_DET_SOURCE_176: {name: DBLCLICK_DET_SOURCE, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_DET_CFG, reg_addr: 6288, otp_owner: system, value: 1, bw: 1, desc: 'Select if BUTTON1 (0x0) of BUTTON2 (0x1) are used for DBLCLICK_DET


    ', htmldesc: Select if BUTTON1 (0x0) of BUTTON2 (0x1) are used for DBLCLICK_DET, idx: 541, offset: 19, otp_b0: 0, otp_a0: 39, otpreg_add: 176, otpreg_ofs: 7}
OTP_GPIO_DBLCLICK_DET_RATE_MAX_177: {name: DBLCLICK_DET_RATE_MAX, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_DET_RATE_LIMITS, reg_addr: 6291, otp_owner: system, value: 15, bw: 4, desc: "0x0: 10ms  \n0x1: 20ms  \n0x2: 40ms  \n0x3: 80ms  \n0x4: 100ms  \n0x5: 200ms  \n0x6: 300ms  \n0x7: 400ms  \n0x8: 500ms  \n0x9: 600ms  \n0xA: 700ms  \n0xB: 800ms  \n0xC: 900ms  \n0xD: 1s  \n0xE: 1.2s  \n0xF: 1.4s\n\n", htmldesc: "0x0: 10ms <br>\n                                                                           0x1: 20ms <br>\n                                                                           0x2:\
    \ 40ms <br>\n                                                                           0x3: 80ms <br>\n                                                                           0x4: 100ms <br>\n                                                                           0x5: 200ms <br>\n                                                                           0x6: 300ms <br>\n                                                                           0x7: 400ms <br>\n                                                                           0x8: 500ms <br>\n                                 \
    \                                          0x9: 600ms <br>\n                                                                           0xA: 700ms <br>\n                                                                           0xB: 800ms <br>\n                                                                           0xC: 900ms <br>\n                                                                           0xD: 1s    <br>\n                                                                           0xE: 1.2s  <br>\n                                                                           0xF:\
    \ 1.4s  ", idx: 542, offset: 20, otp_b0: 0, otp_a0: 39, otpreg_add: 177, otpreg_ofs: 0}
OTP_GPIO_DBLCLICK_DET_RATE_MIN_177: {name: DBLCLICK_DET_RATE_MIN, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_DET_RATE_LIMITS, reg_addr: 6291, otp_owner: system, value: 0, bw: 4, desc: "0x0: 10ms  \n0x1: 20ms  \n0x2: 40ms  \n0x3: 80ms  \n0x4: 100ms  \n0x5: 200ms  \n0x6: 300ms  \n0x7: 400ms  \n0x8: 500ms  \n0x9: 600ms  \n0xA: 700ms  \n0xB: 800ms  \n0xC: 900ms  \n0xD: 1s  \n0xE: 1.2s  \n0xF: 1.4s\n\n", htmldesc: "0x0: 10ms <br>\n                                                                           0x1: 20ms <br>\n                                                                           0x2:\
    \ 40ms <br>\n                                                                           0x3: 80ms <br>\n                                                                           0x4: 100ms <br>\n                                                                           0x5: 200ms <br>\n                                                                           0x6: 300ms <br>\n                                                                           0x7: 400ms <br>\n                                                                           0x8: 500ms <br>\n                                 \
    \                                          0x9: 600ms <br>\n                                                                           0xA: 700ms <br>\n                                                                           0xB: 800ms <br>\n                                                                           0xC: 900ms <br>\n                                                                           0xD: 1s    <br>\n                                                                           0xE: 1.2s  <br>\n                                                                           0xF:\
    \ 1.4s  ", idx: 543, offset: 24, otp_b0: 0, otp_a0: 39, otpreg_add: 177, otpreg_ofs: 4}
OTP_GPIO_DBLCLICK_DRV_178: {name: DBLCLICK_DRV, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_IO_CFG, reg_addr: 6292, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ",
  idx: 544, offset: 28, otp_b0: 0, otp_a0: 39, otpreg_add: 178, otpreg_ofs: 0}
OTP_GPIO_DBLCLICK_SUPPLY_178: {name: DBLCLICK_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_IO_CFG, reg_addr: 6292, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 545, offset: 30, otp_b0: 0, otp_a0: 39, otpreg_add: 178, otpreg_ofs: 2}
OTP_GPIO_DBLCLICK_LVL_178: {name: DBLCLICK_LVL, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_IO_CFG, reg_addr: 6292, otp_owner: system, value: 0, bw: 1, desc: "0: low level sens  \n1: high level sens\n\n", htmldesc: "0: low level sens <br>\n                                                                           1: high level sens", idx: 546, offset: 0, otp_b0: 0, otp_a0: 40, otpreg_add: 178, otpreg_ofs: 4}
OTP_GPIO_DBLCLICK_PUPD_178: {name: DBLCLICK_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_IO_CFG, reg_addr: 6292, otp_owner: system, value: 2, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                                                           01: pullup <br>\n                                                                           10: pulldown <br>\n                                                                           11: no pullup, no pulldown", idx: 547, offset: 1,
  otp_b0: 0, otp_a0: 40, otpreg_add: 178, otpreg_ofs: 5}
OTP_GPIO_DBLCLICK_ODPP_178: {name: DBLCLICK_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_DBLCLICK_IO_CFG, reg_addr: 6292, otp_owner: system, value: 0, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 548, offset: 3, otp_b0: 0, otp_a0: 40, otpreg_add: 178, otpreg_ofs: 7}
OTP_GPIO_BTNO1_ODPP_179: {name: BTNO1_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_BTNO1_CFG, reg_addr: 6293, otp_owner: system, value: 0, bw: 1, desc: '0: open-drain; 1: push-pull


    ', htmldesc: "0: open-drain;\n                                                       1: push-pull", idx: 549, offset: 4, otp_b0: 0, otp_a0: 40, otpreg_add: 179, otpreg_ofs: 0}
OTP_GPIO_BTNO1_SUPPLY_179: {name: BTNO1_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_BTNO1_CFG, reg_addr: 6293, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 550, offset: 5, otp_b0: 0, otp_a0: 40, otpreg_add: 179, otpreg_ofs: 4}
OTP_GPIO_BTNO1_DRV_179: {name: BTNO1_DRV, inst_name: GPIO, reg_name: GPIO_GCB_BTNO1_CFG, reg_addr: 6293, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 551, offset: 7,
  otp_b0: 0, otp_a0: 40, otpreg_add: 179, otpreg_ofs: 6}
OTP_GPIO_BTNO2_ODPP_180: {name: BTNO2_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_BTNO2_CFG, reg_addr: 6294, otp_owner: system, value: 0, bw: 1, desc: '0: open-drain; 1: push-pull


    ', htmldesc: "0: open-drain;\n                                                       1: push-pull", idx: 552, offset: 9, otp_b0: 0, otp_a0: 40, otpreg_add: 180, otpreg_ofs: 0}
OTP_GPIO_BTNO2_SUPPLY_180: {name: BTNO2_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_BTNO2_CFG, reg_addr: 6294, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 553, offset: 10, otp_b0: 0, otp_a0: 40, otpreg_add: 180, otpreg_ofs: 4}
OTP_GPIO_BTNO2_DRV_180: {name: BTNO2_DRV, inst_name: GPIO, reg_name: GPIO_GCB_BTNO2_CFG, reg_addr: 6294, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 554, offset: 12,
  otp_b0: 0, otp_a0: 40, otpreg_add: 180, otpreg_ofs: 6}
OTP_GPIO_BTNO3_ODPP_181: {name: BTNO3_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_BTNO3_CFG, reg_addr: 6295, otp_owner: system, value: 0, bw: 1, desc: '0: open-drain; 1: push-pull


    ', htmldesc: "0: open-drain;\n                                                       1: push-pull", idx: 555, offset: 14, otp_b0: 0, otp_a0: 40, otpreg_add: 181, otpreg_ofs: 0}
OTP_GPIO_BTNO3_SUPPLY_181: {name: BTNO3_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_BTNO3_CFG, reg_addr: 6295, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 556, offset: 15, otp_b0: 0, otp_a0: 40, otpreg_add: 181, otpreg_ofs: 4}
OTP_GPIO_BTNO3_DRV_181: {name: BTNO3_DRV, inst_name: GPIO, reg_name: GPIO_GCB_BTNO3_CFG, reg_addr: 6295, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 557, offset: 17,
  otp_b0: 0, otp_a0: 40, otpreg_add: 181, otpreg_ofs: 6}
OTP_GPIO_OUT32K_ODPP_182: {name: OUT32K_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_OUT_32K_CFG, reg_addr: 6296, otp_owner: system, value: 0, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 558, offset: 19, otp_b0: 0, otp_a0: 40, otpreg_add: 182, otpreg_ofs: 0}
OTP_GPIO_OUT32K_SUPPLY_182: {name: OUT32K_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_OUT_32K_CFG, reg_addr: 6296, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 559, offset: 20, otp_b0: 0, otp_a0: 40, otpreg_add: 182, otpreg_ofs: 1}
OTP_GPIO_OUT32K_DRV_182: {name: OUT32K_DRV, inst_name: GPIO, reg_name: GPIO_GCB_OUT_32K_CFG, reg_addr: 6296, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 560,
  offset: 22, otp_b0: 0, otp_a0: 40, otpreg_add: 182, otpreg_ofs: 6}
OTP_GPIO_SLP32K_ODPP_183: {name: SLP32K_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_SLEEP_32K_CFG, reg_addr: 6297, otp_owner: system, value: 0, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 561, offset: 24, otp_b0: 0, otp_a0: 40, otpreg_add: 183, otpreg_ofs: 0}
OTP_GPIO_SLP32K_SUPPLY_183: {name: SLP32K_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_SLEEP_32K_CFG, reg_addr: 6297, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 562, offset: 25, otp_b0: 0, otp_a0: 40, otpreg_add: 183, otpreg_ofs: 1}
OTP_GPIO_SLP32K_DRV_183: {name: SLP32K_DRV, inst_name: GPIO, reg_name: GPIO_GCB_SLEEP_32K_CFG, reg_addr: 6297, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 563,
  offset: 27, otp_b0: 0, otp_a0: 40, otpreg_add: 183, otpreg_ofs: 6}
OTP_GPIO_SHDN_DEB_184: {name: SHDN_DEB, inst_name: GPIO, reg_name: GPIO_GCB_SHDN_CFG, reg_addr: 6298, otp_owner: system, value: 0, bw: 1, desc: "0: 150us  \n1: 10ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "0: 150us <br>\n                                                                           1: 10ms <br>\n                                                                           The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 564, offset: 29, otp_b0: 0, otp_a0: 40, otpreg_add: 184, otpreg_ofs: 0}
OTP_GPIO_SHDN_PUPD_184: {name: SHDN_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_SHDN_CFG, reg_addr: 6298, otp_owner: system, value: 2, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                                                           01: pullup <br>\n                                                                           10: pulldown <br>\n                                                                           11: no pullup, no pulldown", idx: 565, offset: 30, otp_b0: 0,
  otp_a0: 40, otpreg_add: 184, otpreg_ofs: 1}
OTP_GPIO_SHDN_LVL_184: {name: SHDN_LVL, inst_name: GPIO, reg_name: GPIO_GCB_SHDN_CFG, reg_addr: 6298, otp_owner: system, value: 1, bw: 1, desc: "0: falling edge sensitive  \n1: rising edge sensitive\n\n", htmldesc: "0: falling edge sensitive <br>\n                                                                           1: rising edge sensitive", idx: 566, offset: 0, otp_b0: 0, otp_a0: 41, otpreg_add: 184, otpreg_ofs: 3}
OTP_GPIO_SHDN_SUPPLY_184: {name: SHDN_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_SHDN_CFG, reg_addr: 6298, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 567, offset: 1, otp_b0: 0, otp_a0: 41, otpreg_add: 184, otpreg_ofs: 4}
OTP_GPIO_SHDN_DRV_184: {name: SHDN_DRV, inst_name: GPIO, reg_name: GPIO_GCB_SHDN_CFG, reg_addr: 6298, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 568, offset: 3,
  otp_b0: 0, otp_a0: 41, otpreg_add: 184, otpreg_ofs: 6}
OTP_GPIO_RESET_L_DIS_185: {name: RESET_L_DIS, inst_name: GPIO, reg_name: GPIO_GCB_RESET_L_CFG, reg_addr: 6299, otp_owner: system, value: 0, bw: 1, desc: "0: enable  \n1: disable  \n_Note: to be retired in future PMUs as it is already possible to disable\nRESET_L through the power-sequencer._\n\n", htmldesc: "0: enable <br>\n                                                                           1: disable<br>\n                                                                           <i>Note: to be retired in future PMUs as it is already possible to disable RESET_L through the power-sequencer.</i>",
  idx: 569, offset: 5, otp_b0: 0, otp_a0: 41, otpreg_add: 185, otpreg_ofs: 0}
OTP_GPIO_RESET_L_SUPPLY_185: {name: RESET_L_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_RESET_L_CFG, reg_addr: 6299, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 570, offset: 6, otp_b0: 0, otp_a0: 41, otpreg_add: 185, otpreg_ofs: 1}
OTP_GPIO_RESET_L_ODPP_185: {name: RESET_L_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_RESET_L_CFG, reg_addr: 6299, otp_owner: system, value: 0, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 571, offset: 8, otp_b0: 0, otp_a0: 41, otpreg_add: 185, otpreg_ofs: 3}
OTP_GPIO_RESET_L_DRV_185: {name: RESET_L_DRV, inst_name: GPIO, reg_name: GPIO_GCB_RESET_L_CFG, reg_addr: 6299, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 572,
  offset: 9, otp_b0: 0, otp_a0: 41, otpreg_add: 185, otpreg_ofs: 6}
OTP_GPIO_SYS_ALIVE_SUPPLY_186: {name: SYS_ALIVE_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_SYS_ALIVE_CFG, reg_addr: 6300, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 573, offset: 11, otp_b0: 0, otp_a0: 41, otpreg_add: 186, otpreg_ofs: 1}
OTP_GPIO_SYS_ALIVE_ODPP_186: {name: SYS_ALIVE_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_SYS_ALIVE_CFG, reg_addr: 6300, otp_owner: system, value: 0, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 574, offset: 13, otp_b0: 0, otp_a0: 41, otpreg_add: 186, otpreg_ofs: 3}
OTP_GPIO_SYS_ALIVE_DRV_186: {name: SYS_ALIVE_DRV, inst_name: GPIO, reg_name: GPIO_GCB_SYS_ALIVE_CFG, reg_addr: 6300, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ",
  idx: 575, offset: 14, otp_b0: 0, otp_a0: 41, otpreg_add: 186, otpreg_ofs: 6}
OTP_GPIO_FAULT_OUT_L_DIS_187: {name: FAULT_OUT_L_DIS, inst_name: GPIO, reg_name: GPIO_GCB_FAULT_OUT_L_CFG, reg_addr: 6301, otp_owner: system, value: 0, bw: 1, desc: "0: enable  \n1: disable\n\n", htmldesc: "0: enable <br>\n                                                                           1: disable", idx: 576, offset: 16, otp_b0: 0, otp_a0: 41, otpreg_add: 187, otpreg_ofs: 0}
OTP_GPIO_FAULT_OUT_L_SUPPLY_187: {name: FAULT_OUT_L_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_FAULT_OUT_L_CFG, reg_addr: 6301, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 577, offset: 17, otp_b0: 0, otp_a0: 41, otpreg_add: 187, otpreg_ofs: 1}
OTP_GPIO_FAULT_OUT_L_ASSERT_187: {name: FAULT_OUT_L_ASSERT, inst_name: GPIO, reg_name: GPIO_GCB_FAULT_OUT_L_CFG, reg_addr: 6301, otp_owner: system, value: 0, bw: 1, desc: 'Writing to this bit will assert the fault_out_l pin. It will have no effect

    when the FAULT_OUT_L_DIS bit is set. This bit has no influence on the

    automatic assertion. This bit will automatically be cleared when entering OFF

    state.


    ', htmldesc: Writing to this bit will assert the fault_out_l pin. It will have no effect when the FAULT_OUT_L_DIS bit is set. This bit has no influence on the automatic assertion. This bit will automatically be cleared when entering OFF state., idx: 578, offset: 19, otp_b0: 0, otp_a0: 41, otpreg_add: 187, otpreg_ofs: 3}
OTP_GPIO_FAULT_OUT_L_DRV_187: {name: FAULT_OUT_L_DRV, inst_name: GPIO, reg_name: GPIO_GCB_FAULT_OUT_L_CFG, reg_addr: 6301, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ",
  idx: 579, offset: 20, otp_b0: 0, otp_a0: 41, otpreg_add: 187, otpreg_ofs: 6}
OTP_GPIO_ACT_RDY_DIS_188: {name: ACT_RDY_DIS, inst_name: GPIO, reg_name: GPIO_GCB_ACTIVE_READY_CFG, reg_addr: 6302, otp_owner: system, value: 0, bw: 1, desc: "0: enable  \n1: disable\n\n", htmldesc: "0: enable <br>\n                                                                           1: disable", idx: 580, offset: 22, otp_b0: 0, otp_a0: 41, otpreg_add: 188, otpreg_ofs: 0}
OTP_GPIO_ACT_RDY_SUPPLY_188: {name: ACT_RDY_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_ACTIVE_READY_CFG, reg_addr: 6302, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 581, offset: 23, otp_b0: 0, otp_a0: 41, otpreg_add: 188, otpreg_ofs: 1}
OTP_GPIO_ACT_RDY_ODPP_188: {name: ACT_RDY_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_ACTIVE_READY_CFG, reg_addr: 6302, otp_owner: system, value: 1, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 582, offset: 25, otp_b0: 0, otp_a0: 41, otpreg_add: 188, otpreg_ofs: 3}
OTP_GPIO_ACT_RDY_DRV_188: {name: ACT_RDY_DRV, inst_name: GPIO, reg_name: GPIO_GCB_ACTIVE_READY_CFG, reg_addr: 6302, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 583,
  offset: 26, otp_b0: 0, otp_a0: 41, otpreg_add: 188, otpreg_ofs: 6}
OTP_GPIO_CRASH_L_SUPPLY_189: {name: CRASH_L_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_CRASH_L_CFG1, reg_addr: 6303, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 584, offset: 28, otp_b0: 0, otp_a0: 41, otpreg_add: 189, otpreg_ofs: 0}
OTP_GPIO_CRASH_L_PU_189: {name: CRASH_L_PU, inst_name: GPIO, reg_name: GPIO_GCB_CRASH_L_CFG1, reg_addr: 6303, otp_owner: system, value: 1, bw: 1, desc: "0: pull-up disabled  \n1: pull-up enabled\n\n", htmldesc: "0: pull-up disabled<br>\n                                                                           1: pull-up enabled", idx: 585, offset: 30, otp_b0: 0, otp_a0: 41, otpreg_add: 189, otpreg_ofs: 2}
OTP_GPIO_CRASH_L_DRV_189: {name: CRASH_L_DRV, inst_name: GPIO, reg_name: GPIO_GCB_CRASH_L_CFG1, reg_addr: 6303, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 586,
  offset: 31, otp_b0: 0, otp_a0: 41, otpreg_add: 189, otpreg_ofs: 6}
OTP_GPIO_CRASH_L_OUT_DIS_190: {name: CRASH_L_OUT_DIS, inst_name: GPIO, reg_name: GPIO_GCB_CRASH_L_CFG2, reg_addr: 6304, otp_owner: system, value: 0, bw: 1, desc: "0: enable output  \n1: disable output\n\n", htmldesc: "0: enable output <br>\n                                                                           1: disable output", idx: 587, offset: 1, otp_b0: 0, otp_a0: 42, otpreg_add: 190, otpreg_ofs: 0}
OTP_GPIO_CRASH_L_DEB_190: {name: CRASH_L_DEB, inst_name: GPIO, reg_name: GPIO_GCB_CRASH_L_CFG2, reg_addr: 6304, otp_owner: system, value: 0, bw: 2, desc: "0: 150us  \n1: 300us  \n2: 10ms  \n3: 15ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "0: 150us <br>\n                                                                           1: 300us <br>\n                                                                           2: 10ms  <br>\n                                                                           3: 15ms <br>\n            \
    \                                                               The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 588, offset: 2, otp_b0: 0, otp_a0: 42, otpreg_add: 190, otpreg_ofs: 2}
OTP_GPIO_CRASH_L_IN_DIS_190: {name: CRASH_L_IN_DIS, inst_name: GPIO, reg_name: GPIO_GCB_CRASH_L_CFG2, reg_addr: 6304, otp_owner: system, value: 0, bw: 1, desc: "0: enable input  \n1: disable input\n\n", htmldesc: "0: enable input <br>\n                                                                           1: disable input", idx: 589, offset: 4, otp_b0: 0, otp_a0: 42, otpreg_add: 190, otpreg_ofs: 4}
OTP_GPIO_CRASH_L_USE_FORCE_SYNC_INV_190: {name: CRASH_L_USE_FORCE_SYNC_INV, inst_name: GPIO, reg_name: GPIO_GCB_CRASH_L_CFG2, reg_addr: 6304, otp_owner: system, value: 0, bw: 1, desc: 'use the crash_l output as inverted gpio9 (which could be configured as force_sync) signal. If this bit is set to 1, the crash_l_in is disabled.', htmldesc: 'use the crash_l output as inverted gpio9 (which could be configured as force_sync) signal. If this bit is set to 1, the crash_l_in is disabled.', idx: 590, offset: 5, otp_b0: 0, otp_a0: 42, otpreg_add: 190, otpreg_ofs: 5}
OTP_GPIO_VDD_BOOST_UVLO_L_DIS_191: {name: VDD_BOOST_UVLO_L_DIS, inst_name: GPIO, reg_name: GPIO_GCB_VDD_BOOST_UVLO_L_CFG, reg_addr: 6305, otp_owner: system, value: 0, bw: 1, desc: "0: enable  \n1: disable\n\n", htmldesc: "0: enable <br>\n                                                                           1: disable", idx: 591, offset: 6, otp_b0: 0, otp_a0: 42, otpreg_add: 191, otpreg_ofs: 0}
OTP_GPIO_VDD_BOOST_UVLO_L_SUPPLY_191: {name: VDD_BOOST_UVLO_L_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_VDD_BOOST_UVLO_L_CFG, reg_addr: 6305, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 592, offset: 7, otp_b0: 0, otp_a0: 42, otpreg_add: 191, otpreg_ofs: 1}
OTP_GPIO_VDD_BOOST_UVLO_L_SEL_191: {name: VDD_BOOST_UVLO_L_SEL, inst_name: GPIO, reg_name: GPIO_GCB_VDD_BOOST_UVLO_L_CFG, reg_addr: 6305, otp_owner: system, value: 0, bw: 1, desc: "0: vdd_boost_uvlo  \n1: output test mode (test register controlled)\n\n", htmldesc: "0: vdd_boost_uvlo <br>\n                                                                           1: output test mode (test register controlled)", idx: 593, offset: 9, otp_b0: 0, otp_a0: 42, otpreg_add: 191, otpreg_ofs: 3}
OTP_GPIO_VDD_BOOST_UVLO_L_DRV_191: {name: VDD_BOOST_UVLO_L_DRV, inst_name: GPIO, reg_name: GPIO_GCB_VDD_BOOST_UVLO_L_CFG, reg_addr: 6305, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14\
    \ V/ns; DLY=25ns ", idx: 594, offset: 10, otp_b0: 0, otp_a0: 42, otpreg_add: 191, otpreg_ofs: 6}
OTP_GPIO_VDDMAIN_UVWARN_L_SUPPLY_192: {name: VDDMAIN_UVWARN_L_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_VDDMAIN_UVWARN_L_CFG1, reg_addr: 6306, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 595, offset: 12, otp_b0: 0, otp_a0: 42, otpreg_add: 192, otpreg_ofs: 0}
OTP_GPIO_VDDMAIN_UVWARN_L_DRV_192: {name: VDDMAIN_UVWARN_L_DRV, inst_name: GPIO, reg_name: GPIO_GCB_VDDMAIN_UVWARN_L_CFG1, reg_addr: 6306, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14\
    \ V/ns; DLY=25ns ", idx: 596, offset: 14, otp_b0: 0, otp_a0: 42, otpreg_add: 192, otpreg_ofs: 6}
OTP_GPIO_VDDMAIN_UVWARN_L_SEL_193: {name: VDDMAIN_UVWARN_L_SEL, inst_name: GPIO, reg_name: GPIO_GCB_VDDMAIN_UVWARN_L_CFG2, reg_addr: 6307, otp_owner: system, value: 0, bw: 2, desc: "0: vddmain_uvwarn0  \n1: vddmain_uvwarn0 OR thermal_warn_buck0 OR thermal_warn_buck1 OR\nvdd_boost_uvwarn  \n2: vddmain_uvwarn0 OR thermal_warn_buck0 OR thermal_warn_buck1  \n3: output test mode (test register controlled)\n\n", htmldesc: "0: vddmain_uvwarn0 <br>\n                                                                           1: vddmain_uvwarn0 OR thermal_warn_buck0 OR thermal_warn_buck1 OR vdd_boost_uvwarn\
    \ <br>\n                                                                           2: vddmain_uvwarn0 OR thermal_warn_buck0 OR thermal_warn_buck1 <br>\n                                                                           3: output test mode (test register controlled)", idx: 597, offset: 16, otp_b0: 0, otp_a0: 42, otpreg_add: 193, otpreg_ofs: 0}
OTP_GPIO_VDDMAIN_UVWARN_L_PULSE_LEN_194: {name: VDDMAIN_UVWARN_L_PULSE_LEN, inst_name: GPIO, reg_name: GPIO_GCB_VDDMAIN_UVWARN_L_CFG3, reg_addr: 6308, otp_owner: system, value: 0, bw: 7, desc: 'min pulse length in us. (number in this register in us, 0 is 125ns)', htmldesc: 'min pulse length in us. (number in this register in us, 0 is 125ns)', idx: 598, offset: 18, otp_b0: 0, otp_a0: 42, otpreg_add: 194, otpreg_ofs: 0}
OTP_GPIO_CPU_TRIG0_DIS_195: {name: CPU_TRIG0_DIS, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG0_CFG1, reg_addr: 6309, otp_owner: system, value: 0, bw: 1, desc: "0: enable  \n1: disable\n\n", htmldesc: "0: enable <br>\n                                                                           1: disable", idx: 599, offset: 25, otp_b0: 0, otp_a0: 42, otpreg_add: 195, otpreg_ofs: 0}
OTP_GPIO_CPU_TRIG0_SUPPLY_195: {name: CPU_TRIG0_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG0_CFG1, reg_addr: 6309, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 600, offset: 26, otp_b0: 0, otp_a0: 42, otpreg_add: 195, otpreg_ofs: 1}
OTP_GPIO_CPU_TRIG0_ODPP_195: {name: CPU_TRIG0_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG0_CFG1, reg_addr: 6309, otp_owner: system, value: 0, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 601, offset: 28, otp_b0: 0, otp_a0: 42, otpreg_add: 195, otpreg_ofs: 3}
OTP_GPIO_CPU_TRIG0_DRV_195: {name: CPU_TRIG0_DRV, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG0_CFG1, reg_addr: 6309, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ",
  idx: 602, offset: 29, otp_b0: 0, otp_a0: 42, otpreg_add: 195, otpreg_ofs: 6}
OTP_GPIO_CPU_TRIG0_PULSE_LEN_196: {name: CPU_TRIG0_PULSE_LEN, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG0_CFG2, reg_addr: 6310, otp_owner: system, value: 0, bw: 3, desc: "000: 125ns  \n001: 0.5us  \n010: 1us  \n011: 1.5us  \n100-111: 2us\n\n", htmldesc: "000: 125ns <br>\n                                                                           001: 0.5us <br>\n                                                                           010: 1us <br>\n                                                                           011: 1.5us <br>\n                                                     \
    \                      100-111: 2us", idx: 603, offset: 31, otp_b0: 0, otp_a0: 42, otpreg_add: 196, otpreg_ofs: 0}
OTP_GPIO_CPU_TRIG0_TRIG_SEL_196: {name: CPU_TRIG0_TRIG_SEL, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG0_CFG2, reg_addr: 6310, otp_owner: system, value: 0, bw: 2, desc: "0: uv_warn0_buck0  \n1: i_maxt_buck0  \n2: i_maxt_buck0 OR uv_warn0_buck0 OR thermal_warn_buck0  \n3: output test mode (test register controlled)\n\n", htmldesc: "0: uv_warn0_buck0 <br>\n                                                                           1: i_maxt_buck0 <br>\n                                                                           2: i_maxt_buck0 OR uv_warn0_buck0 OR thermal_warn_buck0 <br>\n         \
    \                                                                  3: output test mode (test register controlled)", idx: 604, offset: 2, otp_b0: 0, otp_a0: 43, otpreg_add: 196, otpreg_ofs: 3}
OTP_GPIO_CPU_TRIG1_DIS_197: {name: CPU_TRIG1_DIS, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG1_CFG1, reg_addr: 6312, otp_owner: system, value: 0, bw: 1, desc: "0: enable  \n1: disable\n\n", htmldesc: "0: enable <br>\n                                                                           1: disable", idx: 605, offset: 4, otp_b0: 0, otp_a0: 43, otpreg_add: 197, otpreg_ofs: 0}
OTP_GPIO_CPU_TRIG1_SUPPLY_197: {name: CPU_TRIG1_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG1_CFG1, reg_addr: 6312, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 606, offset: 5, otp_b0: 0, otp_a0: 43, otpreg_add: 197, otpreg_ofs: 1}
OTP_GPIO_CPU_TRIG1_ODPP_197: {name: CPU_TRIG1_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG1_CFG1, reg_addr: 6312, otp_owner: system, value: 0, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 607, offset: 7, otp_b0: 0, otp_a0: 43, otpreg_add: 197, otpreg_ofs: 3}
OTP_GPIO_CPU_TRIG1_DRV_197: {name: CPU_TRIG1_DRV, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG1_CFG1, reg_addr: 6312, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ",
  idx: 608, offset: 8, otp_b0: 0, otp_a0: 43, otpreg_add: 197, otpreg_ofs: 6}
OTP_GPIO_CPU_TRIG1_PULSE_LEN_198: {name: CPU_TRIG1_PULSE_LEN, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG1_CFG2, reg_addr: 6313, otp_owner: system, value: 0, bw: 3, desc: "000: 125ns  \n001: 0.5us  \n010: 1us  \n011: 1.5us  \n100-111: 2us\n\n", htmldesc: "000: 125ns <br>\n                                                                           001: 0.5us <br>\n                                                                           010: 1us <br>\n                                                                           011: 1.5us <br>\n                                                     \
    \                      100-111: 2us", idx: 609, offset: 10, otp_b0: 0, otp_a0: 43, otpreg_add: 198, otpreg_ofs: 0}
OTP_GPIO_CPU_TRIG1_TRIG_SEL_198: {name: CPU_TRIG1_TRIG_SEL, inst_name: GPIO, reg_name: GPIO_GCB_CPU_TRIG1_CFG2, reg_addr: 6313, otp_owner: system, value: 0, bw: 2, desc: "0: vddmain_uvwarn1 OR vdd_boost_uvwarn  \n1: vddmain_uvwarn1 OR i_limit_buck0  \n2: vddmain_uvwarn1 OR i_limit_buck0 OR i_maxt_buck0  \n3: output test mode (test register controlled)\n\n", htmldesc: "0: vddmain_uvwarn1 OR vdd_boost_uvwarn<br>\n                                                                           1: vddmain_uvwarn1 OR i_limit_buck0 <br>\n                                                                     \
    \      2: vddmain_uvwarn1 OR i_limit_buck0 OR i_maxt_buck0<br>\n                                                                           3: output test mode (test register controlled)", idx: 610, offset: 13, otp_b0: 0, otp_a0: 43, otpreg_add: 198, otpreg_ofs: 3}
OTP_GPIO_GPU_TRIG0_DIS_199: {name: GPU_TRIG0_DIS, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG0_CFG1, reg_addr: 6315, otp_owner: system, value: 0, bw: 1, desc: "0: enable  \n1: disable\n\n", htmldesc: "0: enable <br>\n                                                                           1: disable", idx: 611, offset: 15, otp_b0: 0, otp_a0: 43, otpreg_add: 199, otpreg_ofs: 0}
OTP_GPIO_GPU_TRIG0_SUPPLY_199: {name: GPU_TRIG0_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG0_CFG1, reg_addr: 6315, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 612, offset: 16, otp_b0: 0, otp_a0: 43, otpreg_add: 199, otpreg_ofs: 1}
OTP_GPIO_GPU_TRIG0_ODPP_199: {name: GPU_TRIG0_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG0_CFG1, reg_addr: 6315, otp_owner: system, value: 0, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 613, offset: 18, otp_b0: 0, otp_a0: 43, otpreg_add: 199, otpreg_ofs: 3}
OTP_GPIO_GPU_TRIG0_DRV_199: {name: GPU_TRIG0_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG0_CFG1, reg_addr: 6315, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ",
  idx: 614, offset: 19, otp_b0: 0, otp_a0: 43, otpreg_add: 199, otpreg_ofs: 6}
OTP_GPIO_GPU_TRIG0_PULSE_LEN_200: {name: GPU_TRIG0_PULSE_LEN, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG0_CFG2, reg_addr: 6316, otp_owner: system, value: 0, bw: 3, desc: "000: 125ns  \n001: 0.5us  \n010: 1us  \n011: 1.5us  \n100-111: 2us\n\n", htmldesc: "000: 125ns <br>\n                                                                           001: 0.5us <br>\n                                                                           010: 1us <br>\n                                                                           011: 1.5us <br>\n                                                     \
    \                      100-111: 2us", idx: 615, offset: 21, otp_b0: 0, otp_a0: 43, otpreg_add: 200, otpreg_ofs: 0}
OTP_GPIO_GPU_TRIG0_TRIG_SEL_200: {name: GPU_TRIG0_TRIG_SEL, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG0_CFG2, reg_addr: 6316, otp_owner: system, value: 0, bw: 2, desc: "0: uv_warn0_buck1  \n1: i_maxt_buck1  \n2: i_maxt_buck1 OR uv_warn0_buck1 OR thermal_warn_buck1  \n3: output test mode (test register controlled)\n\n", htmldesc: "0: uv_warn0_buck1 <br>\n                                                                           1: i_maxt_buck1 <br>\n                                                                           2: i_maxt_buck1 OR uv_warn0_buck1 OR thermal_warn_buck1 <br>\n         \
    \                                                                  3: output test mode (test register controlled)", idx: 616, offset: 24, otp_b0: 0, otp_a0: 43, otpreg_add: 200, otpreg_ofs: 3}
OTP_GPIO_GPU_TRIG1_DIS_201: {name: GPU_TRIG1_DIS, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG1_CFG1, reg_addr: 6318, otp_owner: system, value: 0, bw: 1, desc: "0: enable  \n1: disable\n\n", htmldesc: "0: enable <br>\n                                                                           1: disable", idx: 617, offset: 26, otp_b0: 0, otp_a0: 43, otpreg_add: 201, otpreg_ofs: 0}
OTP_GPIO_GPU_TRIG1_SUPPLY_201: {name: GPU_TRIG1_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG1_CFG1, reg_addr: 6318, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 618, offset: 27, otp_b0: 0, otp_a0: 43, otpreg_add: 201, otpreg_ofs: 1}
OTP_GPIO_GPU_TRIG1_ODPP_201: {name: GPU_TRIG1_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG1_CFG1, reg_addr: 6318, otp_owner: system, value: 0, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 619, offset: 29, otp_b0: 0, otp_a0: 43, otpreg_add: 201, otpreg_ofs: 3}
OTP_GPIO_GPU_TRIG1_DRV_201: {name: GPU_TRIG1_DRV, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG1_CFG1, reg_addr: 6318, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ",
  idx: 620, offset: 30, otp_b0: 0, otp_a0: 43, otpreg_add: 201, otpreg_ofs: 6}
OTP_GPIO_GPU_TRIG1_PULSE_LEN_202: {name: GPU_TRIG1_PULSE_LEN, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG1_CFG2, reg_addr: 6319, otp_owner: system, value: 0, bw: 3, desc: "000: 125ns  \n001: 0.5us  \n010: 1us  \n011: 1.5us  \n100-111: 2us\n\n", htmldesc: "000: 125ns <br>\n                                                                           001: 0.5us <br>\n                                                                           010: 1us <br>\n                                                                           011: 1.5us <br>\n                                                     \
    \                      100-111: 2us", idx: 621, offset: 0, otp_b0: 0, otp_a0: 44, otpreg_add: 202, otpreg_ofs: 0}
OTP_GPIO_GPU_TRIG1_TRIG_SEL_202: {name: GPU_TRIG1_TRIG_SEL, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG1_CFG2, reg_addr: 6319, otp_owner: system, value: 0, bw: 2, desc: "0: i_limit_buck1  \n1: vddmain_uvwarn1 OR i_limit_buck1  \n2: vddmain_uvwarn1 OR i_limit_buck1 OR i_maxt_buck1  \n3: output test mode (test register controlled)\n\n", htmldesc: "0: i_limit_buck1 <br>\n                                                                           1: vddmain_uvwarn1 OR i_limit_buck1<br>\n                                                                           2: vddmain_uvwarn1 OR i_limit_buck1 OR\
    \ i_maxt_buck1<br>\n                                                                           3: output test mode (test register controlled)", idx: 622, offset: 3, otp_b0: 0, otp_a0: 44, otpreg_add: 202, otpreg_ofs: 3}
OTP_GPIO_GPU_TRIG1_DBG_CNT_203: {name: GPU_TRIG1_DBG_CNT, inst_name: GPIO, reg_name: GPIO_GCB_GPU_TRIG1_DEBUG, reg_addr: 6320, otp_owner: design, value: 0, bw: 4, desc: Clear-on-read. read only number of events which happened on the gpu_trig1., htmldesc: Clear-on-read. read only number of events which happened on the gpu_trig1., idx: 623, offset: 5, otp_b0: 0, otp_a0: 44, otpreg_add: 203, otpreg_ofs: 0}
OTP_GPIO_IOTYPE_IMAXT_ONLY_204: {name: IOTYPE_IMAXT_ONLY, inst_name: GPIO, reg_name: GPIO_GCB_GPIO_TRIG_CFG, reg_addr: 6321, otp_owner: system, value: 0, bw: 1, desc: 'Selects between ''ilim_b1 OR imaxt_b1'' (if 0) and ''imaxt_b1'' (if 1) output on GPIO if GPIO_IOTYPE=7. ', htmldesc: 'Selects between ''ilim_b1 OR imaxt_b1'' (if 0) and ''imaxt_b1'' (if 1) output on GPIO if GPIO_IOTYPE=7. ', idx: 624, offset: 9, otp_b0: 0, otp_a0: 44, otpreg_add: 204, otpreg_ofs: 0}
OTP_GPIO_VDD_BOOST_UVLO_TEST_OUT_205: {name: VDD_BOOST_UVLO_TEST_OUT, inst_name: GPIO, reg_name: GPIO_GCB_TRIGGER_TEST, reg_addr: 6322, otp_owner: system, value: 1, bw: 1, desc: Assert/Deassert VDD_BOOST_UVLO_L value when in output test mode., htmldesc: "VDD_BOOST_UVLO_L control when in output test mode:<br>\n                                                                           0: Deassert.<br>\n                                                                           1: Assert.", idx: 625, offset: 10, otp_b0: 0, otp_a0: 44, otpreg_add: 205, otpreg_ofs: 0}
OTP_GPIO_VDDMAIN_UVWARN_TEST_OUT_205: {name: VDDMAIN_UVWARN_TEST_OUT, inst_name: GPIO, reg_name: GPIO_GCB_TRIGGER_TEST, reg_addr: 6322, otp_owner: system, value: 1, bw: 1, desc: Assert/Deassert VDDMAIN_UVWARN_L value when in output test mode., htmldesc: "VDDMAIN_UVWARN_L control when in output test mode:<br>\n                                                                           0: Deassert.<br>\n                                                                           1: Assert.", idx: 626, offset: 11, otp_b0: 0, otp_a0: 44, otpreg_add: 205, otpreg_ofs: 1}
OTP_GPIO_CPU_TRIG0_TEST_OUT_205: {name: CPU_TRIG0_TEST_OUT, inst_name: GPIO, reg_name: GPIO_GCB_TRIGGER_TEST, reg_addr: 6322, otp_owner: system, value: 1, bw: 1, desc: Assert/Deassert CPU_TRIGGER0_L value when in output test mode., htmldesc: "CPU_TRIGGER0_L control when in output test mode:<br>\n                                                                           0: Deassert.<br>\n                                                                           1: Assert.", idx: 627, offset: 12, otp_b0: 0, otp_a0: 44, otpreg_add: 205, otpreg_ofs: 2}
OTP_GPIO_CPU_TRIG1_TEST_OUT_205: {name: CPU_TRIG1_TEST_OUT, inst_name: GPIO, reg_name: GPIO_GCB_TRIGGER_TEST, reg_addr: 6322, otp_owner: system, value: 1, bw: 1, desc: Assert/Deassert CPU_TRIGGER1_L value when in output test mode., htmldesc: "CPU_TRIGGER1_L control when in output test mode:<br>\n                                                                           0: Deassert.<br>\n                                                                           1: Assert.", idx: 628, offset: 13, otp_b0: 0, otp_a0: 44, otpreg_add: 205, otpreg_ofs: 3}
OTP_GPIO_GPU_TRIG0_TEST_OUT_205: {name: GPU_TRIG0_TEST_OUT, inst_name: GPIO, reg_name: GPIO_GCB_TRIGGER_TEST, reg_addr: 6322, otp_owner: system, value: 1, bw: 1, desc: Assert/Deassert GPU_TRIGGER0_L value when in output test mode., htmldesc: "GPU_TRIGGER0_L control when in output test mode:<br>\n                                                                           0: Deassert.<br>\n                                                                           1: Assert.", idx: 629, offset: 14, otp_b0: 0, otp_a0: 44, otpreg_add: 205, otpreg_ofs: 4}
OTP_GPIO_GPU_TRIG1_TEST_OUT_205: {name: GPU_TRIG1_TEST_OUT, inst_name: GPIO, reg_name: GPIO_GCB_TRIGGER_TEST, reg_addr: 6322, otp_owner: system, value: 1, bw: 1, desc: Assert/Deassert GPU_TRIGGER1_L value when in output test mode., htmldesc: "GPU_TRIGGER1_L control when in output test mode:<br>\n                                                                           0: Deassert.<br>\n                                                                           1: Assert.", idx: 630, offset: 15, otp_b0: 0, otp_a0: 44, otpreg_add: 205, otpreg_ofs: 5}
OTP_GPIO_FORCE_SYNC_LVL_206: {name: FORCE_SYNC_LVL, inst_name: GPIO, reg_name: GPIO_GCB_FORCE_SYNC_CFG, reg_addr: 6323, otp_owner: system, value: 0, bw: 1, desc: "0: active low  \n1: active high\n\n", htmldesc: "0: active low <br>\n                                                                           1: active high", idx: 631, offset: 16, otp_b0: 0, otp_a0: 44, otpreg_add: 206, otpreg_ofs: 4}
OTP_GPIO_FORCE_SYNC_EN1_207: {name: FORCE_SYNC_EN1, inst_name: GPIO, reg_name: GPIO_GCB_FORCE_SYNC_EN1, reg_addr: 6324, otp_owner: system, value: 0, bw: 8, desc: 'force sync for buck[7:0]', htmldesc: 'force sync for buck[7:0]', idx: 632, offset: 17, otp_b0: 0, otp_a0: 44, otpreg_add: 207, otpreg_ofs: 0}
OTP_GPIO_FORCE_SYNC_EN2_208: {name: FORCE_SYNC_EN2, inst_name: GPIO, reg_name: GPIO_GCB_FORCE_SYNC_EN2, reg_addr: 6325, otp_owner: system, value: 0, bw: 7, desc: 'force sync for buck[14:8]', htmldesc: 'force sync for buck[14:8]', idx: 633, offset: 25, otp_b0: 0, otp_a0: 44, otpreg_add: 208, otpreg_ofs: 0}
OTP_GPIO_LDO1_EN_PUPD_209: {name: LDO1_EN_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_LDO1_EN_CFG, reg_addr: 6326, otp_owner: system, value: 2, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                                                           01: pullup <br>\n                                                                           10: pulldown <br>\n                                                                           11: no pullup, no pulldown", idx: 634, offset: 0,
  otp_b0: 0, otp_a0: 45, otpreg_add: 209, otpreg_ofs: 0}
OTP_GPIO_LDO1_EN_SUPPLY_209: {name: LDO1_EN_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_LDO1_EN_CFG, reg_addr: 6326, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 635, offset: 2, otp_b0: 0, otp_a0: 45, otpreg_add: 209, otpreg_ofs: 2}
OTP_GPIO_LDO1_EN_LVL_209: {name: LDO1_EN_LVL, inst_name: GPIO, reg_name: GPIO_GCB_LDO1_EN_CFG, reg_addr: 6326, otp_owner: system, value: 1, bw: 1, desc: "0: active low  \n1: active high\n\n", htmldesc: "0: active low <br>\n                                                                           1: active high", idx: 636, offset: 4, otp_b0: 0, otp_a0: 45, otpreg_add: 209, otpreg_ofs: 4}
OTP_GPIO_LDO1_EN_ACTIVATE_209: {name: LDO1_EN_ACTIVATE, inst_name: GPIO, reg_name: GPIO_GCB_LDO1_EN_CFG, reg_addr: 6326, otp_owner: system, value: 0, bw: 1, desc: "0: LDO1_EN pin functionality disabled  \n1: LDO1_EN pin functionality enabled\n\n", htmldesc: "0: LDO1_EN pin functionality disabled <br>\n                                                                           1: LDO1_EN pin functionality enabled", idx: 637, offset: 5, otp_b0: 0, otp_a0: 45, otpreg_add: 209, otpreg_ofs: 5}
OTP_GPIO_LDO1_EN_DRV_209: {name: LDO1_EN_DRV, inst_name: GPIO, reg_name: GPIO_GCB_LDO1_EN_CFG, reg_addr: 6326, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 638,
  offset: 6, otp_b0: 0, otp_a0: 45, otpreg_add: 209, otpreg_ofs: 6}
OTP_GPIO_LDO1_EN_LOCK_STATUS_210: {name: LDO1_EN_LOCK_STATUS, inst_name: GPIO, reg_name: GPIO_GCB_LDO1_EN_STATUS, reg_addr: 6327, otp_owner: system, value: 0, bw: 1, desc: "0: LDO1_EN pin functionality not locked  \n1: LDO1_EN pin functionality currently locked\n\n", htmldesc: "0: LDO1_EN pin functionality not locked<br>\n                                                                           1: LDO1_EN pin functionality currently locked", idx: 639, offset: 8, otp_b0: 0, otp_a0: 45, otpreg_add: 210, otpreg_ofs: 0}
OTP_GPIO_REQUEST_DFU_PUPD_211: {name: REQUEST_DFU_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_REQUEST_DFU_CFG1, reg_addr: 6328, otp_owner: system, value: 2, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                                                           01: pullup <br>\n                                                                           10: pulldown <br>\n                                                                           11: no pullup, no pulldown", idx: 640,
  offset: 9, otp_b0: 0, otp_a0: 45, otpreg_add: 211, otpreg_ofs: 0}
OTP_GPIO_REQUEST_DFU_MASKED_TO_OFF_211: {name: REQUEST_DFU_MASKED_TO_OFF, inst_name: GPIO, reg_name: GPIO_GCB_REQUEST_DFU_CFG1, reg_addr: 6328, otp_owner: system, value: 0, bw: 1, desc: "0: REQUEST_DFU pin functionality enabled during the transition from ACTIVE to\nOFF  \n1: REQUEST_DFU pin functionality disabled during the transition from ACTIVE to\nOFF\n\n", htmldesc: "0: REQUEST_DFU pin functionality enabled during the transition from ACTIVE to OFF <br>\n                                                                           1: REQUEST_DFU pin functionality disabled during the transition from\
    \ ACTIVE to OFF", idx: 641, offset: 11, otp_b0: 0, otp_a0: 45, otpreg_add: 211, otpreg_ofs: 2}
OTP_GPIO_REQUEST_DFU_MASKED_FROM_OFF_211: {name: REQUEST_DFU_MASKED_FROM_OFF, inst_name: GPIO, reg_name: GPIO_GCB_REQUEST_DFU_CFG1, reg_addr: 6328, otp_owner: system, value: 0, bw: 1, desc: "0: REQUEST_DFU pin functionality enabled during the transition from OFF to\nACTIVE  \n1: REQUEST_DFU pin functionality disabled during the transition from OFF to\nACTIVE\n\n", htmldesc: "0: REQUEST_DFU pin functionality enabled during the transition from OFF to ACTIVE <br>\n                                                                           1: REQUEST_DFU pin functionality disabled during the transition\
    \ from OFF to ACTIVE", idx: 642, offset: 12, otp_b0: 0, otp_a0: 45, otpreg_add: 211, otpreg_ofs: 3}
OTP_GPIO_REQUEST_DFU_LVL_211: {name: REQUEST_DFU_LVL, inst_name: GPIO, reg_name: GPIO_GCB_REQUEST_DFU_CFG1, reg_addr: 6328, otp_owner: system, value: 1, bw: 1, desc: "0: low level sensitive  \n1: high level sensitive\n\n", htmldesc: "0: low level sensitive <br>\n                                                                           1: high level sensitive", idx: 643, offset: 13, otp_b0: 0, otp_a0: 45, otpreg_add: 211, otpreg_ofs: 4}
OTP_GPIO_REQUEST_DFU_EN_211: {name: REQUEST_DFU_EN, inst_name: GPIO, reg_name: GPIO_GCB_REQUEST_DFU_CFG1, reg_addr: 6328, otp_owner: system, value: 0, bw: 1, desc: "0: REQUEST_DFU pin functionality disabled  \n1: REQUEST_DFU pin functionality enabled\n\n", htmldesc: "0: REQUEST_DFU pin functionality disabled <br>\n                                                                           1: REQUEST_DFU pin functionality enabled", idx: 644, offset: 14, otp_b0: 0, otp_a0: 45, otpreg_add: 211, otpreg_ofs: 5}
OTP_GPIO_REQUEST_DFU_SENS_211: {name: REQUEST_DFU_SENS, inst_name: GPIO, reg_name: GPIO_GCB_REQUEST_DFU_CFG1, reg_addr: 6328, otp_owner: system, value: 0, bw: 2, desc: "00: Level Sens  \n01: rising edge  \n10: falling edge  \n11: any edge\n\n", htmldesc: "00: Level Sens <br>\n                                                                           01: rising edge <br>\n                                                                           10: falling edge <br>\n                                                                           11: any edge", idx: 645, offset: 15, otp_b0: 0, otp_a0: 45,
  otpreg_add: 211, otpreg_ofs: 6}
OTP_GPIO_REQUEST_DFU_DEB_212: {name: REQUEST_DFU_DEB, inst_name: GPIO, reg_name: GPIO_GCB_REQUEST_DFU_CFG2, reg_addr: 6329, otp_owner: system, value: 0, bw: 2, desc: "0: 0ms  \n1: 1ms  \n2: 2ms  \n3: 5ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "0: 0ms <br>\n                                                                           1: 1ms <br>\n                                                                           2: 2ms <br>\n                                                                           3: 5ms <br>\n             \
    \                                                              The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 646, offset: 17, otp_b0: 0, otp_a0: 45, otpreg_add: 212, otpreg_ofs: 0}
OTP_GPIO_REQUEST_DFU_SUPPLY_212: {name: REQUEST_DFU_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_REQUEST_DFU_CFG2, reg_addr: 6329, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 647, offset: 19, otp_b0: 0, otp_a0: 45, otpreg_add: 212, otpreg_ofs: 2}
OTP_GPIO_VBUS_DETECT_PUPD_213: {name: VBUS_DETECT_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_VBUS_DETECT_CFG, reg_addr: 6330, otp_owner: system, value: 2, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                                                           01: pullup <br>\n                                                                           10: pulldown <br>\n                                                                           11: no pullup, no pulldown", idx: 648,
  offset: 21, otp_b0: 0, otp_a0: 45, otpreg_add: 213, otpreg_ofs: 0}
OTP_GPIO_VBUS_DETECT_SUPPLY_213: {name: VBUS_DETECT_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_VBUS_DETECT_CFG, reg_addr: 6330, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 649, offset: 23, otp_b0: 0, otp_a0: 45, otpreg_add: 213, otpreg_ofs: 2}
OTP_GPIO_VBUS_DETECT_SENS_213: {name: VBUS_DETECT_SENS, inst_name: GPIO, reg_name: GPIO_GCB_VBUS_DETECT_CFG, reg_addr: 6330, otp_owner: system, value: 1, bw: 1, desc: "0: low level sensitive  \n1: high level sensitive\n\n", htmldesc: "0: low level sensitive <br>\n                                                                           1: high level sensitive", idx: 650, offset: 25, otp_b0: 0, otp_a0: 45, otpreg_add: 213, otpreg_ofs: 4}
OTP_GPIO_VBUS_DETECT_DRV_213: {name: VBUS_DETECT_DRV, inst_name: GPIO, reg_name: GPIO_GCB_VBUS_DETECT_CFG, reg_addr: 6330, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ",
  idx: 651, offset: 26, otp_b0: 0, otp_a0: 45, otpreg_add: 213, otpreg_ofs: 5}
OTP_GPIO_FORCE_DFU_ODPP_214: {name: FORCE_DFU_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_FORCE_DFU_CFG, reg_addr: 6331, otp_owner: system, value: 1, bw: 1, desc: "0: open-drain (PMOS)  \n1: push-pull\n\n", htmldesc: "0: open-drain (PMOS)<br>\n                                                                           1: push-pull", idx: 652, offset: 28, otp_b0: 0, otp_a0: 45, otpreg_add: 214, otpreg_ofs: 0}
OTP_GPIO_FORCE_DFU_SUPPLY_214: {name: FORCE_DFU_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_FORCE_DFU_CFG, reg_addr: 6331, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 653, offset: 29, otp_b0: 0, otp_a0: 45, otpreg_add: 214, otpreg_ofs: 4}
OTP_GPIO_FORCE_DFU_DRV_214: {name: FORCE_DFU_DRV, inst_name: GPIO, reg_name: GPIO_GCB_FORCE_DFU_CFG, reg_addr: 6331, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ",
  idx: 654, offset: 31, otp_b0: 0, otp_a0: 45, otpreg_add: 214, otpreg_ofs: 6}
OTP_GPIO_BTN_DFU_TIMER1_215: {name: BTN_DFU_TIMER1, inst_name: GPIO, reg_name: GPIO_GCB_BUTTON_DFU_CFG, reg_addr: 6334, otp_owner: system, value: 2, bw: 2, desc: "0: 2s  \n1: 4s  \n2: 6s  \n3: 8s\n\n", htmldesc: "0: 2s <br>\n                                                                           1: 4s <br>\n                                                                           2: 6s <br>\n                                                                           3: 8s", idx: 655, offset: 1, otp_b0: 0, otp_a0: 46, otpreg_add: 215, otpreg_ofs: 0}
OTP_GPIO_BTN_DFU_TIMER2_215: {name: BTN_DFU_TIMER2, inst_name: GPIO, reg_name: GPIO_GCB_BUTTON_DFU_CFG, reg_addr: 6334, otp_owner: system, value: 2, bw: 2, desc: "0: 2s  \n1: 4s  \n2: 6s  \n3: 8s\n\n", htmldesc: "0: 2s <br>\n                                                                           1: 4s <br>\n                                                                           2: 6s <br>\n                                                                           3: 8s", idx: 656, offset: 3, otp_b0: 0, otp_a0: 46, otpreg_add: 215, otpreg_ofs: 2}
OTP_GPIO_BTN_DFU_MODE_215: {name: BTN_DFU_MODE, inst_name: GPIO, reg_name: GPIO_GCB_BUTTON_DFU_CFG, reg_addr: 6334, otp_owner: system, value: 0, bw: 1, desc: 'Select BUTTON_DFU mode (0: default mode / 1: alternate mode).', htmldesc: 'Select BUTTON_DFU mode (0: default mode / 1: alternate mode).', idx: 657, offset: 5, otp_b0: 0, otp_a0: 46, otpreg_add: 215, otpreg_ofs: 4}
OTP_GPIO_BTN_SEQ2_EN_215: {name: BTN_SEQ2_EN, inst_name: GPIO, reg_name: GPIO_GCB_BUTTON_DFU_CFG, reg_addr: 6334, otp_owner: system, value: 0, bw: 1, desc: "Enable the second BUTTON_DFU sequence. <br>\n                                                                           BTN_SEQ2_EN and BTN_DFU_EN should not be assertted at the same time, if so the second sequence has the priority.", htmldesc: "Enable the second BUTTON_DFU sequence. <br>\n                                                                           BTN_SEQ2_EN and BTN_DFU_EN should not be assertted at the same time, if so the\
    \ second sequence has the priority.", idx: 658, offset: 6, otp_b0: 0, otp_a0: 46, otpreg_add: 215, otpreg_ofs: 6}
OTP_GPIO_BTN_DFU_EN_215: {name: BTN_DFU_EN, inst_name: GPIO, reg_name: GPIO_GCB_BUTTON_DFU_CFG, reg_addr: 6334, otp_owner: system, value: 0, bw: 1, desc: Enable BUTTON_DFU functionality., htmldesc: Enable BUTTON_DFU functionality., idx: 659, offset: 7, otp_b0: 0, otp_a0: 46, otpreg_add: 215, otpreg_ofs: 7}
OTP_GPIO_SPMI_PUPD_CFG_216: {name: SPMI_PUPD_CFG, inst_name: GPIO, reg_name: GPIO_GCB_SPMI_CFG, reg_addr: 6335, otp_owner: system, value: 3, bw: 2, desc: 'bit1: spmi_sclk pull-dn enable, bit0: spmi_data pull-dn enable', htmldesc: 'bit1: spmi_sclk pull-dn enable, bit0: spmi_data pull-dn enable', idx: 660, offset: 8, otp_b0: 0, otp_a0: 46, otpreg_add: 216, otpreg_ofs: 0}
OTP_GPIO_SPMI_SCLK_DS_CFG_216: {name: SPMI_SCLK_DS_CFG, inst_name: GPIO, reg_name: GPIO_GCB_SPMI_CFG, reg_addr: 6335, otp_owner: system, value: 0, bw: 2, desc: "drive strength for SPMI_SCLK:  \n00: TpLH/TpHL 5ns @ 5pF  \n01: TpLH/TpHL 5ns @ 15pF  \n10: TpLH/TpHL 5ns @ 30pF  \n11: TpLH/TpHL 5ns @ 50pF\n\n", htmldesc: "drive strength for SPMI_SCLK: <br>\n                                                                           00: TpLH/TpHL 5ns @ 5pF <br>\n                                                                           01: TpLH/TpHL 5ns @ 15pF <br>\n                                   \
    \                                        10: TpLH/TpHL 5ns @ 30pF <br>\n                                                                           11: TpLH/TpHL 5ns @ 50pF", idx: 661, offset: 10, otp_b0: 0, otp_a0: 46, otpreg_add: 216, otpreg_ofs: 2}
OTP_GPIO_SPMI_SDATA_DS_CFG_216: {name: SPMI_SDATA_DS_CFG, inst_name: GPIO, reg_name: GPIO_GCB_SPMI_CFG, reg_addr: 6335, otp_owner: system, value: 3, bw: 2, desc: "drive strength for SPMI_SDATA:  \n00: TpLH/TpHL 5ns @ 5pF  \n01: TpLH/TpHL 5ns @ 15pF  \n10: TpLH/TpHL 5ns @ 30pF  \n11: TpLH/TpHL 5ns @ 50pF\n\n", htmldesc: "drive strength for SPMI_SDATA: <br>\n                                                                           00: TpLH/TpHL 5ns @ 5pF <br>\n                                                                           01: TpLH/TpHL 5ns @ 15pF <br>\n                               \
    \                                            10: TpLH/TpHL 5ns @ 30pF <br>\n                                                                           11: TpLH/TpHL 5ns @ 50pF", idx: 662, offset: 12, otp_b0: 0, otp_a0: 46, otpreg_add: 216, otpreg_ofs: 4}
OTP_GPIO_SPMI_POCCTRL_TEST_216: {name: SPMI_POCCTRL_TEST, inst_name: GPIO, reg_name: GPIO_GCB_SPMI_CFG, reg_addr: 6335, otp_owner: design, value: 0, bw: 1, desc: '0: spmi_pocctrl=0, 1: spmi_pocctrl=1', htmldesc: '0: spmi_pocctrl=0, 1: spmi_pocctrl=1', idx: 663, offset: 14, otp_b0: 0, otp_a0: 46, otpreg_add: 216, otpreg_ofs: 6}
OTP_GPIO_SGPIO_PUPD_CFG_217: {name: SGPIO_PUPD_CFG, inst_name: GPIO, reg_name: GPIO_GCB_SGPIO_CFG, reg_addr: 6336, otp_owner: system, value: 3, bw: 2, desc: 'bit1: sgpio_sclk pull-dn enable, bit0: sgpio_data pull-dn enable', htmldesc: 'bit1: sgpio_sclk pull-dn enable, bit0: sgpio_data pull-dn enable', idx: 664, offset: 15, otp_b0: 0, otp_a0: 46, otpreg_add: 217, otpreg_ofs: 0}
OTP_GPIO_SGPIO_SCLK_DS_CFG_217: {name: SGPIO_SCLK_DS_CFG, inst_name: GPIO, reg_name: GPIO_GCB_SGPIO_CFG, reg_addr: 6336, otp_owner: system, value: 0, bw: 2, desc: drive strength for SGPIO_SCLK, htmldesc: drive strength for SGPIO_SCLK, idx: 665, offset: 17, otp_b0: 0, otp_a0: 46, otpreg_add: 217, otpreg_ofs: 2}
OTP_GPIO_SGPIO_SDATA_DS_CFG_217: {name: SGPIO_SDATA_DS_CFG, inst_name: GPIO, reg_name: GPIO_GCB_SGPIO_CFG, reg_addr: 6336, otp_owner: system, value: 3, bw: 2, desc: drive strength for SGPIO_SDATA, htmldesc: drive strength for SGPIO_SDATA, idx: 666, offset: 19, otp_b0: 0, otp_a0: 46, otpreg_add: 217, otpreg_ofs: 4}
OTP_GPIO_SGPIO_READY_REQ_DRV_218: {name: SGPIO_READY_REQ_DRV, inst_name: GPIO, reg_name: GPIO_GCB_SGPIO_READY_REQ_CFG, reg_addr: 6337, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14\
    \ V/ns; DLY=25ns ", idx: 667, offset: 21, otp_b0: 0, otp_a0: 46, otpreg_add: 218, otpreg_ofs: 0}
OTP_GPIO_SGPIO_READY_REQ_SUPPLY_218: {name: SGPIO_READY_REQ_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_SGPIO_READY_REQ_CFG, reg_addr: 6337, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 668, offset: 23, otp_b0: 0, otp_a0: 46, otpreg_add: 218, otpreg_ofs: 2}
OTP_GPIO_SGPIO_READY_REQ_LVL_218: {name: SGPIO_READY_REQ_LVL, inst_name: GPIO, reg_name: GPIO_GCB_SGPIO_READY_REQ_CFG, reg_addr: 6337, otp_owner: system, value: 1, bw: 1, desc: "0: low level sens  \n1: high level sens\n\n", htmldesc: "0: low level sens <br>\n                                                                           1: high level sens", idx: 669, offset: 25, otp_b0: 0, otp_a0: 46, otpreg_add: 218, otpreg_ofs: 4}
OTP_GPIO_SGPIO_READY_REQ_PUPD_218: {name: SGPIO_READY_REQ_PUPD, inst_name: GPIO, reg_name: GPIO_GCB_SGPIO_READY_REQ_CFG, reg_addr: 6337, otp_owner: system, value: 2, bw: 2, desc: "00: no pullup, no pulldown  \n01: pullup  \n10: pulldown  \n11: no pullup, no pulldown\n\n", htmldesc: "00: no pullup, no pulldown <br>\n                                                                           01: pullup <br>\n                                                                           10: pulldown <br>\n                                                                           11: no pullup, no pulldown",
  idx: 670, offset: 26, otp_b0: 0, otp_a0: 46, otpreg_add: 218, otpreg_ofs: 5}
OTP_GPIO_SGPIO_READY_REQ_ODPP_218: {name: SGPIO_READY_REQ_ODPP, inst_name: GPIO, reg_name: GPIO_GCB_SGPIO_READY_REQ_CFG, reg_addr: 6337, otp_owner: system, value: 1, bw: 1, desc: "0: open-drain  \n1: push-pull\n\n", htmldesc: "0: open-drain <br>\n                                                                           1: push-pull", idx: 671, offset: 28, otp_b0: 0, otp_a0: 46, otpreg_add: 218, otpreg_ofs: 7}
OTP_GPIO_SCRASH_L_SUPPLY_219: {name: SCRASH_L_SUPPLY, inst_name: GPIO, reg_name: GPIO_GCB_SCRASH_L_CFG1, reg_addr: 6338, otp_owner: system, value: 0, bw: 2, desc: "00: LDO9  \n01: VDDIO_1V2  \n10: BUCK_SW1  \n11: VDDIO_BUCK3\n\n", htmldesc: "00: LDO9 <br>\n                            01: VDDIO_1V2 <br>\n                            10: BUCK_SW1 <br>\n                            11: VDDIO_BUCK3", idx: 672, offset: 29, otp_b0: 0, otp_a0: 46, otpreg_add: 219, otpreg_ofs: 0}
OTP_GPIO_SCRASH_L_PU_219: {name: SCRASH_L_PU, inst_name: GPIO, reg_name: GPIO_GCB_SCRASH_L_CFG1, reg_addr: 6338, otp_owner: system, value: 1, bw: 1, desc: "0: pull-up disabled  \n1: pull-up enabled\n\n", htmldesc: "0: pull-up disabled<br>\n                                                                           1: pull-up enabled", idx: 673, offset: 31, otp_b0: 0, otp_a0: 46, otpreg_add: 219, otpreg_ofs: 2}
OTP_GPIO_SCRASH_L_DRV_219: {name: SCRASH_L_DRV, inst_name: GPIO, reg_name: GPIO_GCB_SCRASH_L_CFG1, reg_addr: 6338, otp_owner: system, value: 1, bw: 2, desc: "Driver-strength configuration  \n00: SR=0.26 V/ns; DLY=8ns  \n01: SR=0.2 V/ns; DLY=13ns  \n10: SR=0.16 V/ns; DLY=19ns  \n11: SR=0.14 V/ns; DLY=25ns\n\n", htmldesc: "Driver-strength configuration <br>\n                            00: SR=0.26 V/ns; DLY=8ns  <br>\n                            01: SR=0.2  V/ns; DLY=13ns <br>\n                            10: SR=0.16 V/ns; DLY=19ns <br>\n                            11: SR=0.14 V/ns; DLY=25ns ", idx: 674,
  offset: 0, otp_b0: 0, otp_a0: 47, otpreg_add: 219, otpreg_ofs: 6}
OTP_GPIO_SCRASH_L_OUT_DIS_220: {name: SCRASH_L_OUT_DIS, inst_name: GPIO, reg_name: GPIO_GCB_SCRASH_L_CFG2, reg_addr: 6339, otp_owner: system, value: 0, bw: 1, desc: "0: enable output  \n1: disable output\n\n", htmldesc: "0: enable output <br>\n                                                                           1: disable output", idx: 675, offset: 2, otp_b0: 0, otp_a0: 47, otpreg_add: 220, otpreg_ofs: 0}
OTP_GPIO_SCRASH_L_DEB_220: {name: SCRASH_L_DEB, inst_name: GPIO, reg_name: GPIO_GCB_SCRASH_L_CFG2, reg_addr: 6339, otp_owner: system, value: 0, bw: 2, desc: "0: 150us  \n1: 300us  \n2: 10ms  \n3: 15ms  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "0: 150us <br>\n                                                                           1: 300us <br>\n                                                                           2: 10ms  <br>\n                                                                           3: 15ms <br>\n         \
    \                                                                  The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 676, offset: 3, otp_b0: 0, otp_a0: 47, otpreg_add: 220, otpreg_ofs: 2}
OTP_GPIO_SCRASH_L_IN_DIS_220: {name: SCRASH_L_IN_DIS, inst_name: GPIO, reg_name: GPIO_GCB_SCRASH_L_CFG2, reg_addr: 6339, otp_owner: system, value: 0, bw: 1, desc: "0: enable input  \n1: disable input\n\n", htmldesc: "0: enable input <br>\n                                                                           1: disable input", idx: 677, offset: 5, otp_b0: 0, otp_a0: 47, otpreg_add: 220, otpreg_ofs: 4}
OTP_GPIO_BTN_SEQ_RST_EN_221: {name: BTN_SEQ_RST_EN, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_RST_CFG, reg_addr: 6341, otp_owner: system, value: 0, bw: 1, desc: enable button sequence reset, htmldesc: enable button sequence reset, idx: 678, offset: 6, otp_b0: 0, otp_a0: 47, otpreg_add: 221, otpreg_ofs: 0}
OTP_GPIO_BTN_SEQ_RST_WKUP_EN_221: {name: BTN_SEQ_RST_WKUP_EN, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_RST_CFG, reg_addr: 6341, otp_owner: system, value: 0, bw: 1, desc: enable wkup from OFF state when button sequence started., htmldesc: enable wkup from OFF state when button sequence started., idx: 679, offset: 7, otp_b0: 0, otp_a0: 47, otpreg_add: 221, otpreg_ofs: 1}
OTP_GPIO_BTN_SEQ_RST_MAX_221: {name: BTN_SEQ_RST_MAX, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_RST_CFG, reg_addr: 6341, otp_owner: system, value: 0, bw: 2, desc: "This vaule indicates the number of times the host can reset te counter when BTN_FSM is in ST4: <br>\n                                                                           0x0: 0 (never allowed); <br>\n                                                                           0x1: 3; <br>\n                                                                           0x2: 5; <br>\n                                                   \
    \                        0x3: 0. ", htmldesc: "This vaule indicates the number of times the host can reset te counter when BTN_FSM is in ST4: <br>\n                                                                           0x0: 0 (never allowed); <br>\n                                                                           0x1: 3; <br>\n                                                                           0x2: 5; <br>\n                                                                           0x3: 0. ", idx: 680, offset: 8, otp_b0: 0, otp_a0: 47, otpreg_add: 221, otpreg_ofs: 6}
OTP_GPIO_T0_TIMER_MIN_222: {name: T0_TIMER_MIN, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T0_CONFIG, reg_addr: 6343, otp_owner: system, value: 0, bw: 4, desc: "T0_min value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T0_min value <br>\n                                    \
    \                                       0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB:\
    \ 1.5s <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 681, offset: 10, otp_b0: 0, otp_a0: 47, otpreg_add: 222, otpreg_ofs: 4}
OTP_GPIO_T1_TIMER_MAX_223: {name: T1_TIMER_MAX, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T1_CONFIG, reg_addr: 6344, otp_owner: system, value: 0, bw: 4, desc: "T1_max value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T1_max value <br>\n                                    \
    \                                       0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB:\
    \ 1.5s <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 682, offset: 14, otp_b0: 0, otp_a0: 47, otpreg_add: 223, otpreg_ofs: 0}
OTP_GPIO_T1_TIMER_MIN_223: {name: T1_TIMER_MIN, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T1_CONFIG, reg_addr: 6344, otp_owner: system, value: 0, bw: 4, desc: "T1_min value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T1_min value <br>\n                                    \
    \                                       0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB:\
    \ 1.5s <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 683, offset: 18, otp_b0: 0, otp_a0: 47, otpreg_add: 223, otpreg_ofs: 4}
OTP_GPIO_T2_TIMER_MAX_224: {name: T2_TIMER_MAX, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T2_CONFIG, reg_addr: 6345, otp_owner: system, value: 0, bw: 4, desc: "T2_max value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T2_max value <br>\n                                    \
    \                                       0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB:\
    \ 1.5s <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 684, offset: 22, otp_b0: 0, otp_a0: 47, otpreg_add: 224, otpreg_ofs: 0}
OTP_GPIO_T2_TIMER_MIN_224: {name: T2_TIMER_MIN, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T2_CONFIG, reg_addr: 6345, otp_owner: system, value: 0, bw: 4, desc: "T2_min value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T2_min value <br>\n                                    \
    \                                       0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB:\
    \ 1.5s <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 685, offset: 26, otp_b0: 0, otp_a0: 47, otpreg_add: 224, otpreg_ofs: 4}
OTP_GPIO_T3_TIMER_MAX_225: {name: T3_TIMER_MAX, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T3_CONFIG, reg_addr: 6346, otp_owner: system, value: 0, bw: 4, desc: "T3_max value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T3_max value <br>\n                                    \
    \                                       0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB:\
    \ 1.5s <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 686, offset: 30, otp_b0: 0, otp_a0: 47, otpreg_add: 225, otpreg_ofs: 0}
OTP_GPIO_T3_TIMER_MIN_225: {name: T3_TIMER_MIN, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T3_CONFIG, reg_addr: 6346, otp_owner: system, value: 0, bw: 4, desc: "T3_min value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T3_min value <br>\n                                    \
    \                                       0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB:\
    \ 1.5s <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 687, offset: 2, otp_b0: 0, otp_a0: 48, otpreg_add: 225, otpreg_ofs: 4}
OTP_GPIO_T4_TIMER_MAX_226: {name: T4_TIMER_MAX, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T4_CONFIG, reg_addr: 6347, otp_owner: system, value: 0, bw: 4, desc: "T4_max value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T4_max value <br>\n                                    \
    \                                       0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB:\
    \ 1.5s <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 688, offset: 6, otp_b0: 0, otp_a0: 48, otpreg_add: 226, otpreg_ofs: 0}
OTP_GPIO_T4_TIMER_MIN_226: {name: T4_TIMER_MIN, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T4_CONFIG, reg_addr: 6347, otp_owner: system, value: 0, bw: 4, desc: "T4_min value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T4_min value <br>\n                                    \
    \                                       0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB:\
    \ 1.5s <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 689, offset: 10, otp_b0: 0, otp_a0: 48, otpreg_add: 226, otpreg_ofs: 4}
OTP_GPIO_T5_TIMER_MIN_227: {name: T5_TIMER_MIN, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T5_CONFIG, reg_addr: 6348, otp_owner: system, value: 0, bw: 4, desc: "T5_min value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T5_min value<br>\n                                     \
    \                                      0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB: 1.5s\
    \ <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 690, offset: 14, otp_b0: 0, otp_a0: 48, otpreg_add: 227, otpreg_ofs: 4}
OTP_GPIO_T6_TIMER_MIN_228: {name: T6_TIMER_MIN, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_T6_CONFIG, reg_addr: 6349, otp_owner: system, value: 0, bw: 4, desc: "T6_min value  \n0x0: 0ms  \n0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2\nms)  \n0x2: 2ms  \n0x3: 5ms  \n0x4: 10ms  \n0x5: 20ms  \n0x6: 50ms  \n0x7: 100ms  \n0x8: 200ms  \n0x9: 500ms  \n0xA: 1s  \n0xB: 1.5s  \n0xC: 2s  \n0xD: 5s  \n0xE-0xF: 10s  \nThe actual debouncing value is ~4% lower than the one reported, due to a clock\nround.\n\n", htmldesc: "T6_min value <br>\n                                    \
    \                                       0x0: 0ms <br>\n                            0x1: 1ms (due to the 1ms strobe used, this value is actually between 1 and 2 ms) <br>\n                            0x2: 2ms <br>\n                            0x3: 5ms <br>\n                            0x4: 10ms <br>\n                            0x5: 20ms <br>\n                            0x6: 50ms <br>\n                            0x7: 100ms <br>\n                            0x8: 200ms <br>\n                            0x9: 500ms <br>\n                            0xA: 1s <br>\n                            0xB:\
    \ 1.5s <br>\n                            0xC: 2s <br>\n                            0xD: 5s <br>\n                            0xE-0xF: 10s <br>\n                            The actual debouncing value is ~4% lower than the one reported, due to a clock round.", idx: 691, offset: 18, otp_b0: 0, otp_a0: 48, otpreg_add: 228, otpreg_ofs: 4}
OTP_GPIO_BTN1_SEQ_IDLE_229: {name: BTN1_SEQ_IDLE, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE_CFG, reg_addr: 6350, otp_owner: system, value: 0, bw: 2, desc: "00: button 1 has to be 0  \n01: button 1 has to be 1  \n1x: button 1 is don't care\n\n", htmldesc: "00: button 1 has to be 0 <br>\n                                                                           01: button 1 has to be 1 <br>\n                                                                           1x: button 1 is don't care ", idx: 692, offset: 22, otp_b0: 0, otp_a0: 48, otpreg_add: 229, otpreg_ofs: 0}
OTP_GPIO_BTN2_SEQ_IDLE_229: {name: BTN2_SEQ_IDLE, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE_CFG, reg_addr: 6350, otp_owner: system, value: 0, bw: 2, desc: "00: button 2 has to be 0  \n01: button 2 has to be 1  \n1x: button 2 is don't care\n\n", htmldesc: "00: button 2 has to be 0 <br>\n                                                                           01: button 2 has to be 1 <br>\n                                                                           1x: button 2 is don't care ", idx: 693, offset: 24, otp_b0: 0, otp_a0: 48, otpreg_add: 229, otpreg_ofs: 2}
OTP_GPIO_BTN3_SEQ_IDLE_229: {name: BTN3_SEQ_IDLE, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE_CFG, reg_addr: 6350, otp_owner: system, value: 0, bw: 2, desc: "00: button 3 has to be 0  \n01: button 3 has to be 1  \n1x: button 3 is don't care\n\n", htmldesc: "00: button 3 has to be 0 <br>\n                                                                           01: button 3 has to be 1 <br>\n                                                                           1x: button 3 is don't care ", idx: 694, offset: 26, otp_b0: 0, otp_a0: 48, otpreg_add: 229, otpreg_ofs: 4}
OTP_GPIO_BTN4_SEQ_IDLE_229: {name: BTN4_SEQ_IDLE, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE_CFG, reg_addr: 6350, otp_owner: system, value: 0, bw: 2, desc: "00: button 4 has to be 0  \n01: button 4 has to be 1  \n1x: button 4 is don't care\n\n", htmldesc: "00: button 4 has to be 0 <br>\n                                                                           01: button 4 has to be 1 <br>\n                                                                           1x: button 4 is don't care ", idx: 695, offset: 28, otp_b0: 0, otp_a0: 48, otpreg_add: 229, otpreg_ofs: 6}
OTP_GPIO_BTN1_SEQ_ST1_230: {name: BTN1_SEQ_ST1, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST1_CFG, reg_addr: 6351, otp_owner: system, value: 0, bw: 2, desc: "00: button 1 has to be 0  \n01: button 1 has to be 1  \n1x: button 1 is don't care\n\n", htmldesc: "00: button 1 has to be 0 <br>\n                                                                           01: button 1 has to be 1 <br>\n                                                                           1x: button 1 is don't care ", idx: 696, offset: 30, otp_b0: 0, otp_a0: 48, otpreg_add: 230, otpreg_ofs: 0}
OTP_GPIO_BTN2_SEQ_ST1_230: {name: BTN2_SEQ_ST1, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST1_CFG, reg_addr: 6351, otp_owner: system, value: 0, bw: 2, desc: "00: button 2 has to be 0  \n01: button 2 has to be 1  \n1x: button 2 is don't care\n\n", htmldesc: "00: button 2 has to be 0 <br>\n                                                                           01: button 2 has to be 1 <br>\n                                                                           1x: button 2 is don't care ", idx: 697, offset: 0, otp_b0: 0, otp_a0: 49, otpreg_add: 230, otpreg_ofs: 2}
OTP_GPIO_BTN3_SEQ_ST1_230: {name: BTN3_SEQ_ST1, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST1_CFG, reg_addr: 6351, otp_owner: system, value: 0, bw: 2, desc: "00: button 3 has to be 0  \n01: button 3 has to be 1  \n1x: button 3 is don't care\n\n", htmldesc: "00: button 3 has to be 0 <br>\n                                                                           01: button 3 has to be 1 <br>\n                                                                           1x: button 3 is don't care ", idx: 698, offset: 2, otp_b0: 0, otp_a0: 49, otpreg_add: 230, otpreg_ofs: 4}
OTP_GPIO_BTN4_SEQ_ST1_230: {name: BTN4_SEQ_ST1, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST1_CFG, reg_addr: 6351, otp_owner: system, value: 0, bw: 2, desc: "00: button 4 has to be 0  \n01: button 4 has to be 1  \n1x: button 4 is don't care\n\n", htmldesc: "00: button 4 has to be 0 <br>\n                                                                           01: button 4 has to be 1 <br>\n                                                                           1x: button 4 is don't care ", idx: 699, offset: 4, otp_b0: 0, otp_a0: 49, otpreg_add: 230, otpreg_ofs: 6}
OTP_GPIO_BTN1_SEQ_IDLE1_231: {name: BTN1_SEQ_IDLE1, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE1_CFG, reg_addr: 6352, otp_owner: system, value: 0, bw: 2, desc: "00: button 1 has to be 0  \n01: button 1 has to be 1  \n1x: button 1 is don't care\n\n", htmldesc: "00: button 1 has to be 0 <br>\n                                                                           01: button 1 has to be 1 <br>\n                                                                           1x: button 1 is don't care ", idx: 700, offset: 6, otp_b0: 0, otp_a0: 49, otpreg_add: 231, otpreg_ofs: 0}
OTP_GPIO_BTN2_SEQ_IDLE1_231: {name: BTN2_SEQ_IDLE1, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE1_CFG, reg_addr: 6352, otp_owner: system, value: 0, bw: 2, desc: "00: button 2 has to be 0  \n01: button 2 has to be 1  \n1x: button 2 is don't care\n\n", htmldesc: "00: button 2 has to be 0 <br>\n                                                                           01: button 2 has to be 1 <br>\n                                                                           1x: button 2 is don't care ", idx: 701, offset: 8, otp_b0: 0, otp_a0: 49, otpreg_add: 231, otpreg_ofs: 2}
OTP_GPIO_BTN3_SEQ_IDLE1_231: {name: BTN3_SEQ_IDLE1, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE1_CFG, reg_addr: 6352, otp_owner: system, value: 0, bw: 2, desc: "00: button 3 has to be 0  \n01: button 3 has to be 1  \n1x: button 3 is don't care\n\n", htmldesc: "00: button 3 has to be 0 <br>\n                                                                           01: button 3 has to be 1 <br>\n                                                                           1x: button 3 is don't care ", idx: 702, offset: 10, otp_b0: 0, otp_a0: 49, otpreg_add: 231, otpreg_ofs: 4}
OTP_GPIO_BTN4_SEQ_IDLE1_231: {name: BTN4_SEQ_IDLE1, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE1_CFG, reg_addr: 6352, otp_owner: system, value: 0, bw: 2, desc: "00: button 4 has to be 0  \n01: button 4 has to be 1  \n1x: button 4 is don't care\n\n", htmldesc: "00: button 4 has to be 0 <br>\n                                                                           01: button 4 has to be 1 <br>\n                                                                           1x: button 4 is don't care ", idx: 703, offset: 12, otp_b0: 0, otp_a0: 49, otpreg_add: 231, otpreg_ofs: 6}
OTP_GPIO_BTN1_SEQ_ST2_232: {name: BTN1_SEQ_ST2, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST2_CFG, reg_addr: 6353, otp_owner: system, value: 0, bw: 2, desc: "00: button 1 has to be 0  \n01: button 1 has to be 1  \n1x: button 1 is don't care\n\n", htmldesc: "00: button 1 has to be 0 <br>\n                                                                           01: button 1 has to be 1 <br>\n                                                                           1x: button 1 is don't care ", idx: 704, offset: 14, otp_b0: 0, otp_a0: 49, otpreg_add: 232, otpreg_ofs: 0}
OTP_GPIO_BTN2_SEQ_ST2_232: {name: BTN2_SEQ_ST2, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST2_CFG, reg_addr: 6353, otp_owner: system, value: 0, bw: 2, desc: "00: button 2 has to be 0  \n01: button 2 has to be 1  \n1x: button 2 is don't care\n\n", htmldesc: "00: button 2 has to be 0 <br>\n                                                                           01: button 2 has to be 1 <br>\n                                                                           1x: button 2 is don't care ", idx: 705, offset: 16, otp_b0: 0, otp_a0: 49, otpreg_add: 232, otpreg_ofs: 2}
OTP_GPIO_BTN3_SEQ_ST2_232: {name: BTN3_SEQ_ST2, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST2_CFG, reg_addr: 6353, otp_owner: system, value: 0, bw: 2, desc: "00: button 3 has to be 0  \n01: button 3 has to be 1  \n1x: button 3 is don't care\n\n", htmldesc: "00: button 3 has to be 0 <br>\n                                                                           01: button 3 has to be 1 <br>\n                                                                           1x: button 3 is don't care ", idx: 706, offset: 18, otp_b0: 0, otp_a0: 49, otpreg_add: 232, otpreg_ofs: 4}
OTP_GPIO_BTN4_SEQ_ST2_232: {name: BTN4_SEQ_ST2, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST2_CFG, reg_addr: 6353, otp_owner: system, value: 0, bw: 2, desc: "00: button 4 has to be 0  \n01: button 4 has to be 1  \n1x: button 4 is don't care\n\n", htmldesc: "00: button 4 has to be 0 <br>\n                                                                           01: button 4 has to be 1 <br>\n                                                                           1x: button 4 is don't care ", idx: 707, offset: 20, otp_b0: 0, otp_a0: 49, otpreg_add: 232, otpreg_ofs: 6}
OTP_GPIO_BTN1_SEQ_IDLE2_233: {name: BTN1_SEQ_IDLE2, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE2_CFG, reg_addr: 6354, otp_owner: system, value: 0, bw: 2, desc: "00: button 1 has to be 0  \n01: button 1 has to be 1  \n1x: button 1 is don't care\n\n", htmldesc: "00: button 1 has to be 0 <br>\n                                                                           01: button 1 has to be 1 <br>\n                                                                           1x: button 1 is don't care ", idx: 708, offset: 22, otp_b0: 0, otp_a0: 49, otpreg_add: 233, otpreg_ofs: 0}
OTP_GPIO_BTN2_SEQ_IDLE2_233: {name: BTN2_SEQ_IDLE2, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE2_CFG, reg_addr: 6354, otp_owner: system, value: 0, bw: 2, desc: "00: button 2 has to be 0  \n01: button 2 has to be 1  \n1x: button 2 is don't care\n\n", htmldesc: "00: button 2 has to be 0 <br>\n                                                                           01: button 2 has to be 1 <br>\n                                                                           1x: button 2 is don't care ", idx: 709, offset: 24, otp_b0: 0, otp_a0: 49, otpreg_add: 233, otpreg_ofs: 2}
OTP_GPIO_BTN3_SEQ_IDLE2_233: {name: BTN3_SEQ_IDLE2, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE2_CFG, reg_addr: 6354, otp_owner: system, value: 0, bw: 2, desc: "00: button 3 has to be 0  \n01: button 3 has to be 1  \n1x: button 3 is don't care\n\n", htmldesc: "00: button 3 has to be 0 <br>\n                                                                           01: button 3 has to be 1 <br>\n                                                                           1x: button 3 is don't care ", idx: 710, offset: 26, otp_b0: 0, otp_a0: 49, otpreg_add: 233, otpreg_ofs: 4}
OTP_GPIO_BTN4_SEQ_IDLE2_233: {name: BTN4_SEQ_IDLE2, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_IDLE2_CFG, reg_addr: 6354, otp_owner: system, value: 0, bw: 2, desc: "00: button 4 has to be 0  \n01: button 4 has to be 1  \n1x: button 4 is don't care\n\n", htmldesc: "00: button 4 has to be 0 <br>\n                                                                           01: button 4 has to be 1 <br>\n                                                                           1x: button 4 is don't care ", idx: 711, offset: 28, otp_b0: 0, otp_a0: 49, otpreg_add: 233, otpreg_ofs: 6}
OTP_GPIO_BTN1_SEQ_ST3_234: {name: BTN1_SEQ_ST3, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST3_CFG, reg_addr: 6355, otp_owner: system, value: 0, bw: 2, desc: "00: button 1 has to be 0  \n01: button 1 has to be 1  \n1x: button 1 is don't care\n\n", htmldesc: "00: button 1 has to be 0 <br>\n                                                                           01: button 1 has to be 1 <br>\n                                                                           1x: button 1 is don't care ", idx: 712, offset: 30, otp_b0: 0, otp_a0: 49, otpreg_add: 234, otpreg_ofs: 0}
OTP_GPIO_BTN2_SEQ_ST3_234: {name: BTN2_SEQ_ST3, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST3_CFG, reg_addr: 6355, otp_owner: system, value: 0, bw: 2, desc: "00: button 2 has to be 0  \n01: button 2 has to be 1  \n1x: button 2 is don't care\n\n", htmldesc: "00: button 2 has to be 0 <br>\n                                                                           01: button 2 has to be 1 <br>\n                                                                           1x: button 2 is don't care ", idx: 713, offset: 0, otp_b0: 0, otp_a0: 50, otpreg_add: 234, otpreg_ofs: 2}
OTP_GPIO_BTN3_SEQ_ST3_234: {name: BTN3_SEQ_ST3, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST3_CFG, reg_addr: 6355, otp_owner: system, value: 0, bw: 2, desc: "00: button 3 has to be 0  \n01: button 3 has to be 1  \n1x: button 3 is don't care\n\n", htmldesc: "00: button 3 has to be 0 <br>\n                                                                           01: button 3 has to be 1 <br>\n                                                                           1x: button 3 is don't care ", idx: 714, offset: 2, otp_b0: 0, otp_a0: 50, otpreg_add: 234, otpreg_ofs: 4}
OTP_GPIO_BTN4_SEQ_ST3_234: {name: BTN4_SEQ_ST3, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST3_CFG, reg_addr: 6355, otp_owner: system, value: 0, bw: 2, desc: "00: button 4 has to be 0  \n01: button 4 has to be 1  \n1x: button 4 is don't care\n\n", htmldesc: "00: button 4 has to be 0 <br>\n                                                                           01: button 4 has to be 1 <br>\n                                                                           1x: button 4 is don't care ", idx: 715, offset: 4, otp_b0: 0, otp_a0: 50, otpreg_add: 234, otpreg_ofs: 6}
OTP_GPIO_BTN1_SEQ_ST4_235: {name: BTN1_SEQ_ST4, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST4_CFG, reg_addr: 6356, otp_owner: system, value: 0, bw: 2, desc: "00: button 1 has to be 0  \n01: button 1 has to be 1  \n1x: button 1 is don't care\n\n", htmldesc: "00: button 1 has to be 0 <br>\n                                                                           01: button 1 has to be 1 <br>\n                                                                           1x: button 1 is don't care ", idx: 716, offset: 6, otp_b0: 0, otp_a0: 50, otpreg_add: 235, otpreg_ofs: 0}
OTP_GPIO_BTN2_SEQ_ST4_235: {name: BTN2_SEQ_ST4, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST4_CFG, reg_addr: 6356, otp_owner: system, value: 0, bw: 2, desc: "00: button 2 has to be 0  \n01: button 2 has to be 1  \n1x: button 2 is don't care\n\n", htmldesc: "00: button 2 has to be 0 <br>\n                                                                           01: button 2 has to be 1 <br>\n                                                                           1x: button 2 is don't care ", idx: 717, offset: 8, otp_b0: 0, otp_a0: 50, otpreg_add: 235, otpreg_ofs: 2}
OTP_GPIO_BTN3_SEQ_ST4_235: {name: BTN3_SEQ_ST4, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST4_CFG, reg_addr: 6356, otp_owner: system, value: 0, bw: 2, desc: "00: button 3 has to be 0  \n01: button 3 has to be 1  \n1x: button 3 is don't care\n\n", htmldesc: "00: button 3 has to be 0 <br>\n                                                                           01: button 3 has to be 1 <br>\n                                                                           1x: button 3 is don't care ", idx: 718, offset: 10, otp_b0: 0, otp_a0: 50, otpreg_add: 235, otpreg_ofs: 4}
OTP_GPIO_BTN4_SEQ_ST4_235: {name: BTN4_SEQ_ST4, inst_name: GPIO, reg_name: GPIO_GCB_BTN_SEQ_ST4_CFG, reg_addr: 6356, otp_owner: system, value: 0, bw: 2, desc: "00: button 4 has to be 0  \n01: button 4 has to be 1  \n1x: button 4 is don't care\n\n", htmldesc: "00: button 4 has to be 0 <br>\n                                                                           01: button 4 has to be 1 <br>\n                                                                           1x: button 4 is don't care ", idx: 719, offset: 12, otp_b0: 0, otp_a0: 50, otpreg_add: 235, otpreg_ofs: 6}
OTP_GPIO_SGPIO_SPMI_236: {name: SGPIO_SPMI, inst_name: GPIO, reg_name: GPIO_GCB_TEST_SGPIO, reg_addr: 6365, otp_owner: system, value: 0, bw: 1, desc: "0: GPIO_16 and GPIO_17 are controlled by GCB  \n1: GPIO_16 and GPIO_17 are used ad SGPIO_SPMI interface (GPIO_16 as SCLK, and\nGPIO_17 as SDATA)\n\n", htmldesc: "0: GPIO_16 and GPIO_17 are controlled by GCB<br>\n                                                                           1: GPIO_16 and GPIO_17 are used ad SGPIO_SPMI interface (GPIO_16 as SCLK, and GPIO_17 as SDATA)", idx: 720, offset: 14, otp_b0: 0, otp_a0: 50, otpreg_add: 236, otpreg_ofs: 0}
OTP_POWER_CONTROL_CRASH_SEQ_DIS_237: {name: CRASH_SEQ_DIS, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MAIN_FSM_CFG, reg_addr: 9228, otp_owner: system, value: 0, bw: 1, desc: Disable crash sequence when set to 1, htmldesc: Disable crash sequence when set to 1, idx: 721, offset: 15, otp_b0: 0, otp_a0: 50, otpreg_add: 237, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_DWELL_TIME_SEL_237: {name: OFF_DWELL_TIME_SEL, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MAIN_FSM_CFG, reg_addr: 9228, otp_owner: system, value: 1, bw: 1, desc: 'Select dwell time step in OFF in case Button Shutdown. 0:2ms 1:4ms', htmldesc: 'Select dwell time step in OFF in case Button Shutdown. 0:2ms 1:4ms', idx: 722, offset: 16, otp_b0: 0, otp_a0: 50, otpreg_add: 237, otpreg_ofs: 1}
OTP_POWER_CONTROL_SLPDDR_DWELL_TIME_SEL_237: {name: SLPDDR_DWELL_TIME_SEL, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MAIN_FSM_CFG, reg_addr: 9228, otp_owner: system, value: 1, bw: 1, desc: 'Select Dwell time delay in AWAKE and SLEEP DDR, 0:125us 1:250us', htmldesc: 'Select Dwell time delay in AWAKE and SLEEP DDR, 0:125us 1:250us', idx: 723, offset: 17, otp_b0: 0, otp_a0: 50, otpreg_add: 237, otpreg_ofs: 2}
OTP_POWER_CONTROL_GCB_TO_CRASH_EN_237: {name: GCB_TO_CRASH_EN, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MAIN_FSM_CFG, reg_addr: 9228, otp_owner: system, value: 0, bw: 1, desc: 'RESET_INx, 2-finger rest and 3-finger reset bring the PFSM to ERROR instead of to OFF', htmldesc: 'RESET_INx, 2-finger rest and 3-finger reset bring the PFSM to ERROR instead of to OFF', idx: 724, offset: 18, otp_b0: 0, otp_a0: 50, otpreg_add: 237, otpreg_ofs: 3}
OTP_POWER_CONTROL_ABORT_AT_END_OF_SLOT_AWAKE_TO_DDR_237: {name: ABORT_AT_END_OF_SLOT_AWAKE_TO_DDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MAIN_FSM_CFG, reg_addr: 9228, otp_owner: system, value: 0, bw: 1, desc: ' Feature enables abort of AWAKE to DDR  to be halted until the end of the slot', htmldesc: ' Feature enables abort of AWAKE to DDR  to be halted until the end of the slot', idx: 725, offset: 19, otp_b0: 0, otp_a0: 50, otpreg_add: 237, otpreg_ofs: 4}
OTP_POWER_CONTROL_ABORT_AT_END_OF_SLOT_DDR_TO_S2R_237: {name: ABORT_AT_END_OF_SLOT_DDR_TO_S2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MAIN_FSM_CFG, reg_addr: 9228, otp_owner: system, value: 0, bw: 1, desc: ' Feature enables abort of DDR to S2R to be halted until the end of the slot', htmldesc: ' Feature enables abort of DDR to S2R to be halted until the end of the slot', idx: 726, offset: 20, otp_b0: 0, otp_a0: 50, otpreg_add: 237, otpreg_ofs: 5}
OTP_POWER_CONTROL_VDD_BOOST_CRASH_EN_237: {name: VDD_BOOST_CRASH_EN, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MAIN_FSM_CFG, reg_addr: 9228, otp_owner: system, value: 1, bw: 1, desc: If set VDD_BOOST_UVLO status causes a FSM-CRASH ; If not set VDD_BOOST_CRASH can give a IRQ at M0+ if configured, htmldesc: If set VDD_BOOST_UVLO status causes a FSM-CRASH ; If not set VDD_BOOST_CRASH can give a IRQ at M0+ if configured, idx: 727, offset: 21, otp_b0: 0, otp_a0: 50, otpreg_add: 237, otpreg_ofs: 6}
OTP_POWER_CONTROL_OFF_DWELL_TIME_STP_EXT_237: {name: OFF_DWELL_TIME_STP_EXT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MAIN_FSM_CFG, reg_addr: 9228, otp_owner: system, value: 0, bw: 1, desc: 'Extend the dwell time step in OFF . 0:2ms 1:8ms', htmldesc: 'Extend the dwell time step in OFF . 0:2ms 1:8ms', idx: 728, offset: 22, otp_b0: 0, otp_a0: 50, otpreg_add: 237, otpreg_ofs: 7}
OTP_POWER_CONTROL_SLEEP_S2RA_EN_238: {name: SLEEP_S2RA_EN, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MAIN_FSM_CFG_1, reg_addr: 9229, otp_owner: system, value: 0, bw: 1, desc: 'Enable Alternate SLEEP_S2R, from which only exit is to OFF. This bit can only be written in AWAKE and SLP_DDR states.', htmldesc: 'Enable Alternate SLEEP_S2R, from which only exit is to OFF. This bit can only be written in AWAKE and SLP_DDR states.', idx: 729, offset: 23, otp_b0: 0, otp_a0: 50, otpreg_add: 238, otpreg_ofs: 0}
OTP_POWER_CONTROL_CFG_ALLOW_SGPIO_REQ_RDY_IN_OFF_239: {name: CFG_ALLOW_SGPIO_REQ_RDY_IN_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MFSM_SGPIO_CFG, reg_addr: 9231, otp_owner: system, value: 0, bw: 1, desc: 'If set in PFSM_OFF state SGPIO_REQ_READY pin will not be disabled. ', htmldesc: 'If set in PFSM_OFF state SGPIO_REQ_READY pin will not be disabled. ', idx: 730, offset: 24, otp_b0: 0, otp_a0: 50, otpreg_add: 239, otpreg_ofs: 0}
OTP_POWER_CONTROL_SGPIO_FORCE_EN_239: {name: SGPIO_FORCE_EN, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MFSM_SGPIO_CFG, reg_addr: 9231, otp_owner: system, value: 0, bw: 1, desc: 'SGPIO interface is force enabled unconditonally ', htmldesc: 'SGPIO interface is force enabled unconditonally ', idx: 731, offset: 25, otp_b0: 0, otp_a0: 50, otpreg_add: 239, otpreg_ofs: 1}
OTP_POWER_CONTROL_SGPIO_FORCE_DIS_239: {name: SGPIO_FORCE_DIS, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MFSM_SGPIO_CFG, reg_addr: 9231, otp_owner: system, value: 1, bw: 1, desc: 'SGPIO interface is force disabled unconditonally ', htmldesc: 'SGPIO interface is force disabled unconditonally ', idx: 732, offset: 26, otp_b0: 0, otp_a0: 50, otpreg_add: 239, otpreg_ofs: 2}
OTP_POWER_CONTROL_SGPIO_READY_WAIT_TIME_239: {name: SGPIO_READY_WAIT_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_MFSM_SGPIO_CFG, reg_addr: 9231, otp_owner: system, value: 2, bw: 2, desc: "Maximum wait time at master after sgpio_ready_req is sent before which slave is ready for sgpio transaction<br>\n                                          0: 62.5ns <br>\n                                          1: 96us (+ 0 to +16us) <br>\n                                          2: 192us (+ 0 to +16us) <br>\n                                          3: 384us (+ 0 to +16us)", htmldesc: "Maximum\
    \ wait time at master after sgpio_ready_req is sent before which slave is ready for sgpio transaction<br>\n                                          0: 62.5ns <br>\n                                          1: 96us (+ 0 to +16us) <br>\n                                          2: 192us (+ 0 to +16us) <br>\n                                          3: 384us (+ 0 to +16us)", idx: 733, offset: 27, otp_b0: 0, otp_a0: 50, otpreg_add: 239, otpreg_ofs: 3}
OTP_POWER_CONTROL_AWAKE_HOLD_TIME_240: {name: AWAKE_HOLD_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_AWAKE_HOLD_TIME, reg_addr: 9234, otp_owner: system, value: 0, bw: 8, desc: 'Delay between transitional force from AWAKE to DDR: code *2ms', htmldesc: 'Delay between transitional force from AWAKE to DDR: code *2ms', idx: 734, offset: 29, otp_b0: 0, otp_a0: 50, otpreg_add: 240, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLP_DDR_HOLD_TIME_241: {name: SLP_DDR_HOLD_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_SLP_DDR_HOLD_TIME, reg_addr: 9235, otp_owner: system, value: 0, bw: 8, desc: 'Delay between transitional force from SLP_DDR to AWAKE or SLP_S2R: code *2ms', htmldesc: 'Delay between transitional force from SLP_DDR to AWAKE or SLP_S2R: code *2ms', idx: 735, offset: 5, otp_b0: 0, otp_a0: 51, otpreg_add: 241, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLP_S2R_HOLD_TIME_242: {name: SLP_S2R_HOLD_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_SLP_S2R_HOLD_TIME, reg_addr: 9236, otp_owner: system, value: 0, bw: 8, desc: 'Delay between transitional force from SLP_S2R to SLP_SDDR: code *2ms', htmldesc: 'Delay between transitional force from SLP_S2R to SLP_SDDR: code *2ms', idx: 736, offset: 13, otp_b0: 0, otp_a0: 51, otpreg_add: 242, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_DWELL_TIME_243: {name: OFF_DWELL_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_OFF_DWELL_TIME, reg_addr: 9237, otp_owner: system, value: 0, bw: 8, desc: "OFF dwell timer delay before transition : code *2ms; <br>\n                                          Note: If SGPIO is enabled then OFF_DWELL time code == 0x0 will take minimum 256us", htmldesc: "OFF dwell timer delay before transition : code *2ms; <br>\n                                          Note: If SGPIO is enabled then OFF_DWELL time code == 0x0 will take minimum 256us", idx: 737, offset: 21, otp_b0: 0,
  otp_a0: 51, otpreg_add: 243, otpreg_ofs: 0}
OTP_POWER_CONTROL_CRASH_TIME_244: {name: CRASH_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_CRASH_TIME, reg_addr: 9238, otp_owner: system, value: 0, bw: 8, desc: 'ERROR dwell time before transition to RESET, code*2ms', htmldesc: 'ERROR dwell time before transition to RESET, code*2ms', idx: 738, offset: 29, otp_b0: 0, otp_a0: 51, otpreg_add: 244, otpreg_ofs: 0}
OTP_POWER_CONTROL_POWER_DOWN_TIME_245: {name: POWER_DOWN_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_POWER_DOWN_TIME, reg_addr: 9239, otp_owner: system, value: 0, bw: 4, desc: 'POWER DOWN dwell time before transition to OFF, code*2ms', htmldesc: 'POWER DOWN dwell time before transition to OFF, code*2ms', idx: 739, offset: 5, otp_b0: 0, otp_a0: 52, otpreg_add: 245, otpreg_ofs: 0}
OTP_POWER_CONTROL_OTP_READ_DWELL_TIME_246: {name: OTP_READ_DWELL_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_OTP_READ_DWELL_TIME, reg_addr: 9240, otp_owner: system, value: 1, bw: 2, desc: "This is the minimum dwell time on states OTP_READ (if not coming from RESET) & OTP_RELOAD before transition to POWER_DOWN/OFF_TO_AWAKE_SEQ; this dwell timer is to make dure the slaves have enough time to complete their respective otp reads; NOTE: For non-zero dwell time values, 0 to +250us difference is expected due to the uncertainity in the strobe, <br>\n                                 \
    \         0: 187.5 ns <br>\n                                          1: 1ms <br>\n                                          2: 5ms <br>\n                                          3: 10ms ", htmldesc: "This is the minimum dwell time on states OTP_READ (if not coming from RESET) & OTP_RELOAD before transition to POWER_DOWN/OFF_TO_AWAKE_SEQ; this dwell timer is to make dure the slaves have enough time to complete their respective otp reads; NOTE: For non-zero dwell time values, 0 to +250us difference is expected due to the uncertainity in the strobe, <br>\n                                    \
    \      0: 187.5 ns <br>\n                                          1: 1ms <br>\n                                          2: 5ms <br>\n                                          3: 10ms ", idx: 740, offset: 9, otp_b0: 0, otp_a0: 52, otpreg_add: 246, otpreg_ofs: 0}
OTP_POWER_CONTROL_WKUP_DELAY_TIME_247: {name: WKUP_DELAY_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_DELAY_TIME, reg_addr: 9241, otp_owner: system, value: 2, bw: 2, desc: "The duration of the PFSM state WKUP_DLY (in addition to SGPIO_REQ_READY_WAIT_TIME if not expired); DELAY TIME to make sure slave PMUs are ready for their transition from OFF, <br>\n                                          0: 62.5ns <br>\n                                          1: 96us (+ 0 to +16us)<br>\n                                          2: 192us (+ 0 to +16us) <br>\n                            \
    \              3: 384us (+ 0 to +16us) ", htmldesc: "The duration of the PFSM state WKUP_DLY (in addition to SGPIO_REQ_READY_WAIT_TIME if not expired); DELAY TIME to make sure slave PMUs are ready for their transition from OFF, <br>\n                                          0: 62.5ns <br>\n                                          1: 96us (+ 0 to +16us)<br>\n                                          2: 192us (+ 0 to +16us) <br>\n                                          3: 384us (+ 0 to +16us) ", idx: 741, offset: 11, otp_b0: 0, otp_a0: 52, otpreg_add: 247, otpreg_ofs: 0}
OTP_POWER_CONTROL_CRASH_SEQ_DELAY_TIME_247: {name: CRASH_SEQ_DELAY_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_DELAY_TIME, reg_addr: 9241, otp_owner: system, value: 4, bw: 3, desc: "The duration of the PFSM state CRASH_SEQ_DLY; DELAY TIME to make sure slave PMUs are ready for their transition to RESET, <br>\n                                          0: 62.5ns <br>\n                                          1: 64us (+ 0 to +16us) <br>\n                                          2: 496us (+ 0 to +16us) <br>\n                                          3: 1ms (+ 0 to +250us) <br>\n\
    \                                          4: 2ms (+ 0 to +250us) <br>\n                                          5: 62.5ns <br>\n                                          6: 62.5ns <br>\n                                          7: 62.5ns \n                                           ", htmldesc: "The duration of the PFSM state CRASH_SEQ_DLY; DELAY TIME to make sure slave PMUs are ready for their transition to RESET, <br>\n                                          0: 62.5ns <br>\n                                          1: 64us (+ 0 to +16us) <br>\n                                         \
    \ 2: 496us (+ 0 to +16us) <br>\n                                          3: 1ms (+ 0 to +250us) <br>\n                                          4: 2ms (+ 0 to +250us) <br>\n                                          5: 62.5ns <br>\n                                          6: 62.5ns <br>\n                                          7: 62.5ns \n                                           ", idx: 742, offset: 13, otp_b0: 0, otp_a0: 52, otpreg_add: 247, otpreg_ofs: 2}
OTP_POWER_CONTROL_ERROR_DWELL_TIME_247: {name: ERROR_DWELL_TIME, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_DELAY_TIME, reg_addr: 9241, otp_owner: system, value: 2, bw: 2, desc: "The duration of the PFSM state ERROR (in addition to SGPIO_REQ_READY_WAIT_TIME if not expired); Dwell time is required in this state to make sure slave is ready to also crash <br>\n                                          0: 187.5ns <br>\n                                          1: 96us (+ 0 to +16us) <br>\n                                          2: 192us (+ 0 to +16us) <br>\n                        \
    \                  3: 384us (+ 0 to +16us) ", htmldesc: "The duration of the PFSM state ERROR (in addition to SGPIO_REQ_READY_WAIT_TIME if not expired); Dwell time is required in this state to make sure slave is ready to also crash <br>\n                                          0: 187.5ns <br>\n                                          1: 96us (+ 0 to +16us) <br>\n                                          2: 192us (+ 0 to +16us) <br>\n                                          3: 384us (+ 0 to +16us) ", idx: 743, offset: 16, otp_b0: 0, otp_a0: 52, otpreg_add: 247, otpreg_ofs: 5}
OTP_POWER_CONTROL_SLEEP_ABORT_TRANSIT_DISABLE_248: {name: SLEEP_ABORT_TRANSIT_DISABLE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_OTP_DFT_ARCH_1, reg_addr: 9244, otp_owner: system, value: 0, bw: 1, desc: abort transit disable bit for sleep ddr to sleep s2r transition, htmldesc: abort transit disable bit for sleep ddr to sleep s2r transition, idx: 744, offset: 18, otp_b0: 0, otp_a0: 52, otpreg_add: 248, otpreg_ofs: 0}
OTP_POWER_CONTROL_AWAKE_ABORT_TRANSIT_DISABLE_248: {name: AWAKE_ABORT_TRANSIT_DISABLE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_MainFSM_OTP_DFT_ARCH_1, reg_addr: 9244, otp_owner: system, value: 0, bw: 1, desc: abort transit disable bit for awake to sleep ddr transition, htmldesc: abort transit disable bit for awake to sleep ddr transition, idx: 745, offset: 19, otp_b0: 0, otp_a0: 52, otpreg_add: 248, otpreg_ofs: 1}
OTP_POWER_CONTROL_T_SLOT_U0_OFF_TO_AWAKE_249: {name: T_SLOT_U0_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP1_OFF_TO_AWAKE, reg_addr: 9344, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 0 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 0 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) =
    320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 746, offset: 20, otp_b0: 0, otp_a0: 52, otpreg_add: 249, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U1_OFF_TO_AWAKE_249: {name: T_SLOT_U1_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP1_OFF_TO_AWAKE, reg_addr: 9344, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 1 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 1 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) =
    320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 747, offset: 24, otp_b0: 0, otp_a0: 52, otpreg_add: 249, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U2_OFF_TO_AWAKE_250: {name: T_SLOT_U2_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP2_OFF_TO_AWAKE, reg_addr: 9345, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 2 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 2 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) =
    320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 748, offset: 28, otp_b0: 0, otp_a0: 52, otpreg_add: 250, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U3_OFF_TO_AWAKE_250: {name: T_SLOT_U3_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP2_OFF_TO_AWAKE, reg_addr: 9345, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 3 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 3 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) =
    320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 749, offset: 0, otp_b0: 0, otp_a0: 53, otpreg_add: 250, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U4_OFF_TO_AWAKE_251: {name: T_SLOT_U4_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP3_OFF_TO_AWAKE, reg_addr: 9346, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 4 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 4 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) =
    320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 750, offset: 4, otp_b0: 0, otp_a0: 53, otpreg_add: 251, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U5_OFF_TO_AWAKE_251: {name: T_SLOT_U5_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP3_OFF_TO_AWAKE, reg_addr: 9346, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 5 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 5 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) =
    320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 751, offset: 8, otp_b0: 0, otp_a0: 53, otpreg_add: 251, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U6_OFF_TO_AWAKE_252: {name: T_SLOT_U6_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP4_OFF_TO_AWAKE, reg_addr: 9347, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 6 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 6 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) =
    320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 752, offset: 12, otp_b0: 0, otp_a0: 53, otpreg_add: 252, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U7_OFF_TO_AWAKE_252: {name: T_SLOT_U7_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP4_OFF_TO_AWAKE, reg_addr: 9347, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 7 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 7 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) =
    320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 753, offset: 16, otp_b0: 0, otp_a0: 53, otpreg_add: 252, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U8_OFF_TO_AWAKE_253: {name: T_SLOT_U8_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP5_OFF_TO_AWAKE, reg_addr: 9348, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 8 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 8 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) =
    320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 754, offset: 20, otp_b0: 0, otp_a0: 53, otpreg_add: 253, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U9_OFF_TO_AWAKE_253: {name: T_SLOT_U9_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP5_OFF_TO_AWAKE, reg_addr: 9348, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 9 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 9 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) =
    320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 755, offset: 24, otp_b0: 0, otp_a0: 53, otpreg_add: 253, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U10_OFF_TO_AWAKE_254: {name: T_SLOT_U10_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP6_OFF_TO_AWAKE, reg_addr: 9349, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 10 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 10 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4)
    = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 756, offset: 28, otp_b0: 0, otp_a0: 53, otpreg_add: 254, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U11_OFF_TO_AWAKE_254: {name: T_SLOT_U11_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP6_OFF_TO_AWAKE, reg_addr: 9349, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 11 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 11 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4)
    = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 757, offset: 0, otp_b0: 0, otp_a0: 54, otpreg_add: 254, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U12_OFF_TO_AWAKE_255: {name: T_SLOT_U12_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP7_OFF_TO_AWAKE, reg_addr: 9350, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 12 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 12 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4)
    = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 758, offset: 4, otp_b0: 0, otp_a0: 54, otpreg_add: 255, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U13_OFF_TO_AWAKE_255: {name: T_SLOT_U13_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP7_OFF_TO_AWAKE, reg_addr: 9350, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 13 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 13 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4)
    = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 759, offset: 8, otp_b0: 0, otp_a0: 54, otpreg_add: 255, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U14_OFF_TO_AWAKE_256: {name: T_SLOT_U14_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP8_OFF_TO_AWAKE, reg_addr: 9351, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 14 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 14 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4)
    = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 760, offset: 12, otp_b0: 0, otp_a0: 54, otpreg_add: 256, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U15_OFF_TO_AWAKE_256: {name: T_SLOT_U15_OFF_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP8_OFF_TO_AWAKE, reg_addr: 9351, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 15 in OFF_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 15 in OFF_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4)
    = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 761, offset: 16, otp_b0: 0, otp_a0: 54, otpreg_add: 256, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U0_SLPDDR_TO_AWAKE_257: {name: T_SLOT_U0_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP1_SLPDDR_TO_AWAKE, reg_addr: 9352, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 0 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 0 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us
    <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 762, offset: 20, otp_b0: 0, otp_a0: 54, otpreg_add: 257, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U1_SLPDDR_TO_AWAKE_257: {name: T_SLOT_U1_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP1_SLPDDR_TO_AWAKE, reg_addr: 9352, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 1 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 1 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us
    <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 763, offset: 24, otp_b0: 0, otp_a0: 54, otpreg_add: 257, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U2_SLPDDR_TO_AWAKE_258: {name: T_SLOT_U2_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP2_SLPDDR_TO_AWAKE, reg_addr: 9353, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 2 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 2 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us
    <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 764, offset: 28, otp_b0: 0, otp_a0: 54, otpreg_add: 258, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U3_SLPDDR_TO_AWAKE_258: {name: T_SLOT_U3_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP2_SLPDDR_TO_AWAKE, reg_addr: 9353, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 3 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 3 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us
    <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 765, offset: 0, otp_b0: 0, otp_a0: 55, otpreg_add: 258, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U4_SLPDDR_TO_AWAKE_259: {name: T_SLOT_U4_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP3_SLPDDR_TO_AWAKE, reg_addr: 9354, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 4 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 4 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us
    <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 766, offset: 4, otp_b0: 0, otp_a0: 55, otpreg_add: 259, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U5_SLPDDR_TO_AWAKE_259: {name: T_SLOT_U5_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP3_SLPDDR_TO_AWAKE, reg_addr: 9354, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 5 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 5 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us
    <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 767, offset: 8, otp_b0: 0, otp_a0: 55, otpreg_add: 259, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U6_SLPDDR_TO_AWAKE_260: {name: T_SLOT_U6_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP4_SLPDDR_TO_AWAKE, reg_addr: 9355, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 6 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 6 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us
    <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 768, offset: 12, otp_b0: 0, otp_a0: 55, otpreg_add: 260, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U7_SLPDDR_TO_AWAKE_260: {name: T_SLOT_U7_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP4_SLPDDR_TO_AWAKE, reg_addr: 9355, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 7 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 7 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us
    <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 769, offset: 16, otp_b0: 0, otp_a0: 55, otpreg_add: 260, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U8_SLPDDR_TO_AWAKE_261: {name: T_SLOT_U8_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP5_SLPDDR_TO_AWAKE, reg_addr: 9356, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 8 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 8 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us
    <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 770, offset: 20, otp_b0: 0, otp_a0: 55, otpreg_add: 261, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U9_SLPDDR_TO_AWAKE_261: {name: T_SLOT_U9_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP5_SLPDDR_TO_AWAKE, reg_addr: 9356, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 9 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 9 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us
    <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 771, offset: 24, otp_b0: 0, otp_a0: 55, otpreg_add: 261, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U10_SLPDDR_TO_AWAKE_262: {name: T_SLOT_U10_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP6_SLPDDR_TO_AWAKE, reg_addr: 9357, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 10 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 10 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 772, offset: 28, otp_b0: 0, otp_a0: 55, otpreg_add: 262, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U11_SLPDDR_TO_AWAKE_262: {name: T_SLOT_U11_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP6_SLPDDR_TO_AWAKE, reg_addr: 9357, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 11 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 11 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 773, offset: 0, otp_b0: 0, otp_a0: 56, otpreg_add: 262, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U12_SLPDDR_TO_AWAKE_263: {name: T_SLOT_U12_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP7_SLPDDR_TO_AWAKE, reg_addr: 9358, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 12 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 12 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 774, offset: 4, otp_b0: 0, otp_a0: 56, otpreg_add: 263, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U13_SLPDDR_TO_AWAKE_263: {name: T_SLOT_U13_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP7_SLPDDR_TO_AWAKE, reg_addr: 9358, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 13 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 13 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 775, offset: 8, otp_b0: 0, otp_a0: 56, otpreg_add: 263, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U14_SLPDDR_TO_AWAKE_264: {name: T_SLOT_U14_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP8_SLPDDR_TO_AWAKE, reg_addr: 9359, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 14 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 14 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 776, offset: 12, otp_b0: 0, otp_a0: 56, otpreg_add: 264, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U15_SLPDDR_TO_AWAKE_264: {name: T_SLOT_U15_SLPDDR_TO_AWAKE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP8_SLPDDR_TO_AWAKE, reg_addr: 9359, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 15 in SLPDDR_TO_AWAKE  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 15 in SLPDDR_TO_AWAKE <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 777, offset: 16, otp_b0: 0, otp_a0: 56, otpreg_add: 264, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U0_SLPS2R_TO_SLPDDR_265: {name: T_SLOT_U0_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP1_SLPS2R_TO_SLPDDR, reg_addr: 9360, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 0 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 0 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 778, offset: 20, otp_b0: 0, otp_a0: 56, otpreg_add: 265, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U1_SLPS2R_TO_SLPDDR_265: {name: T_SLOT_U1_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP1_SLPS2R_TO_SLPDDR, reg_addr: 9360, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 1 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 1 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 779, offset: 24, otp_b0: 0, otp_a0: 56, otpreg_add: 265, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U2_SLPS2R_TO_SLPDDR_266: {name: T_SLOT_U2_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP2_SLPS2R_TO_SLPDDR, reg_addr: 9361, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 2 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 2 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 780, offset: 28, otp_b0: 0, otp_a0: 56, otpreg_add: 266, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U3_SLPS2R_TO_SLPDDR_266: {name: T_SLOT_U3_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP2_SLPS2R_TO_SLPDDR, reg_addr: 9361, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 3 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 3 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 781, offset: 0, otp_b0: 0, otp_a0: 57, otpreg_add: 266, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U4_SLPS2R_TO_SLPDDR_267: {name: T_SLOT_U4_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP3_SLPS2R_TO_SLPDDR, reg_addr: 9362, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 4 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 4 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 782, offset: 4, otp_b0: 0, otp_a0: 57, otpreg_add: 267, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U5_SLPS2R_TO_SLPDDR_267: {name: T_SLOT_U5_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP3_SLPS2R_TO_SLPDDR, reg_addr: 9362, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 5 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 5 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 783, offset: 8, otp_b0: 0, otp_a0: 57, otpreg_add: 267, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U6_SLPS2R_TO_SLPDDR_268: {name: T_SLOT_U6_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP4_SLPS2R_TO_SLPDDR, reg_addr: 9363, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 6 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 6 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 784, offset: 12, otp_b0: 0, otp_a0: 57, otpreg_add: 268, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U7_SLPS2R_TO_SLPDDR_268: {name: T_SLOT_U7_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP4_SLPS2R_TO_SLPDDR, reg_addr: 9363, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 7 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 7 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 785, offset: 16, otp_b0: 0, otp_a0: 57, otpreg_add: 268, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U8_SLPS2R_TO_SLPDDR_269: {name: T_SLOT_U8_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP5_SLPS2R_TO_SLPDDR, reg_addr: 9364, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 8 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 8 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 786, offset: 20, otp_b0: 0, otp_a0: 57, otpreg_add: 269, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U9_SLPS2R_TO_SLPDDR_269: {name: T_SLOT_U9_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP5_SLPS2R_TO_SLPDDR, reg_addr: 9364, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 9 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 9 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 787, offset: 24, otp_b0: 0, otp_a0: 57, otpreg_add: 269, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U10_SLPS2R_TO_SLPDDR_270: {name: T_SLOT_U10_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP6_SLPS2R_TO_SLPDDR, reg_addr: 9365, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 10 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 10 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 788, offset: 28, otp_b0: 0, otp_a0: 57, otpreg_add: 270, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U11_SLPS2R_TO_SLPDDR_270: {name: T_SLOT_U11_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP6_SLPS2R_TO_SLPDDR, reg_addr: 9365, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 11 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 11 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 789, offset: 0, otp_b0: 0, otp_a0: 58, otpreg_add: 270, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U12_SLPS2R_TO_SLPDDR_271: {name: T_SLOT_U12_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP7_SLPS2R_TO_SLPDDR, reg_addr: 9366, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 12 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 12 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 790, offset: 4, otp_b0: 0, otp_a0: 58, otpreg_add: 271, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U13_SLPS2R_TO_SLPDDR_271: {name: T_SLOT_U13_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP7_SLPS2R_TO_SLPDDR, reg_addr: 9366, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 13 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 13 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 791, offset: 8, otp_b0: 0, otp_a0: 58, otpreg_add: 271, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_U14_SLPS2R_TO_SLPDDR_272: {name: T_SLOT_U14_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP8_SLPS2R_TO_SLPDDR, reg_addr: 9367, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 14 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 14 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 792, offset: 12, otp_b0: 0, otp_a0: 58, otpreg_add: 272, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_U15_SLPS2R_TO_SLPDDR_272: {name: T_SLOT_U15_SLPS2R_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_UP8_SLPS2R_TO_SLPDDR, reg_addr: 9367, otp_owner: system, value: 0, bw: 4, desc: "Up slot number 15 in SLPS2R_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Up slot number 15 in SLPS2R_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 793, offset: 16, otp_b0: 0, otp_a0: 58, otpreg_add: 272, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D0_AWAKE_TO_SLPDDR_273: {name: T_SLOT_D0_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN1_AWAKE_TO_SLPDDR, reg_addr: 9368, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 0 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 0 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 794, offset: 20, otp_b0: 0, otp_a0: 58, otpreg_add: 273, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D1_AWAKE_TO_SLPDDR_273: {name: T_SLOT_D1_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN1_AWAKE_TO_SLPDDR, reg_addr: 9368, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 1 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 1 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 795, offset: 24, otp_b0: 0, otp_a0: 58, otpreg_add: 273, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D2_AWAKE_TO_SLPDDR_274: {name: T_SLOT_D2_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN2_AWAKE_TO_SLPDDR, reg_addr: 9369, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 2 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 2 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 796, offset: 28, otp_b0: 0, otp_a0: 58, otpreg_add: 274, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D3_AWAKE_TO_SLPDDR_274: {name: T_SLOT_D3_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN2_AWAKE_TO_SLPDDR, reg_addr: 9369, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 3 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 3 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 797, offset: 0, otp_b0: 0, otp_a0: 59, otpreg_add: 274, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D4_AWAKE_TO_SLPDDR_275: {name: T_SLOT_D4_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN3_AWAKE_TO_SLPDDR, reg_addr: 9370, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 4 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 4 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 798, offset: 4, otp_b0: 0, otp_a0: 59, otpreg_add: 275, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D5_AWAKE_TO_SLPDDR_275: {name: T_SLOT_D5_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN3_AWAKE_TO_SLPDDR, reg_addr: 9370, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 5 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 5 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 799, offset: 8, otp_b0: 0, otp_a0: 59, otpreg_add: 275, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D6_AWAKE_TO_SLPDDR_276: {name: T_SLOT_D6_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN4_AWAKE_TO_SLPDDR, reg_addr: 9371, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 6 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 6 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 800, offset: 12, otp_b0: 0, otp_a0: 59, otpreg_add: 276, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D7_AWAKE_TO_SLPDDR_276: {name: T_SLOT_D7_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN4_AWAKE_TO_SLPDDR, reg_addr: 9371, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 7 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 7 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 801, offset: 16, otp_b0: 0, otp_a0: 59, otpreg_add: 276, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D8_AWAKE_TO_SLPDDR_277: {name: T_SLOT_D8_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN5_AWAKE_TO_SLPDDR, reg_addr: 9372, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 8 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 8 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 802, offset: 20, otp_b0: 0, otp_a0: 59, otpreg_add: 277, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D9_AWAKE_TO_SLPDDR_277: {name: T_SLOT_D9_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN5_AWAKE_TO_SLPDDR, reg_addr: 9372, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 9 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 9 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 803, offset: 24, otp_b0: 0, otp_a0: 59, otpreg_add: 277, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D10_AWAKE_TO_SLPDDR_278: {name: T_SLOT_D10_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN6_AWAKE_TO_SLPDDR, reg_addr: 9373, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 10 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 10 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 804, offset: 28, otp_b0: 0, otp_a0: 59, otpreg_add: 278, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D11_AWAKE_TO_SLPDDR_278: {name: T_SLOT_D11_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN6_AWAKE_TO_SLPDDR, reg_addr: 9373, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 11 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 11 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 805, offset: 0, otp_b0: 0, otp_a0: 60, otpreg_add: 278, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D12_AWAKE_TO_SLPDDR_279: {name: T_SLOT_D12_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN7_AWAKE_TO_SLPDDR, reg_addr: 9374, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 12 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 12 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 806, offset: 4, otp_b0: 0, otp_a0: 60, otpreg_add: 279, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D13_AWAKE_TO_SLPDDR_279: {name: T_SLOT_D13_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN7_AWAKE_TO_SLPDDR, reg_addr: 9374, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 13 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 13 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 807, offset: 8, otp_b0: 0, otp_a0: 60, otpreg_add: 279, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D14_AWAKE_TO_SLPDDR_280: {name: T_SLOT_D14_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN8_AWAKE_TO_SLPDDR, reg_addr: 9375, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 14 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 14 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 808, offset: 12, otp_b0: 0, otp_a0: 60, otpreg_add: 280, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D15_AWAKE_TO_SLPDDR_280: {name: T_SLOT_D15_AWAKE_TO_SLPDDR, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN8_AWAKE_TO_SLPDDR, reg_addr: 9375, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 15 in AWAKE_TO_SLPDDR  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 15 in AWAKE_TO_SLPDDR <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 809, offset: 16, otp_b0: 0, otp_a0: 60, otpreg_add: 280, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D0_TO_OFF_281: {name: T_SLOT_D0_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN1_TO_OFF, reg_addr: 9376, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 0 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 0 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 810, offset: 20, otp_b0: 0, otp_a0: 60, otpreg_add: 281, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D1_TO_OFF_281: {name: T_SLOT_D1_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN1_TO_OFF, reg_addr: 9376, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 1 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 1 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 811, offset: 24, otp_b0: 0, otp_a0: 60, otpreg_add: 281, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D2_TO_OFF_282: {name: T_SLOT_D2_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN2_TO_OFF, reg_addr: 9377, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 2 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 2 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 812, offset: 28, otp_b0: 0, otp_a0: 60, otpreg_add: 282, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D3_TO_OFF_282: {name: T_SLOT_D3_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN2_TO_OFF, reg_addr: 9377, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 3 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 3 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 813, offset: 0, otp_b0: 0, otp_a0: 61, otpreg_add: 282, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D4_TO_OFF_283: {name: T_SLOT_D4_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN3_TO_OFF, reg_addr: 9378, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 4 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 4 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 814, offset: 4, otp_b0: 0, otp_a0: 61, otpreg_add: 283, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D5_TO_OFF_283: {name: T_SLOT_D5_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN3_TO_OFF, reg_addr: 9378, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 5 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 5 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 815, offset: 8, otp_b0: 0, otp_a0: 61, otpreg_add: 283, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D6_TO_OFF_284: {name: T_SLOT_D6_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN4_TO_OFF, reg_addr: 9379, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 6 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 6 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 816, offset: 12, otp_b0: 0, otp_a0: 61, otpreg_add: 284, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D7_TO_OFF_284: {name: T_SLOT_D7_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN4_TO_OFF, reg_addr: 9379, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 7 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 7 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 817, offset: 16, otp_b0: 0, otp_a0: 61, otpreg_add: 284, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D8_TO_OFF_285: {name: T_SLOT_D8_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN5_TO_OFF, reg_addr: 9380, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 8 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 8 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 818, offset: 20, otp_b0: 0, otp_a0: 61, otpreg_add: 285, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D9_TO_OFF_285: {name: T_SLOT_D9_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN5_TO_OFF, reg_addr: 9380, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 9 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 9 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 819, offset: 24, otp_b0: 0, otp_a0: 61, otpreg_add: 285, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D10_TO_OFF_286: {name: T_SLOT_D10_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN6_TO_OFF, reg_addr: 9381, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 10 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 10 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us
    <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 820, offset: 28, otp_b0: 0, otp_a0: 61, otpreg_add: 286, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D11_TO_OFF_286: {name: T_SLOT_D11_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN6_TO_OFF, reg_addr: 9381, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 11 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 11 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us
    <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 821, offset: 0, otp_b0: 0, otp_a0: 62, otpreg_add: 286, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D12_TO_OFF_287: {name: T_SLOT_D12_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN7_TO_OFF, reg_addr: 9382, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 12 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 12 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us
    <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 822, offset: 4, otp_b0: 0, otp_a0: 62, otpreg_add: 287, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D13_TO_OFF_287: {name: T_SLOT_D13_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN7_TO_OFF, reg_addr: 9382, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 13 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 13 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us
    <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 823, offset: 8, otp_b0: 0, otp_a0: 62, otpreg_add: 287, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D14_TO_OFF_288: {name: T_SLOT_D14_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN8_TO_OFF, reg_addr: 9383, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 14 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 14 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us
    <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 824, offset: 12, otp_b0: 0, otp_a0: 62, otpreg_add: 288, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D15_TO_OFF_288: {name: T_SLOT_D15_TO_OFF, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN8_TO_OFF, reg_addr: 9383, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 15 in TO_OFF  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 15 in TO_OFF <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us
    <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 825, offset: 16, otp_b0: 0, otp_a0: 62, otpreg_add: 288, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D0_SLPDDR_TO_SLPS2R_289: {name: T_SLOT_D0_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN1_SLPDDR_TO_SLPS2R, reg_addr: 9384, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 0 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 0 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 826, offset: 20, otp_b0: 0, otp_a0: 62, otpreg_add: 289, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D1_SLPDDR_TO_SLPS2R_289: {name: T_SLOT_D1_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN1_SLPDDR_TO_SLPS2R, reg_addr: 9384, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 1 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 1 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 827, offset: 24, otp_b0: 0, otp_a0: 62, otpreg_add: 289, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D2_SLPDDR_TO_SLPS2R_290: {name: T_SLOT_D2_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN2_SLPDDR_TO_SLPS2R, reg_addr: 9385, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 2 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 2 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 828, offset: 28, otp_b0: 0, otp_a0: 62, otpreg_add: 290, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D3_SLPDDR_TO_SLPS2R_290: {name: T_SLOT_D3_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN2_SLPDDR_TO_SLPS2R, reg_addr: 9385, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 3 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 3 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 829, offset: 0, otp_b0: 0, otp_a0: 63, otpreg_add: 290, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D4_SLPDDR_TO_SLPS2R_291: {name: T_SLOT_D4_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN3_SLPDDR_TO_SLPS2R, reg_addr: 9386, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 4 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 4 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 830, offset: 4, otp_b0: 0, otp_a0: 63, otpreg_add: 291, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D5_SLPDDR_TO_SLPS2R_291: {name: T_SLOT_D5_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN3_SLPDDR_TO_SLPS2R, reg_addr: 9386, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 5 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 5 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 831, offset: 8, otp_b0: 0, otp_a0: 63, otpreg_add: 291, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D6_SLPDDR_TO_SLPS2R_292: {name: T_SLOT_D6_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN4_SLPDDR_TO_SLPS2R, reg_addr: 9387, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 6 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 6 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 832, offset: 12, otp_b0: 0, otp_a0: 63, otpreg_add: 292, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D7_SLPDDR_TO_SLPS2R_292: {name: T_SLOT_D7_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN4_SLPDDR_TO_SLPS2R, reg_addr: 9387, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 7 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 7 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 833, offset: 16, otp_b0: 0, otp_a0: 63, otpreg_add: 292, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D8_SLPDDR_TO_SLPS2R_293: {name: T_SLOT_D8_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN5_SLPDDR_TO_SLPS2R, reg_addr: 9388, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 8 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 8 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 834, offset: 20, otp_b0: 0, otp_a0: 63, otpreg_add: 293, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D9_SLPDDR_TO_SLPS2R_293: {name: T_SLOT_D9_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN5_SLPDDR_TO_SLPS2R, reg_addr: 9388, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 9 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 9 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3)
    = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 835, offset: 24, otp_b0: 0, otp_a0: 63, otpreg_add: 293, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D10_SLPDDR_TO_SLPS2R_294: {name: T_SLOT_D10_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN6_SLPDDR_TO_SLPS2R, reg_addr: 9389, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 10 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 10 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 836, offset: 28, otp_b0: 0, otp_a0: 63, otpreg_add: 294, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D11_SLPDDR_TO_SLPS2R_294: {name: T_SLOT_D11_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN6_SLPDDR_TO_SLPS2R, reg_addr: 9389, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 11 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 11 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 837, offset: 0, otp_b0: 0, otp_a0: 64, otpreg_add: 294, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D12_SLPDDR_TO_SLPS2R_295: {name: T_SLOT_D12_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN7_SLPDDR_TO_SLPS2R, reg_addr: 9390, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 12 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 12 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 838, offset: 4, otp_b0: 0, otp_a0: 64, otpreg_add: 295, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D13_SLPDDR_TO_SLPS2R_295: {name: T_SLOT_D13_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN7_SLPDDR_TO_SLPS2R, reg_addr: 9390, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 13 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 13 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 839, offset: 8, otp_b0: 0, otp_a0: 64, otpreg_add: 295, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D14_SLPDDR_TO_SLPS2R_296: {name: T_SLOT_D14_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN8_SLPDDR_TO_SLPS2R, reg_addr: 9391, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 14 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 14 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 840, offset: 12, otp_b0: 0, otp_a0: 64, otpreg_add: 296, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D15_SLPDDR_TO_SLPS2R_296: {name: T_SLOT_D15_SLPDDR_TO_SLPS2R, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN8_SLPDDR_TO_SLPS2R, reg_addr: 9391, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 15 in SLPDDR_TO_SLPS2R  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 15 in SLPDDR_TO_SLPS2R <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 841, offset: 16, otp_b0: 0, otp_a0: 64, otpreg_add: 296, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D0_SLPDDR_TO_SLPS2RA_297: {name: T_SLOT_D0_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN1_SLPDDR_TO_SLPS2RA, reg_addr: 9392, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 0 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 0 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 842, offset: 20, otp_b0: 0, otp_a0: 64, otpreg_add: 297, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D1_SLPDDR_TO_SLPS2RA_297: {name: T_SLOT_D1_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN1_SLPDDR_TO_SLPS2RA, reg_addr: 9392, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 1 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 1 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 843, offset: 24, otp_b0: 0, otp_a0: 64, otpreg_add: 297, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D2_SLPDDR_TO_SLPS2RA_298: {name: T_SLOT_D2_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN2_SLPDDR_TO_SLPS2RA, reg_addr: 9393, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 2 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 2 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 844, offset: 28, otp_b0: 0, otp_a0: 64, otpreg_add: 298, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D3_SLPDDR_TO_SLPS2RA_298: {name: T_SLOT_D3_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN2_SLPDDR_TO_SLPS2RA, reg_addr: 9393, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 3 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 3 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 845, offset: 0, otp_b0: 0, otp_a0: 65, otpreg_add: 298, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D4_SLPDDR_TO_SLPS2RA_299: {name: T_SLOT_D4_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN3_SLPDDR_TO_SLPS2RA, reg_addr: 9394, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 4 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 4 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 846, offset: 4, otp_b0: 0, otp_a0: 65, otpreg_add: 299, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D5_SLPDDR_TO_SLPS2RA_299: {name: T_SLOT_D5_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN3_SLPDDR_TO_SLPS2RA, reg_addr: 9394, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 5 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 5 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 847, offset: 8, otp_b0: 0, otp_a0: 65, otpreg_add: 299, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D6_SLPDDR_TO_SLPS2RA_300: {name: T_SLOT_D6_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN4_SLPDDR_TO_SLPS2RA, reg_addr: 9395, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 6 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 6 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 848, offset: 12, otp_b0: 0, otp_a0: 65, otpreg_add: 300, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D7_SLPDDR_TO_SLPS2RA_300: {name: T_SLOT_D7_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN4_SLPDDR_TO_SLPS2RA, reg_addr: 9395, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 7 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 7 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 849, offset: 16, otp_b0: 0, otp_a0: 65, otpreg_add: 300, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D8_SLPDDR_TO_SLPS2RA_301: {name: T_SLOT_D8_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN5_SLPDDR_TO_SLPS2RA, reg_addr: 9396, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 8 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 8 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 850, offset: 20, otp_b0: 0, otp_a0: 65, otpreg_add: 301, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D9_SLPDDR_TO_SLPS2RA_301: {name: T_SLOT_D9_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN5_SLPDDR_TO_SLPS2RA, reg_addr: 9396, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 9 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 9 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us
    <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 851, offset: 24, otp_b0: 0, otp_a0: 65, otpreg_add: 301, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D10_SLPDDR_TO_SLPS2RA_302: {name: T_SLOT_D10_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN6_SLPDDR_TO_SLPS2RA, reg_addr: 9397, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 10 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 10 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2)
    = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 852, offset: 28, otp_b0: 0, otp_a0: 65, otpreg_add: 302, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D11_SLPDDR_TO_SLPS2RA_302: {name: T_SLOT_D11_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN6_SLPDDR_TO_SLPS2RA, reg_addr: 9397, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 11 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 11 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2)
    = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 853, offset: 0, otp_b0: 0, otp_a0: 66, otpreg_add: 302, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D12_SLPDDR_TO_SLPS2RA_303: {name: T_SLOT_D12_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN7_SLPDDR_TO_SLPS2RA, reg_addr: 9398, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 12 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 12 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2)
    = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 854, offset: 4, otp_b0: 0, otp_a0: 66, otpreg_add: 303, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D13_SLPDDR_TO_SLPS2RA_303: {name: T_SLOT_D13_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN7_SLPDDR_TO_SLPS2RA, reg_addr: 9398, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 13 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 13 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2)
    = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 855, offset: 8, otp_b0: 0, otp_a0: 66, otpreg_add: 303, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D14_SLPDDR_TO_SLPS2RA_304: {name: T_SLOT_D14_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN8_SLPDDR_TO_SLPS2RA, reg_addr: 9399, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 14 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 14 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2)
    = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 856, offset: 12, otp_b0: 0, otp_a0: 66, otpreg_add: 304, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D15_SLPDDR_TO_SLPS2RA_304: {name: T_SLOT_D15_SLPDDR_TO_SLPS2RA, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN8_SLPDDR_TO_SLPS2RA, reg_addr: 9399, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 15 in SLPDDR_TO_SLPS2RA  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 15 in SLPDDR_TO_SLPS2RA <br>(0) = 0us <br>(1) = 32us <br>(2)
    = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 857, offset: 16, otp_b0: 0, otp_a0: 66, otpreg_add: 304, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D0_CRASH_305: {name: T_SLOT_D0_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN1_CRASH, reg_addr: 9400, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 0 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 0 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) =
    1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 858, offset: 20, otp_b0: 0, otp_a0: 66, otpreg_add: 305, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D1_CRASH_305: {name: T_SLOT_D1_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN1_CRASH, reg_addr: 9400, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 1 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 1 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) =
    1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 859, offset: 24, otp_b0: 0, otp_a0: 66, otpreg_add: 305, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D2_CRASH_306: {name: T_SLOT_D2_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN2_CRASH, reg_addr: 9401, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 2 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 2 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) =
    1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 860, offset: 28, otp_b0: 0, otp_a0: 66, otpreg_add: 306, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D3_CRASH_306: {name: T_SLOT_D3_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN2_CRASH, reg_addr: 9401, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 3 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 3 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) =
    1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 861, offset: 0, otp_b0: 0, otp_a0: 67, otpreg_add: 306, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D4_CRASH_307: {name: T_SLOT_D4_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN3_CRASH, reg_addr: 9402, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 4 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 4 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) =
    1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 862, offset: 4, otp_b0: 0, otp_a0: 67, otpreg_add: 307, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D5_CRASH_307: {name: T_SLOT_D5_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN3_CRASH, reg_addr: 9402, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 5 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 5 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) =
    1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 863, offset: 8, otp_b0: 0, otp_a0: 67, otpreg_add: 307, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D6_CRASH_308: {name: T_SLOT_D6_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN4_CRASH, reg_addr: 9403, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 6 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 6 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) =
    1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 864, offset: 12, otp_b0: 0, otp_a0: 67, otpreg_add: 308, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D7_CRASH_308: {name: T_SLOT_D7_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN4_CRASH, reg_addr: 9403, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 7 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 7 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) =
    1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 865, offset: 16, otp_b0: 0, otp_a0: 67, otpreg_add: 308, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D8_CRASH_309: {name: T_SLOT_D8_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN5_CRASH, reg_addr: 9404, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 8 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 8 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) =
    1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 866, offset: 20, otp_b0: 0, otp_a0: 67, otpreg_add: 309, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D9_CRASH_309: {name: T_SLOT_D9_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN5_CRASH, reg_addr: 9404, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 9 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 9 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6) =
    1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 867, offset: 24, otp_b0: 0, otp_a0: 67, otpreg_add: 309, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D10_CRASH_310: {name: T_SLOT_D10_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN6_CRASH, reg_addr: 9405, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 10 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 10 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 868, offset: 28, otp_b0: 0, otp_a0: 67, otpreg_add: 310, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D11_CRASH_310: {name: T_SLOT_D11_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN6_CRASH, reg_addr: 9405, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 11 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 11 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 869, offset: 0, otp_b0: 0, otp_a0: 68, otpreg_add: 310, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D12_CRASH_311: {name: T_SLOT_D12_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN7_CRASH, reg_addr: 9406, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 12 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 12 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 870, offset: 4, otp_b0: 0, otp_a0: 68, otpreg_add: 311, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D13_CRASH_311: {name: T_SLOT_D13_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN7_CRASH, reg_addr: 9406, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 13 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 13 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 871, offset: 8, otp_b0: 0, otp_a0: 68, otpreg_add: 311, otpreg_ofs: 4}
OTP_POWER_CONTROL_T_SLOT_D14_CRASH_312: {name: T_SLOT_D14_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN8_CRASH, reg_addr: 9407, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 14 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 14 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 872, offset: 12, otp_b0: 0, otp_a0: 68, otpreg_add: 312, otpreg_ofs: 0}
OTP_POWER_CONTROL_T_SLOT_D15_CRASH_312: {name: T_SLOT_D15_CRASH, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLOT_DN8_CRASH, reg_addr: 9407, otp_owner: system, value: 0, bw: 4, desc: "Down slot number 15 in CRASH  \n(0) = 0us  \n(1) = 32us  \n(2) = 64us  \n(3) = 128us  \n(4) = 320us  \n(5) = 640us  \n(6) = 1280us  \n(7) = 2560us  \n(8) = 0.25ms  \n(9) = 0.5ms  \n(10) = 1ms  \n(11) = 2ms  \n(12) = 5ms  \n(13) = 10ms  \n(14) = 20ms  \n(15) = 50ms\n\n", htmldesc: Down slot number 15 in CRASH <br>(0) = 0us <br>(1) = 32us <br>(2) = 64us <br>(3) = 128us <br>(4) = 320us <br>(5) = 640us <br>(6)
    = 1280us <br>(7) = 2560us <br>(8) = 0.25ms <br>(9) = 0.5ms <br>(10) = 1ms <br>(11) = 2ms <br>(12) = 5ms <br>(13) = 10ms <br>(14) = 20ms <br>(15) = 50ms, idx: 873, offset: 16, otp_b0: 0, otp_a0: 68, otpreg_add: 312, otpreg_ofs: 4}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_313: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_AWAKE_SLOT, reg_addr: 9408, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 874, offset: 20, otp_b0: 0, otp_a0: 68, otpreg_add: 313, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_313: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_AWAKE_SLOT, reg_addr: 9408, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 875, offset: 24, otp_b0: 0, otp_a0: 68, otpreg_add: 313, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_314: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_SLPDDR_SLOT, reg_addr: 9409, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 876, offset: 28, otp_b0: 0, otp_a0: 68, otpreg_add: 314, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_314: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_SLPDDR_SLOT, reg_addr: 9409, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 877, offset: 0, otp_b0: 0, otp_a0: 69, otpreg_add: 314, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_315: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_SLPS2R_SLOT, reg_addr: 9410, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 878, offset: 4, otp_b0: 0, otp_a0: 69, otpreg_add: 315, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_315: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_SLPS2R_SLOT, reg_addr: 9410, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 879, offset: 8, otp_b0: 0, otp_a0: 69, otpreg_add: 315, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_316: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_TO_OFF_SLOT, reg_addr: 9411, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 880, offset: 12, otp_b0: 0, otp_a0: 69, otpreg_add: 316, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_317: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_CRASH_SLOT, reg_addr: 9412, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 881, offset: 16, otp_b0: 0, otp_a0: 69, otpreg_add: 317, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_318: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_AWAKE_SLOT, reg_addr: 9413, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 882, offset: 20, otp_b0: 0, otp_a0: 69, otpreg_add: 318, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_318: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_AWAKE_SLOT, reg_addr: 9413, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 883, offset: 24, otp_b0: 0, otp_a0: 69, otpreg_add: 318, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_319: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_SLPDDR_SLOT, reg_addr: 9414, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 884, offset: 28, otp_b0: 0, otp_a0: 69, otpreg_add: 319, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_319: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_SLPDDR_SLOT, reg_addr: 9414, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 885, offset: 0, otp_b0: 0, otp_a0: 70, otpreg_add: 319, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_320: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_SLPS2R_SLOT, reg_addr: 9415, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 886, offset: 4, otp_b0: 0, otp_a0: 70, otpreg_add: 320, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_320: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_SLPS2R_SLOT, reg_addr: 9415, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 887, offset: 8, otp_b0: 0, otp_a0: 70, otpreg_add: 320, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_321: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_TO_OFF_SLOT, reg_addr: 9416, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 888, offset: 12, otp_b0: 0, otp_a0: 70, otpreg_add: 321, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_322: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_CRASH_SLOT, reg_addr: 9417, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 889, offset: 16, otp_b0: 0, otp_a0: 70, otpreg_add: 322, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_323: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_AWAKE_SLOT, reg_addr: 9418, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 890, offset: 20, otp_b0: 0, otp_a0: 70, otpreg_add: 323, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_323: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_AWAKE_SLOT, reg_addr: 9418, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 891, offset: 24, otp_b0: 0, otp_a0: 70, otpreg_add: 323, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_324: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_SLPDDR_SLOT, reg_addr: 9419, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 892, offset: 28, otp_b0: 0, otp_a0: 70, otpreg_add: 324, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_324: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_SLPDDR_SLOT, reg_addr: 9419, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 893, offset: 0, otp_b0: 0, otp_a0: 71, otpreg_add: 324, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_325: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_SLPS2R_SLOT, reg_addr: 9420, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 894, offset: 4, otp_b0: 0, otp_a0: 71, otpreg_add: 325, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_325: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_SLPS2R_SLOT, reg_addr: 9420, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 895, offset: 8, otp_b0: 0, otp_a0: 71, otpreg_add: 325, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_326: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_TO_OFF_SLOT, reg_addr: 9421, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 896, offset: 12, otp_b0: 0, otp_a0: 71, otpreg_add: 326, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_327: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_CRASH_SLOT, reg_addr: 9422, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 897, offset: 16, otp_b0: 0, otp_a0: 71, otpreg_add: 327, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_328: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_AWAKE_SLOT, reg_addr: 9423, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 898, offset: 20, otp_b0: 0, otp_a0: 71, otpreg_add: 328, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_328: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_AWAKE_SLOT, reg_addr: 9423, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 899, offset: 24, otp_b0: 0, otp_a0: 71, otpreg_add: 328, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_329: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_SLPDDR_SLOT, reg_addr: 9424, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 900, offset: 28, otp_b0: 0, otp_a0: 71, otpreg_add: 329, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_329: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_SLPDDR_SLOT, reg_addr: 9424, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 901, offset: 0, otp_b0: 0, otp_a0: 72, otpreg_add: 329, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_330: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_SLPS2R_SLOT, reg_addr: 9425, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 902, offset: 4, otp_b0: 0, otp_a0: 72, otpreg_add: 330, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_330: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_SLPS2R_SLOT, reg_addr: 9425, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 903, offset: 8, otp_b0: 0, otp_a0: 72, otpreg_add: 330, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_331: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_TO_OFF_SLOT, reg_addr: 9426, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 904, offset: 12, otp_b0: 0, otp_a0: 72, otpreg_add: 331, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_332: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_CRASH_SLOT, reg_addr: 9427, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 905, offset: 16, otp_b0: 0, otp_a0: 72, otpreg_add: 332, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_333: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_AWAKE_SLOT, reg_addr: 9428, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 906, offset: 20, otp_b0: 0, otp_a0: 72, otpreg_add: 333, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_333: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_AWAKE_SLOT, reg_addr: 9428, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 907, offset: 24, otp_b0: 0, otp_a0: 72, otpreg_add: 333, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_334: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_SLPDDR_SLOT, reg_addr: 9429, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 908, offset: 28, otp_b0: 0, otp_a0: 72, otpreg_add: 334, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_334: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_SLPDDR_SLOT, reg_addr: 9429, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 909, offset: 0, otp_b0: 0, otp_a0: 73, otpreg_add: 334, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_335: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_SLPS2R_SLOT, reg_addr: 9430, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 910, offset: 4, otp_b0: 0, otp_a0: 73, otpreg_add: 335, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_335: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_SLPS2R_SLOT, reg_addr: 9430, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 911, offset: 8, otp_b0: 0, otp_a0: 73, otpreg_add: 335, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_336: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_TO_OFF_SLOT, reg_addr: 9431, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 912, offset: 12, otp_b0: 0, otp_a0: 73, otpreg_add: 336, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_337: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_CRASH_SLOT, reg_addr: 9432, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 913, offset: 16, otp_b0: 0, otp_a0: 73, otpreg_add: 337, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_338: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_AWAKE_SLOT, reg_addr: 9433, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 914, offset: 20, otp_b0: 0, otp_a0: 73, otpreg_add: 338, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_338: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_AWAKE_SLOT, reg_addr: 9433, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 915, offset: 24, otp_b0: 0, otp_a0: 73, otpreg_add: 338, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_339: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_SLPDDR_SLOT, reg_addr: 9434, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 916, offset: 28, otp_b0: 0, otp_a0: 73, otpreg_add: 339, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_339: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_SLPDDR_SLOT, reg_addr: 9434, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 917, offset: 0, otp_b0: 0, otp_a0: 74, otpreg_add: 339, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_340: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_SLPS2R_SLOT, reg_addr: 9435, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 918, offset: 4, otp_b0: 0, otp_a0: 74, otpreg_add: 340, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_340: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_SLPS2R_SLOT, reg_addr: 9435, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 919, offset: 8, otp_b0: 0, otp_a0: 74, otpreg_add: 340, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_341: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_TO_OFF_SLOT, reg_addr: 9436, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 920, offset: 12, otp_b0: 0, otp_a0: 74, otpreg_add: 341, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_342: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_CRASH_SLOT, reg_addr: 9437, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 921, offset: 16, otp_b0: 0, otp_a0: 74, otpreg_add: 342, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_343: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_AWAKE_SLOT, reg_addr: 9438, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 922, offset: 20, otp_b0: 0, otp_a0: 74, otpreg_add: 343, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_343: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_AWAKE_SLOT, reg_addr: 9438, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 923, offset: 24, otp_b0: 0, otp_a0: 74, otpreg_add: 343, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_344: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_SLPDDR_SLOT, reg_addr: 9439, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 924, offset: 28, otp_b0: 0, otp_a0: 74, otpreg_add: 344, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_344: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_SLPDDR_SLOT, reg_addr: 9439, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 925, offset: 0, otp_b0: 0, otp_a0: 75, otpreg_add: 344, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_345: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_SLPS2R_SLOT, reg_addr: 9440, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 926, offset: 4, otp_b0: 0, otp_a0: 75, otpreg_add: 345, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_345: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_SLPS2R_SLOT, reg_addr: 9440, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 927, offset: 8, otp_b0: 0, otp_a0: 75, otpreg_add: 345, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_346: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_TO_OFF_SLOT, reg_addr: 9441, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 928, offset: 12, otp_b0: 0, otp_a0: 75, otpreg_add: 346, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_347: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_CRASH_SLOT, reg_addr: 9442, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 929, offset: 16, otp_b0: 0, otp_a0: 75, otpreg_add: 347, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_348: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_AWAKE_SLOT, reg_addr: 9443, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 930, offset: 20, otp_b0: 0, otp_a0: 75, otpreg_add: 348, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_348: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_AWAKE_SLOT, reg_addr: 9443, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 931, offset: 24, otp_b0: 0, otp_a0: 75, otpreg_add: 348, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_349: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_SLPDDR_SLOT, reg_addr: 9444, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 932, offset: 28, otp_b0: 0, otp_a0: 75, otpreg_add: 349, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_349: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_SLPDDR_SLOT, reg_addr: 9444, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 933, offset: 0, otp_b0: 0, otp_a0: 76, otpreg_add: 349, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_350: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_SLPS2R_SLOT, reg_addr: 9445, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 934, offset: 4, otp_b0: 0, otp_a0: 76, otpreg_add: 350, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_350: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_SLPS2R_SLOT, reg_addr: 9445, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 935, offset: 8, otp_b0: 0, otp_a0: 76, otpreg_add: 350, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_351: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_TO_OFF_SLOT, reg_addr: 9446, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 936, offset: 12, otp_b0: 0, otp_a0: 76, otpreg_add: 351, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_352: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_CRASH_SLOT, reg_addr: 9447, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 937, offset: 16, otp_b0: 0, otp_a0: 76, otpreg_add: 352, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_353: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_AWAKE_SLOT, reg_addr: 9448, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 938, offset: 20, otp_b0: 0, otp_a0: 76, otpreg_add: 353, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_353: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_AWAKE_SLOT, reg_addr: 9448, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 939, offset: 24, otp_b0: 0, otp_a0: 76, otpreg_add: 353, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_354: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_SLPDDR_SLOT, reg_addr: 9449, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 940, offset: 28, otp_b0: 0, otp_a0: 76, otpreg_add: 354, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_354: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_SLPDDR_SLOT, reg_addr: 9449, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 941, offset: 0, otp_b0: 0, otp_a0: 77, otpreg_add: 354, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_355: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_SLPS2R_SLOT, reg_addr: 9450, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 942, offset: 4, otp_b0: 0, otp_a0: 77, otpreg_add: 355, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_355: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_SLPS2R_SLOT, reg_addr: 9450, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 943, offset: 8, otp_b0: 0, otp_a0: 77, otpreg_add: 355, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_356: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_TO_OFF_SLOT, reg_addr: 9451, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 944, offset: 12, otp_b0: 0, otp_a0: 77, otpreg_add: 356, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_357: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_CRASH_SLOT, reg_addr: 9452, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 945, offset: 16, otp_b0: 0, otp_a0: 77, otpreg_add: 357, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_358: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_AWAKE_SLOT, reg_addr: 9453, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 946, offset: 20, otp_b0: 0, otp_a0: 77, otpreg_add: 358, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_358: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_AWAKE_SLOT, reg_addr: 9453, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 947, offset: 24, otp_b0: 0, otp_a0: 77, otpreg_add: 358, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_359: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_SLPDDR_SLOT, reg_addr: 9454, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 948, offset: 28, otp_b0: 0, otp_a0: 77, otpreg_add: 359, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_359: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_SLPDDR_SLOT, reg_addr: 9454, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 949, offset: 0, otp_b0: 0, otp_a0: 78, otpreg_add: 359, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_360: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_SLPS2R_SLOT, reg_addr: 9455, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 950, offset: 4, otp_b0: 0, otp_a0: 78, otpreg_add: 360, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_360: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_SLPS2R_SLOT, reg_addr: 9455, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 951, offset: 8, otp_b0: 0, otp_a0: 78, otpreg_add: 360, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_361: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_TO_OFF_SLOT, reg_addr: 9456, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 952, offset: 12, otp_b0: 0, otp_a0: 78, otpreg_add: 361, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_362: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_CRASH_SLOT, reg_addr: 9457, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 953, offset: 16, otp_b0: 0, otp_a0: 78, otpreg_add: 362, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_363: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_AWAKE_SLOT, reg_addr: 9458, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 954, offset: 20, otp_b0: 0, otp_a0: 78, otpreg_add: 363, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_363: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_AWAKE_SLOT, reg_addr: 9458, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 955, offset: 24, otp_b0: 0, otp_a0: 78, otpreg_add: 363, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_364: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_SLPDDR_SLOT, reg_addr: 9459, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 956, offset: 28, otp_b0: 0, otp_a0: 78, otpreg_add: 364, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_364: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_SLPDDR_SLOT, reg_addr: 9459, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 957, offset: 0, otp_b0: 0, otp_a0: 79, otpreg_add: 364, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_365: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_SLPS2R_SLOT, reg_addr: 9460, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 958, offset: 4, otp_b0: 0, otp_a0: 79, otpreg_add: 365, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_365: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_SLPS2R_SLOT, reg_addr: 9460, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 959, offset: 8, otp_b0: 0, otp_a0: 79, otpreg_add: 365, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_366: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_TO_OFF_SLOT, reg_addr: 9461, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 960, offset: 12, otp_b0: 0, otp_a0: 79, otpreg_add: 366, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_367: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_CRASH_SLOT, reg_addr: 9462, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 961, offset: 16, otp_b0: 0, otp_a0: 79, otpreg_add: 367, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_368: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_AWAKE_SLOT, reg_addr: 9463, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 962, offset: 20, otp_b0: 0, otp_a0: 79, otpreg_add: 368, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_368: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_AWAKE_SLOT, reg_addr: 9463, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 963, offset: 24, otp_b0: 0, otp_a0: 79, otpreg_add: 368, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_369: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_SLPDDR_SLOT, reg_addr: 9464, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 964, offset: 28, otp_b0: 0, otp_a0: 79, otpreg_add: 369, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_369: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_SLPDDR_SLOT, reg_addr: 9464, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 965, offset: 0, otp_b0: 0, otp_a0: 80, otpreg_add: 369, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_370: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_SLPS2R_SLOT, reg_addr: 9465, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 966, offset: 4, otp_b0: 0, otp_a0: 80, otpreg_add: 370, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_370: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_SLPS2R_SLOT, reg_addr: 9465, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 967, offset: 8, otp_b0: 0, otp_a0: 80, otpreg_add: 370, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_371: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_TO_OFF_SLOT, reg_addr: 9466, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 968, offset: 12, otp_b0: 0, otp_a0: 80, otpreg_add: 371, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_372: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_CRASH_SLOT, reg_addr: 9467, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 969, offset: 16, otp_b0: 0, otp_a0: 80, otpreg_add: 372, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_373: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_AWAKE_SLOT, reg_addr: 9468, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 970, offset: 20, otp_b0: 0, otp_a0: 80, otpreg_add: 373, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_373: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_AWAKE_SLOT, reg_addr: 9468, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 971, offset: 24, otp_b0: 0, otp_a0: 80, otpreg_add: 373, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_374: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_SLPDDR_SLOT, reg_addr: 9469, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 972, offset: 28, otp_b0: 0, otp_a0: 80, otpreg_add: 374, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_374: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_SLPDDR_SLOT, reg_addr: 9469, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 973, offset: 0, otp_b0: 0, otp_a0: 81, otpreg_add: 374, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_375: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_SLPS2R_SLOT, reg_addr: 9470, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 974, offset: 4, otp_b0: 0, otp_a0: 81, otpreg_add: 375, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_375: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_SLPS2R_SLOT, reg_addr: 9470, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 975, offset: 8, otp_b0: 0, otp_a0: 81, otpreg_add: 375, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_376: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_TO_OFF_SLOT, reg_addr: 9471, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 976, offset: 12, otp_b0: 0, otp_a0: 81, otpreg_add: 376, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_377: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_CRASH_SLOT, reg_addr: 9472, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 977, offset: 16, otp_b0: 0, otp_a0: 81, otpreg_add: 377, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_378: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_AWAKE_SLOT, reg_addr: 9473, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 978, offset: 20, otp_b0: 0, otp_a0: 81, otpreg_add: 378, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_378: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_AWAKE_SLOT, reg_addr: 9473, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 979, offset: 24, otp_b0: 0, otp_a0: 81, otpreg_add: 378, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_379: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_SLPDDR_SLOT, reg_addr: 9474, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 980, offset: 28, otp_b0: 0, otp_a0: 81, otpreg_add: 379, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_379: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_SLPDDR_SLOT, reg_addr: 9474, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 981, offset: 0, otp_b0: 0, otp_a0: 82, otpreg_add: 379, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_380: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_SLPS2R_SLOT, reg_addr: 9475, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 982, offset: 4, otp_b0: 0, otp_a0: 82, otpreg_add: 380, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_380: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_SLPS2R_SLOT, reg_addr: 9475, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 983, offset: 8, otp_b0: 0, otp_a0: 82, otpreg_add: 380, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_381: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_TO_OFF_SLOT, reg_addr: 9476, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 984, offset: 12, otp_b0: 0, otp_a0: 82, otpreg_add: 381, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_382: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_CRASH_SLOT, reg_addr: 9477, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 985, offset: 16, otp_b0: 0, otp_a0: 82, otpreg_add: 382, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_383: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_AWAKE_SLOT, reg_addr: 9478, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 986, offset: 20, otp_b0: 0, otp_a0: 82, otpreg_add: 383, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_383: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_AWAKE_SLOT, reg_addr: 9478, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 987, offset: 24, otp_b0: 0, otp_a0: 82, otpreg_add: 383, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_384: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_SLPDDR_SLOT, reg_addr: 9479, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 988, offset: 28, otp_b0: 0, otp_a0: 82, otpreg_add: 384, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_384: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_SLPDDR_SLOT, reg_addr: 9479, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 989, offset: 0, otp_b0: 0, otp_a0: 83, otpreg_add: 384, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_385: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_SLPS2R_SLOT, reg_addr: 9480, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 990, offset: 4, otp_b0: 0, otp_a0: 83, otpreg_add: 385, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_385: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_SLPS2R_SLOT, reg_addr: 9480, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 991, offset: 8, otp_b0: 0, otp_a0: 83, otpreg_add: 385, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_386: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_TO_OFF_SLOT, reg_addr: 9481, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 992, offset: 12, otp_b0: 0, otp_a0: 83, otpreg_add: 386, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_387: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_CRASH_SLOT, reg_addr: 9482, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 993, offset: 16, otp_b0: 0, otp_a0: 83, otpreg_add: 387, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_388: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_AWAKE_SLOT, reg_addr: 9483, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 994, offset: 20, otp_b0: 0, otp_a0: 83, otpreg_add: 388, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_388: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_AWAKE_SLOT, reg_addr: 9483, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 995, offset: 24, otp_b0: 0, otp_a0: 83, otpreg_add: 388, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_389: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_SLPDDR_SLOT, reg_addr: 9484, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 996, offset: 28, otp_b0: 0, otp_a0: 83, otpreg_add: 389, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_389: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_SLPDDR_SLOT, reg_addr: 9484, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 997, offset: 0, otp_b0: 0, otp_a0: 84, otpreg_add: 389, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_390: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_SLPS2R_SLOT, reg_addr: 9485, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 998, offset: 4, otp_b0: 0, otp_a0: 84, otpreg_add: 390, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_390: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_SLPS2R_SLOT, reg_addr: 9485, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 999, offset: 8, otp_b0: 0, otp_a0: 84, otpreg_add: 390, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_391: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_TO_OFF_SLOT, reg_addr: 9486, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1000, offset: 12, otp_b0: 0, otp_a0: 84, otpreg_add: 391, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_392: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_CRASH_SLOT, reg_addr: 9487, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1001, offset: 16, otp_b0: 0, otp_a0: 84, otpreg_add: 392, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_393: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_AWAKE_SLOT, reg_addr: 9488, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1002, offset: 20, otp_b0: 0, otp_a0: 84, otpreg_add: 393, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_393: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_AWAKE_SLOT, reg_addr: 9488, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1003, offset: 24, otp_b0: 0, otp_a0: 84, otpreg_add: 393, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_394: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_SLPDDR_SLOT, reg_addr: 9489, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1004, offset: 28, otp_b0: 0, otp_a0: 84, otpreg_add: 394, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_394: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_SLPDDR_SLOT, reg_addr: 9489, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1005, offset: 0, otp_b0: 0, otp_a0: 85, otpreg_add: 394, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_395: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_SLPS2R_SLOT, reg_addr: 9490, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1006, offset: 4, otp_b0: 0, otp_a0: 85, otpreg_add: 395, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_395: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_SLPS2R_SLOT, reg_addr: 9490, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1007, offset: 8, otp_b0: 0, otp_a0: 85, otpreg_add: 395, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_396: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_TO_OFF_SLOT, reg_addr: 9491, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1008, offset: 12, otp_b0: 0, otp_a0: 85, otpreg_add: 396, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_397: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_CRASH_SLOT, reg_addr: 9492, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1009, offset: 16, otp_b0: 0, otp_a0: 85, otpreg_add: 397, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_398: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_AWAKE_SLOT, reg_addr: 9493, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1010, offset: 20, otp_b0: 0, otp_a0: 85, otpreg_add: 398, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_398: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_AWAKE_SLOT, reg_addr: 9493, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1011, offset: 24, otp_b0: 0, otp_a0: 85, otpreg_add: 398, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_399: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_SLPDDR_SLOT, reg_addr: 9494, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1012, offset: 28, otp_b0: 0, otp_a0: 85, otpreg_add: 399, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_399: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_SLPDDR_SLOT, reg_addr: 9494, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1013, offset: 0, otp_b0: 0, otp_a0: 86, otpreg_add: 399, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_400: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_SLPS2R_SLOT, reg_addr: 9495, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1014, offset: 4, otp_b0: 0, otp_a0: 86, otpreg_add: 400, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_400: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_SLPS2R_SLOT, reg_addr: 9495, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1015, offset: 8, otp_b0: 0, otp_a0: 86, otpreg_add: 400, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_401: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_TO_OFF_SLOT, reg_addr: 9496, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1016, offset: 12, otp_b0: 0, otp_a0: 86, otpreg_add: 401, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_402: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_CRASH_SLOT, reg_addr: 9497, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1017, offset: 16, otp_b0: 0, otp_a0: 86, otpreg_add: 402, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_403: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_AWAKE_SLOT, reg_addr: 9498, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1018, offset: 20, otp_b0: 0, otp_a0: 86, otpreg_add: 403, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_403: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_AWAKE_SLOT, reg_addr: 9498, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1019, offset: 24, otp_b0: 0, otp_a0: 86, otpreg_add: 403, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_404: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_SLPDDR_SLOT, reg_addr: 9499, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1020, offset: 28, otp_b0: 0, otp_a0: 86, otpreg_add: 404, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_404: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_SLPDDR_SLOT, reg_addr: 9499, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1021, offset: 0, otp_b0: 0, otp_a0: 87, otpreg_add: 404, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_405: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_SLPS2R_SLOT, reg_addr: 9500, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1022, offset: 4, otp_b0: 0, otp_a0: 87, otpreg_add: 405, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_405: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_SLPS2R_SLOT, reg_addr: 9500, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1023, offset: 8, otp_b0: 0, otp_a0: 87, otpreg_add: 405, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_406: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_TO_OFF_SLOT, reg_addr: 9501, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1024, offset: 12, otp_b0: 0, otp_a0: 87, otpreg_add: 406, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_407: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_CRASH_SLOT, reg_addr: 9502, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1025, offset: 16, otp_b0: 0, otp_a0: 87, otpreg_add: 407, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_408: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_AWAKE_SLOT, reg_addr: 9503, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1026, offset: 20, otp_b0: 0, otp_a0: 87, otpreg_add: 408, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_408: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_AWAKE_SLOT, reg_addr: 9503, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1027, offset: 24, otp_b0: 0, otp_a0: 87, otpreg_add: 408, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_409: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_SLPDDR_SLOT, reg_addr: 9504, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1028, offset: 28, otp_b0: 0, otp_a0: 87, otpreg_add: 409, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_409: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_SLPDDR_SLOT, reg_addr: 9504, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1029, offset: 0, otp_b0: 0, otp_a0: 88, otpreg_add: 409, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_410: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_SLPS2R_SLOT, reg_addr: 9505, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1030, offset: 4, otp_b0: 0, otp_a0: 88, otpreg_add: 410, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_410: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_SLPS2R_SLOT, reg_addr: 9505, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1031, offset: 8, otp_b0: 0, otp_a0: 88, otpreg_add: 410, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_411: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_TO_OFF_SLOT, reg_addr: 9506, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1032, offset: 12, otp_b0: 0, otp_a0: 88, otpreg_add: 411, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_412: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_CRASH_SLOT, reg_addr: 9507, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1033, offset: 16, otp_b0: 0, otp_a0: 88, otpreg_add: 412, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_413: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_AWAKE_SLOT, reg_addr: 9508, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1034, offset: 20, otp_b0: 0, otp_a0: 88, otpreg_add: 413, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_413: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_AWAKE_SLOT, reg_addr: 9508, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1035, offset: 24, otp_b0: 0, otp_a0: 88, otpreg_add: 413, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_414: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_SLPDDR_SLOT, reg_addr: 9509, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1036, offset: 28, otp_b0: 0, otp_a0: 88, otpreg_add: 414, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_414: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_SLPDDR_SLOT, reg_addr: 9509, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1037, offset: 0, otp_b0: 0, otp_a0: 89, otpreg_add: 414, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_415: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_SLPS2R_SLOT, reg_addr: 9510, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1038, offset: 4, otp_b0: 0, otp_a0: 89, otpreg_add: 415, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_415: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_SLPS2R_SLOT, reg_addr: 9510, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1039, offset: 8, otp_b0: 0, otp_a0: 89, otpreg_add: 415, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_416: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_TO_OFF_SLOT, reg_addr: 9511, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1040, offset: 12, otp_b0: 0, otp_a0: 89, otpreg_add: 416, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_417: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_CRASH_SLOT, reg_addr: 9512, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1041, offset: 16, otp_b0: 0, otp_a0: 89, otpreg_add: 417, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_418: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_AWAKE_SLOT, reg_addr: 9513, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1042, offset: 20, otp_b0: 0, otp_a0: 89, otpreg_add: 418, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_418: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_AWAKE_SLOT, reg_addr: 9513, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1043, offset: 24, otp_b0: 0, otp_a0: 89, otpreg_add: 418, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_419: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_SLPDDR_SLOT, reg_addr: 9514, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1044, offset: 28, otp_b0: 0, otp_a0: 89, otpreg_add: 419, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_419: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_SLPDDR_SLOT, reg_addr: 9514, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1045, offset: 0, otp_b0: 0, otp_a0: 90, otpreg_add: 419, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_420: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_SLPS2R_SLOT, reg_addr: 9515, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1046, offset: 4, otp_b0: 0, otp_a0: 90, otpreg_add: 420, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_420: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_SLPS2R_SLOT, reg_addr: 9515, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1047, offset: 8, otp_b0: 0, otp_a0: 90, otpreg_add: 420, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_421: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_TO_OFF_SLOT, reg_addr: 9516, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1048, offset: 12, otp_b0: 0, otp_a0: 90, otpreg_add: 421, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_422: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_CRASH_SLOT, reg_addr: 9517, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1049, offset: 16, otp_b0: 0, otp_a0: 90, otpreg_add: 422, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_423: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_AWAKE_SLOT, reg_addr: 9518, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1050, offset: 20, otp_b0: 0, otp_a0: 90, otpreg_add: 423, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_423: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_AWAKE_SLOT, reg_addr: 9518, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1051, offset: 24, otp_b0: 0, otp_a0: 90, otpreg_add: 423, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_424: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_SLPDDR_SLOT, reg_addr: 9519, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1052, offset: 28, otp_b0: 0, otp_a0: 90, otpreg_add: 424, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_424: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_SLPDDR_SLOT, reg_addr: 9519, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1053, offset: 0, otp_b0: 0, otp_a0: 91, otpreg_add: 424, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_425: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_SLPS2R_SLOT, reg_addr: 9520, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1054, offset: 4, otp_b0: 0, otp_a0: 91, otpreg_add: 425, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_425: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_SLPS2R_SLOT, reg_addr: 9520, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1055, offset: 8, otp_b0: 0, otp_a0: 91, otpreg_add: 425, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_426: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_TO_OFF_SLOT, reg_addr: 9521, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1056, offset: 12, otp_b0: 0, otp_a0: 91, otpreg_add: 426, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_427: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_CRASH_SLOT, reg_addr: 9522, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1057, offset: 16, otp_b0: 0, otp_a0: 91, otpreg_add: 427, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_428: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_AWAKE_SLOT, reg_addr: 9523, otp_owner: system, value: 14, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1058, offset: 20, otp_b0: 0, otp_a0: 91, otpreg_add: 428, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_428: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_AWAKE_SLOT, reg_addr: 9523, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1059, offset: 24, otp_b0: 0, otp_a0: 91, otpreg_add: 428, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_429: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_SLPDDR_SLOT, reg_addr: 9524, otp_owner: system, value: 14, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1060, offset: 28, otp_b0: 0, otp_a0: 91, otpreg_add: 429, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_429: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_SLPDDR_SLOT, reg_addr: 9524, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1061, offset: 0, otp_b0: 0, otp_a0: 92, otpreg_add: 429, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_430: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_SLPS2R_SLOT, reg_addr: 9525, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1062, offset: 4, otp_b0: 0, otp_a0: 92, otpreg_add: 430, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_430: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_SLPS2R_SLOT, reg_addr: 9525, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1063, offset: 8, otp_b0: 0, otp_a0: 92, otpreg_add: 430, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_431: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_TO_OFF_SLOT, reg_addr: 9526, otp_owner: system, value: 14, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1064, offset: 12, otp_b0: 0, otp_a0: 92, otpreg_add: 431, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_432: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_CRASH_SLOT, reg_addr: 9527, otp_owner: system, value: 14, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1065, offset: 16, otp_b0: 0, otp_a0: 92, otpreg_add: 432, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_433: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_AWAKE_SLOT, reg_addr: 9528, otp_owner: system, value: 15, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1066, offset: 20, otp_b0: 0, otp_a0: 92, otpreg_add: 433, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_433: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_AWAKE_SLOT, reg_addr: 9528, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1067, offset: 24, otp_b0: 0, otp_a0: 92, otpreg_add: 433, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_434: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_SLPDDR_SLOT, reg_addr: 9529, otp_owner: system, value: 15, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1068, offset: 28, otp_b0: 0, otp_a0: 92, otpreg_add: 434, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_434: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_SLPDDR_SLOT, reg_addr: 9529, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1069, offset: 0, otp_b0: 0, otp_a0: 93, otpreg_add: 434, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_435: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_SLPS2R_SLOT, reg_addr: 9530, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1070, offset: 4, otp_b0: 0, otp_a0: 93, otpreg_add: 435, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_435: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_SLPS2R_SLOT, reg_addr: 9530, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1071, offset: 8, otp_b0: 0, otp_a0: 93, otpreg_add: 435, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_436: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_TO_OFF_SLOT, reg_addr: 9531, otp_owner: system, value: 15, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1072, offset: 12, otp_b0: 0, otp_a0: 93, otpreg_add: 436, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_437: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_CRASH_SLOT, reg_addr: 9532, otp_owner: system, value: 15, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1073, offset: 16, otp_b0: 0, otp_a0: 93, otpreg_add: 437, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_438: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_AWAKE_SLOT, reg_addr: 9533, otp_owner: system, value: 14, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1074, offset: 20, otp_b0: 0, otp_a0: 93, otpreg_add: 438, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_438: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_AWAKE_SLOT, reg_addr: 9533, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1075, offset: 24, otp_b0: 0, otp_a0: 93, otpreg_add: 438, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_439: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_SLPDDR_SLOT, reg_addr: 9534, otp_owner: system, value: 14, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1076, offset: 28, otp_b0: 0, otp_a0: 93, otpreg_add: 439, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_439: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_SLPDDR_SLOT, reg_addr: 9534, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1077, offset: 0, otp_b0: 0, otp_a0: 94, otpreg_add: 439, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_440: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_SLPS2R_SLOT, reg_addr: 9535, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1078, offset: 4, otp_b0: 0, otp_a0: 94, otpreg_add: 440, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_440: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_SLPS2R_SLOT, reg_addr: 9535, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1079, offset: 8, otp_b0: 0, otp_a0: 94, otpreg_add: 440, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_441: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_TO_OFF_SLOT, reg_addr: 9536, otp_owner: system, value: 14, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1080, offset: 12, otp_b0: 0, otp_a0: 94, otpreg_add: 441, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_442: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_CRASH_SLOT, reg_addr: 9537, otp_owner: system, value: 14, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1081, offset: 16, otp_b0: 0, otp_a0: 94, otpreg_add: 442, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_443: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_AWAKE_SLOT, reg_addr: 9538, otp_owner: system, value: 15, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1082, offset: 20, otp_b0: 0, otp_a0: 94, otpreg_add: 443, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_443: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_AWAKE_SLOT, reg_addr: 9538, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1083, offset: 24, otp_b0: 0, otp_a0: 94, otpreg_add: 443, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_444: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_SLPDDR_SLOT, reg_addr: 9539, otp_owner: system, value: 15, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1084, offset: 28, otp_b0: 0, otp_a0: 94, otpreg_add: 444, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_444: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_SLPDDR_SLOT, reg_addr: 9539, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1085, offset: 0, otp_b0: 0, otp_a0: 95, otpreg_add: 444, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_445: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_SLPS2R_SLOT, reg_addr: 9540, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1086, offset: 4, otp_b0: 0, otp_a0: 95, otpreg_add: 445, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_445: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_SLPS2R_SLOT, reg_addr: 9540, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1087, offset: 8, otp_b0: 0, otp_a0: 95, otpreg_add: 445, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_446: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_TO_OFF_SLOT, reg_addr: 9541, otp_owner: system, value: 15, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1088, offset: 12, otp_b0: 0, otp_a0: 95, otpreg_add: 446, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_447: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_CRASH_SLOT, reg_addr: 9542, otp_owner: system, value: 15, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1089, offset: 16, otp_b0: 0, otp_a0: 95, otpreg_add: 447, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_448: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_AWAKE_SLOT, reg_addr: 9543, otp_owner: system, value: 14, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1090, offset: 20, otp_b0: 0, otp_a0: 95, otpreg_add: 448, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_448: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_AWAKE_SLOT, reg_addr: 9543, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1091, offset: 24, otp_b0: 0, otp_a0: 95, otpreg_add: 448, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_449: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_SLPDDR_SLOT, reg_addr: 9544, otp_owner: system, value: 14, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1092, offset: 28, otp_b0: 0, otp_a0: 95, otpreg_add: 449, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_449: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_SLPDDR_SLOT, reg_addr: 9544, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1093, offset: 0, otp_b0: 0, otp_a0: 96, otpreg_add: 449, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_450: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_SLPS2R_SLOT, reg_addr: 9545, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1094, offset: 4, otp_b0: 0, otp_a0: 96, otpreg_add: 450, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_450: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_SLPS2R_SLOT, reg_addr: 9545, otp_owner: system, value: 14, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1095, offset: 8, otp_b0: 0, otp_a0: 96, otpreg_add: 450, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_451: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_TO_OFF_SLOT, reg_addr: 9546, otp_owner: system, value: 14, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1096, offset: 12, otp_b0: 0, otp_a0: 96, otpreg_add: 451, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_452: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_CRASH_SLOT, reg_addr: 9547, otp_owner: system, value: 14, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1097, offset: 16, otp_b0: 0, otp_a0: 96, otpreg_add: 452, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_453: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_AWAKE_SLOT, reg_addr: 9548, otp_owner: system, value: 15, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1098, offset: 20, otp_b0: 0, otp_a0: 96, otpreg_add: 453, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_453: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_AWAKE_SLOT, reg_addr: 9548, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1099, offset: 24, otp_b0: 0, otp_a0: 96, otpreg_add: 453, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_454: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_SLPDDR_SLOT, reg_addr: 9549, otp_owner: system, value: 15, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1100, offset: 28, otp_b0: 0, otp_a0: 96, otpreg_add: 454, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_454: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_SLPDDR_SLOT, reg_addr: 9549, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1101, offset: 0, otp_b0: 0, otp_a0: 97, otpreg_add: 454, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_455: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_SLPS2R_SLOT, reg_addr: 9550, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1102, offset: 4, otp_b0: 0, otp_a0: 97, otpreg_add: 455, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_455: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_SLPS2R_SLOT, reg_addr: 9550, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1103, offset: 8, otp_b0: 0, otp_a0: 97, otpreg_add: 455, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_456: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_TO_OFF_SLOT, reg_addr: 9551, otp_owner: system, value: 15, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1104, offset: 12, otp_b0: 0, otp_a0: 97, otpreg_add: 456, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_457: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_CRASH_SLOT, reg_addr: 9552, otp_owner: system, value: 15, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1105, offset: 16, otp_b0: 0, otp_a0: 97, otpreg_add: 457, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_458: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_AWAKE_SLOT, reg_addr: 9553, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1106, offset: 20, otp_b0: 0, otp_a0: 97, otpreg_add: 458, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_459: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_SLPDDR_SLOT, reg_addr: 9554, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1107, offset: 24, otp_b0: 0, otp_a0: 97, otpreg_add: 459, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_459: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_SLPDDR_SLOT, reg_addr: 9554, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1108, offset: 28, otp_b0: 0, otp_a0: 97, otpreg_add: 459, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_460: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_SLPS2R_SLOT, reg_addr: 9555, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1109, offset: 0, otp_b0: 0, otp_a0: 98, otpreg_add: 460, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_460: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_SLPS2R_SLOT, reg_addr: 9555, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1110, offset: 4, otp_b0: 0, otp_a0: 98, otpreg_add: 460, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_461: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_TO_OFF_SLOT, reg_addr: 9556, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1111, offset: 8, otp_b0: 0, otp_a0: 98, otpreg_add: 461, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_462: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_CRASH_SLOT, reg_addr: 9557, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1112, offset: 12, otp_b0: 0, otp_a0: 98, otpreg_add: 462, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_463: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_AWAKE_SLOT, reg_addr: 9558, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1113, offset: 16, otp_b0: 0, otp_a0: 98, otpreg_add: 463, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_464: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_SLPDDR_SLOT, reg_addr: 9559, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1114, offset: 20, otp_b0: 0, otp_a0: 98, otpreg_add: 464, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_464: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_SLPDDR_SLOT, reg_addr: 9559, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1115, offset: 24, otp_b0: 0, otp_a0: 98, otpreg_add: 464, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_465: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_SLPS2R_SLOT, reg_addr: 9560, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1116, offset: 28, otp_b0: 0, otp_a0: 98, otpreg_add: 465, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_465: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_SLPS2R_SLOT, reg_addr: 9560, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1117, offset: 0, otp_b0: 0, otp_a0: 99, otpreg_add: 465, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_466: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_TO_OFF_SLOT, reg_addr: 9561, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1118, offset: 4, otp_b0: 0, otp_a0: 99, otpreg_add: 466, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_467: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_CRASH_SLOT, reg_addr: 9562, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1119, offset: 8, otp_b0: 0, otp_a0: 99, otpreg_add: 467, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_468: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_AWAKE_SLOT, reg_addr: 9563, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1120, offset: 12, otp_b0: 0, otp_a0: 99, otpreg_add: 468, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_469: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_SLPDDR_SLOT, reg_addr: 9564, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1121, offset: 16, otp_b0: 0, otp_a0: 99, otpreg_add: 469, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_469: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_SLPDDR_SLOT, reg_addr: 9564, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1122, offset: 20, otp_b0: 0, otp_a0: 99, otpreg_add: 469, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_470: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_SLPS2R_SLOT, reg_addr: 9565, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1123, offset: 24, otp_b0: 0, otp_a0: 99, otpreg_add: 470, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_470: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_SLPS2R_SLOT, reg_addr: 9565, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1124, offset: 28, otp_b0: 0, otp_a0: 99, otpreg_add: 470, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_471: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_TO_OFF_SLOT, reg_addr: 9566, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1125, offset: 0, otp_b0: 0, otp_a0: 100, otpreg_add: 471, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_472: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_CRASH_SLOT, reg_addr: 9567, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1126, offset: 4, otp_b0: 0, otp_a0: 100, otpreg_add: 472, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_473: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_AWAKE_SLOT, reg_addr: 9568, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1127, offset: 8, otp_b0: 0, otp_a0: 100, otpreg_add: 473, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_474: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_SLPDDR_SLOT, reg_addr: 9569, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1128, offset: 12, otp_b0: 0, otp_a0: 100, otpreg_add: 474, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_474: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_SLPDDR_SLOT, reg_addr: 9569, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1129, offset: 16, otp_b0: 0, otp_a0: 100, otpreg_add: 474, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_475: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_SLPS2R_SLOT, reg_addr: 9570, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1130, offset: 20, otp_b0: 0, otp_a0: 100, otpreg_add: 475, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_475: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_SLPS2R_SLOT, reg_addr: 9570, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1131, offset: 24, otp_b0: 0, otp_a0: 100, otpreg_add: 475, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_476: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_TO_OFF_SLOT, reg_addr: 9571, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1132, offset: 28, otp_b0: 0, otp_a0: 100, otpreg_add: 476, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_477: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_CRASH_SLOT, reg_addr: 9572, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1133, offset: 0, otp_b0: 0, otp_a0: 101, otpreg_add: 477, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_478: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_AWAKE_SLOT, reg_addr: 9573, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1134, offset: 4, otp_b0: 0, otp_a0: 101, otpreg_add: 478, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_478: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_AWAKE_SLOT, reg_addr: 9573, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1135, offset: 8, otp_b0: 0, otp_a0: 101, otpreg_add: 478, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_479: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_SLPDDR_SLOT, reg_addr: 9574, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1136, offset: 12, otp_b0: 0, otp_a0: 101, otpreg_add: 479, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_479: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_SLPDDR_SLOT, reg_addr: 9574, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1137, offset: 16, otp_b0: 0, otp_a0: 101, otpreg_add: 479, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_480: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_SLPS2R_SLOT, reg_addr: 9575, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1138, offset: 20, otp_b0: 0, otp_a0: 101, otpreg_add: 480, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_480: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_SLPS2R_SLOT, reg_addr: 9575, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1139, offset: 24, otp_b0: 0, otp_a0: 101, otpreg_add: 480, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_481: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_TO_OFF_SLOT, reg_addr: 9576, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1140, offset: 28, otp_b0: 0, otp_a0: 101, otpreg_add: 481, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_482: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_CRASH_SLOT, reg_addr: 9577, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1141, offset: 0, otp_b0: 0, otp_a0: 102, otpreg_add: 482, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_483: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_AWAKE_SLOT, reg_addr: 9578, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1142, offset: 4, otp_b0: 0, otp_a0: 102, otpreg_add: 483, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_483: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_AWAKE_SLOT, reg_addr: 9578, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1143, offset: 8, otp_b0: 0, otp_a0: 102, otpreg_add: 483, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_484: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_SLPDDR_SLOT, reg_addr: 9579, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1144, offset: 12, otp_b0: 0, otp_a0: 102, otpreg_add: 484, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_484: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_SLPDDR_SLOT, reg_addr: 9579, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1145, offset: 16, otp_b0: 0, otp_a0: 102, otpreg_add: 484, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_485: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_SLPS2R_SLOT, reg_addr: 9580, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1146, offset: 20, otp_b0: 0, otp_a0: 102, otpreg_add: 485, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_485: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_SLPS2R_SLOT, reg_addr: 9580, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1147, offset: 24, otp_b0: 0, otp_a0: 102, otpreg_add: 485, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_486: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_TO_OFF_SLOT, reg_addr: 9581, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1148, offset: 28, otp_b0: 0, otp_a0: 102, otpreg_add: 486, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_487: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_CRASH_SLOT, reg_addr: 9582, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1149, offset: 0, otp_b0: 0, otp_a0: 103, otpreg_add: 487, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_488: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_AWAKE_SLOT, reg_addr: 9583, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1150, offset: 4, otp_b0: 0, otp_a0: 103, otpreg_add: 488, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_488: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_AWAKE_SLOT, reg_addr: 9583, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1151, offset: 8, otp_b0: 0, otp_a0: 103, otpreg_add: 488, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_489: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_SLPDDR_SLOT, reg_addr: 9584, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1152, offset: 12, otp_b0: 0, otp_a0: 103, otpreg_add: 489, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_489: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_SLPDDR_SLOT, reg_addr: 9584, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1153, offset: 16, otp_b0: 0, otp_a0: 103, otpreg_add: 489, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_490: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_SLPS2R_SLOT, reg_addr: 9585, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1154, offset: 20, otp_b0: 0, otp_a0: 103, otpreg_add: 490, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_490: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_SLPS2R_SLOT, reg_addr: 9585, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1155, offset: 24, otp_b0: 0, otp_a0: 103, otpreg_add: 490, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_491: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_TO_OFF_SLOT, reg_addr: 9586, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1156, offset: 28, otp_b0: 0, otp_a0: 103, otpreg_add: 491, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_492: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_CRASH_SLOT, reg_addr: 9587, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1157, offset: 0, otp_b0: 0, otp_a0: 104, otpreg_add: 492, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_493: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_AWAKE_SLOT, reg_addr: 9588, otp_owner: system, value: 15, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1158, offset: 4, otp_b0: 0, otp_a0: 104, otpreg_add: 493, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_493: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_AWAKE_SLOT, reg_addr: 9588, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1159, offset: 8, otp_b0: 0, otp_a0: 104, otpreg_add: 493, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_494: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_SLPDDR_SLOT, reg_addr: 9589, otp_owner: system, value: 15, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1160, offset: 12, otp_b0: 0, otp_a0: 104, otpreg_add: 494, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_494: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_SLPDDR_SLOT, reg_addr: 9589, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1161, offset: 16, otp_b0: 0, otp_a0: 104, otpreg_add: 494, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_495: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_SLPS2R_SLOT, reg_addr: 9590, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1162, offset: 20, otp_b0: 0, otp_a0: 104, otpreg_add: 495, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_495: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_SLPS2R_SLOT, reg_addr: 9590, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1163, offset: 24, otp_b0: 0, otp_a0: 104, otpreg_add: 495, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_496: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_TO_OFF_SLOT, reg_addr: 9591, otp_owner: system, value: 15, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1164, offset: 28, otp_b0: 0, otp_a0: 104, otpreg_add: 496, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_497: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_ACTIVERDY_AWAKE_SLOT, reg_addr: 9592, otp_owner: system, value: 15, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1165, offset: 0, otp_b0: 0, otp_a0: 105, otpreg_add: 497, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_497: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_ACTIVERDY_AWAKE_SLOT, reg_addr: 9592, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1166, offset: 4, otp_b0: 0, otp_a0: 105, otpreg_add: 497, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_498: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_ACTIVERDY_SLPDDR_SLOT, reg_addr: 9593, otp_owner: system, value: 15, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1167, offset: 8, otp_b0: 0, otp_a0: 105, otpreg_add: 498, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_OFF_SLOT_499: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_ACTIVERDY_TO_OFF_SLOT, reg_addr: 9594, otp_owner: system, value: 15, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1168, offset: 12, otp_b0: 0, otp_a0: 105, otpreg_add: 499, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_500: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_ACTIVERDY_CRASH_SLOT, reg_addr: 9595, otp_owner: system, value: 15, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1169, offset: 16, otp_b0: 0, otp_a0: 105, otpreg_add: 500, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_501: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_AWAKE_SLOT, reg_addr: 9596, otp_owner: system, value: 15, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1170, offset: 20, otp_b0: 0, otp_a0: 105, otpreg_add: 501, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_501: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_AWAKE_SLOT, reg_addr: 9596, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1171, offset: 24, otp_b0: 0, otp_a0: 105, otpreg_add: 501, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_502: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_SLPDDR_SLOT, reg_addr: 9597, otp_owner: system, value: 15, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1172, offset: 28, otp_b0: 0, otp_a0: 105, otpreg_add: 502, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_502: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_SLPDDR_SLOT, reg_addr: 9597, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1173, offset: 0, otp_b0: 0, otp_a0: 106, otpreg_add: 502, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_503: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_SLPS2R_SLOT, reg_addr: 9598, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1174, offset: 4, otp_b0: 0, otp_a0: 106, otpreg_add: 503, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_503: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_SLPS2R_SLOT, reg_addr: 9598, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1175, offset: 8, otp_b0: 0, otp_a0: 106, otpreg_add: 503, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_504: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_TO_OFF_SLOT, reg_addr: 9599, otp_owner: system, value: 15, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1176, offset: 12, otp_b0: 0, otp_a0: 106, otpreg_add: 504, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_505: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_CRASH_SLOT, reg_addr: 9600, otp_owner: system, value: 6, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1177, offset: 16, otp_b0: 0, otp_a0: 106, otpreg_add: 505, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_506: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_AWAKE_SLOT, reg_addr: 9601, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1178, offset: 20, otp_b0: 0, otp_a0: 106, otpreg_add: 506, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_506: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_AWAKE_SLOT, reg_addr: 9601, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1179, offset: 24, otp_b0: 0, otp_a0: 106, otpreg_add: 506, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_507: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_SLPDDR_SLOT, reg_addr: 9602, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1180, offset: 28, otp_b0: 0, otp_a0: 106, otpreg_add: 507, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_507: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_SLPDDR_SLOT, reg_addr: 9602, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1181, offset: 0, otp_b0: 0, otp_a0: 107, otpreg_add: 507, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_508: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_SLPS2R_SLOT, reg_addr: 9603, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1182, offset: 4, otp_b0: 0, otp_a0: 107, otpreg_add: 508, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_508: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_SLPS2R_SLOT, reg_addr: 9603, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1183, offset: 8, otp_b0: 0, otp_a0: 107, otpreg_add: 508, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_509: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_TO_OFF_SLOT, reg_addr: 9604, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1184, offset: 12, otp_b0: 0, otp_a0: 107, otpreg_add: 509, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_510: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_CRASH_SLOT, reg_addr: 9605, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1185, offset: 16, otp_b0: 0, otp_a0: 107, otpreg_add: 510, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_511: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUTTON_DFU_AWAKE_SLOT, reg_addr: 9606, otp_owner: system, value: 13, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1186, offset: 20, otp_b0: 0, otp_a0: 107, otpreg_add: 511, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_512: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_AWAKE_SLOT, reg_addr: 9607, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1187, offset: 24, otp_b0: 0, otp_a0: 107, otpreg_add: 512, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_512: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_AWAKE_SLOT, reg_addr: 9607, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1188, offset: 28, otp_b0: 0, otp_a0: 107, otpreg_add: 512, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_513: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_SLPDDR_SLOT, reg_addr: 9608, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1189, offset: 0, otp_b0: 0, otp_a0: 108, otpreg_add: 513, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_513: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_SLPDDR_SLOT, reg_addr: 9608, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1190, offset: 4, otp_b0: 0, otp_a0: 108, otpreg_add: 513, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_514: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_SLPS2R_SLOT, reg_addr: 9609, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1191, offset: 8, otp_b0: 0, otp_a0: 108, otpreg_add: 514, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_514: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_SLPS2R_SLOT, reg_addr: 9609, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1192, offset: 12, otp_b0: 0, otp_a0: 108, otpreg_add: 514, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_515: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_TO_OFF_SLOT, reg_addr: 9610, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1193, offset: 16, otp_b0: 0, otp_a0: 108, otpreg_add: 515, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_516: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_CRASH_SLOT, reg_addr: 9611, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1194, offset: 20, otp_b0: 0, otp_a0: 108, otpreg_add: 516, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_517: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT, reg_addr: 9612, otp_owner: system, value: 15, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1195, offset: 24, otp_b0: 0, otp_a0: 108, otpreg_add: 517, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_517: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT, reg_addr: 9612, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1196, offset: 28, otp_b0: 0, otp_a0: 108, otpreg_add: 517, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_518: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT, reg_addr: 9613, otp_owner: system, value: 15, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1197, offset: 0, otp_b0: 0, otp_a0: 109, otpreg_add: 518, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_518: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT, reg_addr: 9613, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1198, offset: 4, otp_b0: 0, otp_a0: 109, otpreg_add: 518, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_519: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT, reg_addr: 9614, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1199, offset: 8, otp_b0: 0, otp_a0: 109, otpreg_add: 519, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_519: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT, reg_addr: 9614, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1200, offset: 12, otp_b0: 0, otp_a0: 109, otpreg_add: 519, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_520: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_TO_OFF_SLOT, reg_addr: 9615, otp_owner: system, value: 15, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1201, offset: 16, otp_b0: 0, otp_a0: 109, otpreg_add: 520, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_521: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_CRASH_SLOT, reg_addr: 9616, otp_owner: system, value: 15, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1202, offset: 20, otp_b0: 0, otp_a0: 109, otpreg_add: 521, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_522: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT, reg_addr: 9617, otp_owner: system, value: 15, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1203, offset: 24, otp_b0: 0, otp_a0: 109, otpreg_add: 522, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_522: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT, reg_addr: 9617, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1204, offset: 28, otp_b0: 0, otp_a0: 109, otpreg_add: 522, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_523: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT, reg_addr: 9618, otp_owner: system, value: 15, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1205, offset: 0, otp_b0: 0, otp_a0: 110, otpreg_add: 523, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_523: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT, reg_addr: 9618, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1206, offset: 4, otp_b0: 0, otp_a0: 110, otpreg_add: 523, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_524: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT, reg_addr: 9619, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1207, offset: 8, otp_b0: 0, otp_a0: 110, otpreg_add: 524, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_524: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT, reg_addr: 9619, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1208, offset: 12, otp_b0: 0, otp_a0: 110, otpreg_add: 524, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_525: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_TO_OFF_SLOT, reg_addr: 9620, otp_owner: system, value: 15, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1209, offset: 16, otp_b0: 0, otp_a0: 110, otpreg_add: 525, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_526: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_CRASH_SLOT, reg_addr: 9621, otp_owner: system, value: 15, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1210, offset: 20, otp_b0: 0, otp_a0: 110, otpreg_add: 526, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_527: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT, reg_addr: 9622, otp_owner: system, value: 15, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1211, offset: 24, otp_b0: 0, otp_a0: 110, otpreg_add: 527, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_527: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT, reg_addr: 9622, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1212, offset: 28, otp_b0: 0, otp_a0: 110, otpreg_add: 527, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_528: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT, reg_addr: 9623, otp_owner: system, value: 15, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1213, offset: 0, otp_b0: 0, otp_a0: 111, otpreg_add: 528, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_528: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT, reg_addr: 9623, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1214, offset: 4, otp_b0: 0, otp_a0: 111, otpreg_add: 528, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_529: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT, reg_addr: 9624, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1215, offset: 8, otp_b0: 0, otp_a0: 111, otpreg_add: 529, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_529: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT, reg_addr: 9624, otp_owner: system, value: 15, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1216, offset: 12, otp_b0: 0, otp_a0: 111, otpreg_add: 529, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_530: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_TO_OFF_SLOT, reg_addr: 9625, otp_owner: system, value: 15, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1217, offset: 16, otp_b0: 0, otp_a0: 111, otpreg_add: 530, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_531: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_CRASH_SLOT, reg_addr: 9626, otp_owner: system, value: 15, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1218, offset: 20, otp_b0: 0, otp_a0: 111, otpreg_add: 531, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_532: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO10_AWAKE_SLOT, reg_addr: 9627, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1219, offset: 24, otp_b0: 0, otp_a0: 111, otpreg_add: 532, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_532: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO10_AWAKE_SLOT, reg_addr: 9627, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1220, offset: 28, otp_b0: 0, otp_a0: 111, otpreg_add: 532, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_533: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO10_SLPDDR_SLOT, reg_addr: 9628, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1221, offset: 0, otp_b0: 0, otp_a0: 112, otpreg_add: 533, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_533: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO10_SLPDDR_SLOT, reg_addr: 9628, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1222, offset: 4, otp_b0: 0, otp_a0: 112, otpreg_add: 533, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_534: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO10_SLPS2R_SLOT, reg_addr: 9629, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1223, offset: 8, otp_b0: 0, otp_a0: 112, otpreg_add: 534, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_534: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO10_SLPS2R_SLOT, reg_addr: 9629, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1224, offset: 12, otp_b0: 0, otp_a0: 112, otpreg_add: 534, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_535: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO10_TO_OFF_SLOT, reg_addr: 9630, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1225, offset: 16, otp_b0: 0, otp_a0: 112, otpreg_add: 535, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_536: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO10_CRASH_SLOT, reg_addr: 9631, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1226, offset: 20, otp_b0: 0, otp_a0: 112, otpreg_add: 536, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_537: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO11_AWAKE_SLOT, reg_addr: 9632, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1227, offset: 24, otp_b0: 0, otp_a0: 112, otpreg_add: 537, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_537: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO11_AWAKE_SLOT, reg_addr: 9632, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1228, offset: 28, otp_b0: 0, otp_a0: 112, otpreg_add: 537, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_538: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO11_SLPDDR_SLOT, reg_addr: 9633, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1229, offset: 0, otp_b0: 0, otp_a0: 113, otpreg_add: 538, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_538: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO11_SLPDDR_SLOT, reg_addr: 9633, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1230, offset: 4, otp_b0: 0, otp_a0: 113, otpreg_add: 538, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_539: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO11_SLPS2R_SLOT, reg_addr: 9634, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1231, offset: 8, otp_b0: 0, otp_a0: 113, otpreg_add: 539, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_539: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO11_SLPS2R_SLOT, reg_addr: 9634, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1232, offset: 12, otp_b0: 0, otp_a0: 113, otpreg_add: 539, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_540: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO11_TO_OFF_SLOT, reg_addr: 9635, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1233, offset: 16, otp_b0: 0, otp_a0: 113, otpreg_add: 540, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_541: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO11_CRASH_SLOT, reg_addr: 9636, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1234, offset: 20, otp_b0: 0, otp_a0: 113, otpreg_add: 541, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_542: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO12_AWAKE_SLOT, reg_addr: 9637, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1235, offset: 24, otp_b0: 0, otp_a0: 113, otpreg_add: 542, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_542: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO12_AWAKE_SLOT, reg_addr: 9637, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1236, offset: 28, otp_b0: 0, otp_a0: 113, otpreg_add: 542, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_543: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO12_SLPDDR_SLOT, reg_addr: 9638, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1237, offset: 0, otp_b0: 0, otp_a0: 114, otpreg_add: 543, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_543: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO12_SLPDDR_SLOT, reg_addr: 9638, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1238, offset: 4, otp_b0: 0, otp_a0: 114, otpreg_add: 543, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_544: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO12_SLPS2R_SLOT, reg_addr: 9639, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1239, offset: 8, otp_b0: 0, otp_a0: 114, otpreg_add: 544, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_544: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO12_SLPS2R_SLOT, reg_addr: 9639, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1240, offset: 12, otp_b0: 0, otp_a0: 114, otpreg_add: 544, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_545: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO12_TO_OFF_SLOT, reg_addr: 9640, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1241, offset: 16, otp_b0: 0, otp_a0: 114, otpreg_add: 545, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_546: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO12_CRASH_SLOT, reg_addr: 9641, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1242, offset: 20, otp_b0: 0, otp_a0: 114, otpreg_add: 546, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_547: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO13_AWAKE_SLOT, reg_addr: 9642, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1243, offset: 24, otp_b0: 0, otp_a0: 114, otpreg_add: 547, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_547: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO13_AWAKE_SLOT, reg_addr: 9642, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1244, offset: 28, otp_b0: 0, otp_a0: 114, otpreg_add: 547, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_548: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO13_SLPDDR_SLOT, reg_addr: 9643, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1245, offset: 0, otp_b0: 0, otp_a0: 115, otpreg_add: 548, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_548: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO13_SLPDDR_SLOT, reg_addr: 9643, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1246, offset: 4, otp_b0: 0, otp_a0: 115, otpreg_add: 548, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_549: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO13_SLPS2R_SLOT, reg_addr: 9644, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1247, offset: 8, otp_b0: 0, otp_a0: 115, otpreg_add: 549, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_549: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO13_SLPS2R_SLOT, reg_addr: 9644, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1248, offset: 12, otp_b0: 0, otp_a0: 115, otpreg_add: 549, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_550: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO13_TO_OFF_SLOT, reg_addr: 9645, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1249, offset: 16, otp_b0: 0, otp_a0: 115, otpreg_add: 550, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_551: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO13_CRASH_SLOT, reg_addr: 9646, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1250, offset: 20, otp_b0: 0, otp_a0: 115, otpreg_add: 551, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_552: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO14_AWAKE_SLOT, reg_addr: 9647, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1251, offset: 24, otp_b0: 0, otp_a0: 115, otpreg_add: 552, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_552: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO14_AWAKE_SLOT, reg_addr: 9647, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1252, offset: 28, otp_b0: 0, otp_a0: 115, otpreg_add: 552, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_553: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO14_SLPDDR_SLOT, reg_addr: 9648, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1253, offset: 0, otp_b0: 0, otp_a0: 116, otpreg_add: 553, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_553: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO14_SLPDDR_SLOT, reg_addr: 9648, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1254, offset: 4, otp_b0: 0, otp_a0: 116, otpreg_add: 553, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_554: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO14_SLPS2R_SLOT, reg_addr: 9649, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1255, offset: 8, otp_b0: 0, otp_a0: 116, otpreg_add: 554, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_554: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO14_SLPS2R_SLOT, reg_addr: 9649, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1256, offset: 12, otp_b0: 0, otp_a0: 116, otpreg_add: 554, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_555: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO14_TO_OFF_SLOT, reg_addr: 9650, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1257, offset: 16, otp_b0: 0, otp_a0: 116, otpreg_add: 555, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_556: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO14_CRASH_SLOT, reg_addr: 9651, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1258, offset: 20, otp_b0: 0, otp_a0: 116, otpreg_add: 556, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_557: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO15_AWAKE_SLOT, reg_addr: 9652, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1259, offset: 24, otp_b0: 0, otp_a0: 116, otpreg_add: 557, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_557: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO15_AWAKE_SLOT, reg_addr: 9652, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1260, offset: 28, otp_b0: 0, otp_a0: 116, otpreg_add: 557, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_558: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO15_SLPDDR_SLOT, reg_addr: 9653, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1261, offset: 0, otp_b0: 0, otp_a0: 117, otpreg_add: 558, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_558: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO15_SLPDDR_SLOT, reg_addr: 9653, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1262, offset: 4, otp_b0: 0, otp_a0: 117, otpreg_add: 558, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_559: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO15_SLPS2R_SLOT, reg_addr: 9654, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1263, offset: 8, otp_b0: 0, otp_a0: 117, otpreg_add: 559, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_559: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO15_SLPS2R_SLOT, reg_addr: 9654, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1264, offset: 12, otp_b0: 0, otp_a0: 117, otpreg_add: 559, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_560: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO15_TO_OFF_SLOT, reg_addr: 9655, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1265, offset: 16, otp_b0: 0, otp_a0: 117, otpreg_add: 560, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_561: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO15_CRASH_SLOT, reg_addr: 9656, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1266, offset: 20, otp_b0: 0, otp_a0: 117, otpreg_add: 561, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_562: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO16_AWAKE_SLOT, reg_addr: 9657, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1267, offset: 24, otp_b0: 0, otp_a0: 117, otpreg_add: 562, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_562: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO16_AWAKE_SLOT, reg_addr: 9657, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1268, offset: 28, otp_b0: 0, otp_a0: 117, otpreg_add: 562, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_563: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO16_SLPDDR_SLOT, reg_addr: 9658, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1269, offset: 0, otp_b0: 0, otp_a0: 118, otpreg_add: 563, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_563: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO16_SLPDDR_SLOT, reg_addr: 9658, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1270, offset: 4, otp_b0: 0, otp_a0: 118, otpreg_add: 563, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_564: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO16_SLPS2R_SLOT, reg_addr: 9659, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1271, offset: 8, otp_b0: 0, otp_a0: 118, otpreg_add: 564, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_564: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO16_SLPS2R_SLOT, reg_addr: 9659, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1272, offset: 12, otp_b0: 0, otp_a0: 118, otpreg_add: 564, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_565: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO16_TO_OFF_SLOT, reg_addr: 9660, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1273, offset: 16, otp_b0: 0, otp_a0: 118, otpreg_add: 565, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_566: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO16_CRASH_SLOT, reg_addr: 9661, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1274, offset: 20, otp_b0: 0, otp_a0: 118, otpreg_add: 566, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_567: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO17_AWAKE_SLOT, reg_addr: 9662, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1275, offset: 24, otp_b0: 0, otp_a0: 118, otpreg_add: 567, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_567: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO17_AWAKE_SLOT, reg_addr: 9662, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1276, offset: 28, otp_b0: 0, otp_a0: 118, otpreg_add: 567, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_568: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO17_SLPDDR_SLOT, reg_addr: 9663, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1277, offset: 0, otp_b0: 0, otp_a0: 119, otpreg_add: 568, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_568: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO17_SLPDDR_SLOT, reg_addr: 9663, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1278, offset: 4, otp_b0: 0, otp_a0: 119, otpreg_add: 568, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_569: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO17_SLPS2R_SLOT, reg_addr: 9664, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1279, offset: 8, otp_b0: 0, otp_a0: 119, otpreg_add: 569, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_569: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO17_SLPS2R_SLOT, reg_addr: 9664, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1280, offset: 12, otp_b0: 0, otp_a0: 119, otpreg_add: 569, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_570: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO17_TO_OFF_SLOT, reg_addr: 9665, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1281, offset: 16, otp_b0: 0, otp_a0: 119, otpreg_add: 570, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_571: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO17_CRASH_SLOT, reg_addr: 9666, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1282, offset: 20, otp_b0: 0, otp_a0: 119, otpreg_add: 571, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_572: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO18_AWAKE_SLOT, reg_addr: 9667, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1283, offset: 24, otp_b0: 0, otp_a0: 119, otpreg_add: 572, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_572: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO18_AWAKE_SLOT, reg_addr: 9667, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1284, offset: 28, otp_b0: 0, otp_a0: 119, otpreg_add: 572, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_573: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO18_SLPDDR_SLOT, reg_addr: 9668, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1285, offset: 0, otp_b0: 0, otp_a0: 120, otpreg_add: 573, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_573: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO18_SLPDDR_SLOT, reg_addr: 9668, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1286, offset: 4, otp_b0: 0, otp_a0: 120, otpreg_add: 573, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_574: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO18_SLPS2R_SLOT, reg_addr: 9669, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1287, offset: 8, otp_b0: 0, otp_a0: 120, otpreg_add: 574, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_574: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO18_SLPS2R_SLOT, reg_addr: 9669, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1288, offset: 12, otp_b0: 0, otp_a0: 120, otpreg_add: 574, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_575: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO18_TO_OFF_SLOT, reg_addr: 9670, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1289, offset: 16, otp_b0: 0, otp_a0: 120, otpreg_add: 575, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_576: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO18_CRASH_SLOT, reg_addr: 9671, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1290, offset: 20, otp_b0: 0, otp_a0: 120, otpreg_add: 576, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_577: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO19_AWAKE_SLOT, reg_addr: 9672, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1291, offset: 24, otp_b0: 0, otp_a0: 120, otpreg_add: 577, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_577: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO19_AWAKE_SLOT, reg_addr: 9672, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1292, offset: 28, otp_b0: 0, otp_a0: 120, otpreg_add: 577, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_578: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO19_SLPDDR_SLOT, reg_addr: 9673, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1293, offset: 0, otp_b0: 0, otp_a0: 121, otpreg_add: 578, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_578: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO19_SLPDDR_SLOT, reg_addr: 9673, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1294, offset: 4, otp_b0: 0, otp_a0: 121, otpreg_add: 578, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_579: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO19_SLPS2R_SLOT, reg_addr: 9674, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1295, offset: 8, otp_b0: 0, otp_a0: 121, otpreg_add: 579, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_579: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO19_SLPS2R_SLOT, reg_addr: 9674, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1296, offset: 12, otp_b0: 0, otp_a0: 121, otpreg_add: 579, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_580: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO19_TO_OFF_SLOT, reg_addr: 9675, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1297, offset: 16, otp_b0: 0, otp_a0: 121, otpreg_add: 580, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_581: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO19_CRASH_SLOT, reg_addr: 9676, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1298, offset: 20, otp_b0: 0, otp_a0: 121, otpreg_add: 581, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_582: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO20_AWAKE_SLOT, reg_addr: 9677, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1299, offset: 24, otp_b0: 0, otp_a0: 121, otpreg_add: 582, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_582: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO20_AWAKE_SLOT, reg_addr: 9677, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1300, offset: 28, otp_b0: 0, otp_a0: 121, otpreg_add: 582, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_583: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO20_SLPDDR_SLOT, reg_addr: 9678, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1301, offset: 0, otp_b0: 0, otp_a0: 122, otpreg_add: 583, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_583: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO20_SLPDDR_SLOT, reg_addr: 9678, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1302, offset: 4, otp_b0: 0, otp_a0: 122, otpreg_add: 583, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_584: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO20_SLPS2R_SLOT, reg_addr: 9679, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1303, offset: 8, otp_b0: 0, otp_a0: 122, otpreg_add: 584, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_584: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO20_SLPS2R_SLOT, reg_addr: 9679, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1304, offset: 12, otp_b0: 0, otp_a0: 122, otpreg_add: 584, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_585: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO20_TO_OFF_SLOT, reg_addr: 9680, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1305, offset: 16, otp_b0: 0, otp_a0: 122, otpreg_add: 585, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_586: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO20_CRASH_SLOT, reg_addr: 9681, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1306, offset: 20, otp_b0: 0, otp_a0: 122, otpreg_add: 586, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_587: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO21_AWAKE_SLOT, reg_addr: 9682, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1307, offset: 24, otp_b0: 0, otp_a0: 122, otpreg_add: 587, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_587: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO21_AWAKE_SLOT, reg_addr: 9682, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1308, offset: 28, otp_b0: 0, otp_a0: 122, otpreg_add: 587, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_588: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO21_SLPDDR_SLOT, reg_addr: 9683, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1309, offset: 0, otp_b0: 0, otp_a0: 123, otpreg_add: 588, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_588: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO21_SLPDDR_SLOT, reg_addr: 9683, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1310, offset: 4, otp_b0: 0, otp_a0: 123, otpreg_add: 588, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_589: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO21_SLPS2R_SLOT, reg_addr: 9684, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1311, offset: 8, otp_b0: 0, otp_a0: 123, otpreg_add: 589, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_589: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO21_SLPS2R_SLOT, reg_addr: 9684, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1312, offset: 12, otp_b0: 0, otp_a0: 123, otpreg_add: 589, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_590: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO21_TO_OFF_SLOT, reg_addr: 9685, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1313, offset: 16, otp_b0: 0, otp_a0: 123, otpreg_add: 590, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_591: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO21_CRASH_SLOT, reg_addr: 9686, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1314, offset: 20, otp_b0: 0, otp_a0: 123, otpreg_add: 591, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_592: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO22_AWAKE_SLOT, reg_addr: 9687, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1315, offset: 24, otp_b0: 0, otp_a0: 123, otpreg_add: 592, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_592: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO22_AWAKE_SLOT, reg_addr: 9687, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1316, offset: 28, otp_b0: 0, otp_a0: 123, otpreg_add: 592, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_593: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO22_SLPDDR_SLOT, reg_addr: 9688, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1317, offset: 0, otp_b0: 0, otp_a0: 124, otpreg_add: 593, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_593: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO22_SLPDDR_SLOT, reg_addr: 9688, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1318, offset: 4, otp_b0: 0, otp_a0: 124, otpreg_add: 593, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_594: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO22_SLPS2R_SLOT, reg_addr: 9689, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1319, offset: 8, otp_b0: 0, otp_a0: 124, otpreg_add: 594, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_594: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO22_SLPS2R_SLOT, reg_addr: 9689, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1320, offset: 12, otp_b0: 0, otp_a0: 124, otpreg_add: 594, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_595: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO22_TO_OFF_SLOT, reg_addr: 9690, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1321, offset: 16, otp_b0: 0, otp_a0: 124, otpreg_add: 595, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_596: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO22_CRASH_SLOT, reg_addr: 9691, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1322, offset: 20, otp_b0: 0, otp_a0: 124, otpreg_add: 596, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_597: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO23_AWAKE_SLOT, reg_addr: 9692, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1323, offset: 24, otp_b0: 0, otp_a0: 124, otpreg_add: 597, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_597: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO23_AWAKE_SLOT, reg_addr: 9692, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1324, offset: 28, otp_b0: 0, otp_a0: 124, otpreg_add: 597, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_598: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO23_SLPDDR_SLOT, reg_addr: 9693, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1325, offset: 0, otp_b0: 0, otp_a0: 125, otpreg_add: 598, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_598: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO23_SLPDDR_SLOT, reg_addr: 9693, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1326, offset: 4, otp_b0: 0, otp_a0: 125, otpreg_add: 598, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_599: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO23_SLPS2R_SLOT, reg_addr: 9694, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1327, offset: 8, otp_b0: 0, otp_a0: 125, otpreg_add: 599, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_599: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO23_SLPS2R_SLOT, reg_addr: 9694, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1328, offset: 12, otp_b0: 0, otp_a0: 125, otpreg_add: 599, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_600: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO23_TO_OFF_SLOT, reg_addr: 9695, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1329, offset: 16, otp_b0: 0, otp_a0: 125, otpreg_add: 600, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_601: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO23_CRASH_SLOT, reg_addr: 9696, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1330, offset: 20, otp_b0: 0, otp_a0: 125, otpreg_add: 601, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_602: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO24_AWAKE_SLOT, reg_addr: 9697, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1331, offset: 24, otp_b0: 0, otp_a0: 125, otpreg_add: 602, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_602: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO24_AWAKE_SLOT, reg_addr: 9697, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1332, offset: 28, otp_b0: 0, otp_a0: 125, otpreg_add: 602, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_603: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO24_SLPDDR_SLOT, reg_addr: 9698, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1333, offset: 0, otp_b0: 0, otp_a0: 126, otpreg_add: 603, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_603: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO24_SLPDDR_SLOT, reg_addr: 9698, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1334, offset: 4, otp_b0: 0, otp_a0: 126, otpreg_add: 603, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_604: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO24_SLPS2R_SLOT, reg_addr: 9699, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1335, offset: 8, otp_b0: 0, otp_a0: 126, otpreg_add: 604, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_604: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO24_SLPS2R_SLOT, reg_addr: 9699, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1336, offset: 12, otp_b0: 0, otp_a0: 126, otpreg_add: 604, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_605: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO24_TO_OFF_SLOT, reg_addr: 9700, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1337, offset: 16, otp_b0: 0, otp_a0: 126, otpreg_add: 605, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_606: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO24_CRASH_SLOT, reg_addr: 9701, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1338, offset: 20, otp_b0: 0, otp_a0: 126, otpreg_add: 606, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_607: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO25_AWAKE_SLOT, reg_addr: 9702, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1339, offset: 24, otp_b0: 0, otp_a0: 126, otpreg_add: 607, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_607: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO25_AWAKE_SLOT, reg_addr: 9702, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1340, offset: 28, otp_b0: 0, otp_a0: 126, otpreg_add: 607, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_608: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO25_SLPDDR_SLOT, reg_addr: 9703, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1341, offset: 0, otp_b0: 0, otp_a0: 127, otpreg_add: 608, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_608: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO25_SLPDDR_SLOT, reg_addr: 9703, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1342, offset: 4, otp_b0: 0, otp_a0: 127, otpreg_add: 608, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_609: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO25_SLPS2R_SLOT, reg_addr: 9704, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1343, offset: 8, otp_b0: 0, otp_a0: 127, otpreg_add: 609, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_609: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO25_SLPS2R_SLOT, reg_addr: 9704, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1344, offset: 12, otp_b0: 0, otp_a0: 127, otpreg_add: 609, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_610: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO25_TO_OFF_SLOT, reg_addr: 9705, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1345, offset: 16, otp_b0: 0, otp_a0: 127, otpreg_add: 610, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_611: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO25_CRASH_SLOT, reg_addr: 9706, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1346, offset: 20, otp_b0: 0, otp_a0: 127, otpreg_add: 611, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_612: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO26_AWAKE_SLOT, reg_addr: 9707, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1347, offset: 24, otp_b0: 0, otp_a0: 127, otpreg_add: 612, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_612: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO26_AWAKE_SLOT, reg_addr: 9707, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1348, offset: 28, otp_b0: 0, otp_a0: 127, otpreg_add: 612, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_613: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO26_SLPDDR_SLOT, reg_addr: 9708, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1349, offset: 0, otp_b0: 0, otp_a0: 128, otpreg_add: 613, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_613: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO26_SLPDDR_SLOT, reg_addr: 9708, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1350, offset: 4, otp_b0: 0, otp_a0: 128, otpreg_add: 613, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_614: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO26_SLPS2R_SLOT, reg_addr: 9709, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1351, offset: 8, otp_b0: 0, otp_a0: 128, otpreg_add: 614, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_614: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO26_SLPS2R_SLOT, reg_addr: 9709, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1352, offset: 12, otp_b0: 0, otp_a0: 128, otpreg_add: 614, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_615: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO26_TO_OFF_SLOT, reg_addr: 9710, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1353, offset: 16, otp_b0: 0, otp_a0: 128, otpreg_add: 615, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_616: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO26_CRASH_SLOT, reg_addr: 9711, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1354, offset: 20, otp_b0: 0, otp_a0: 128, otpreg_add: 616, otpreg_ofs: 0}
OTP_POWER_CONTROL_OFF_TO_AWAKE_SLOT_617: {name: OFF_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO27_AWAKE_SLOT, reg_addr: 9712, otp_owner: system, value: 0, bw: 4, desc: Slot select for OFF to AWAKE state, htmldesc: Slot select for OFF to AWAKE state, idx: 1355, offset: 24, otp_b0: 0, otp_a0: 128, otpreg_add: 617, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_AWAKE_SLOT_617: {name: SLPDDR_TO_AWAKE_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO27_AWAKE_SLOT, reg_addr: 9712, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to AWAKE state, htmldesc: Slot select for SLEEP_DDR to AWAKE state, idx: 1356, offset: 28, otp_b0: 0, otp_a0: 128, otpreg_add: 617, otpreg_ofs: 4}
OTP_POWER_CONTROL_AWAKE_TO_SLPDDR_SLOT_618: {name: AWAKE_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO27_SLPDDR_SLOT, reg_addr: 9713, otp_owner: system, value: 0, bw: 4, desc: Slot select for AWAKE to SLEEP_DDR state, htmldesc: Slot select for AWAKE to SLEEP_DDR state, idx: 1357, offset: 0, otp_b0: 0, otp_a0: 129, otpreg_add: 618, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPS2R_TO_SLPDDR_SLOT_618: {name: SLPS2R_TO_SLPDDR_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO27_SLPDDR_SLOT, reg_addr: 9713, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_S2R to SLEEP_DDR state, htmldesc: Slot select for SLEEP_S2R to SLEEP_DDR state, idx: 1358, offset: 4, otp_b0: 0, otp_a0: 129, otpreg_add: 618, otpreg_ofs: 4}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2RA_SLOT_619: {name: SLPDDR_TO_SLPS2RA_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO27_SLPS2R_SLOT, reg_addr: 9714, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2RA state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2RA state, idx: 1359, offset: 8, otp_b0: 0, otp_a0: 129, otpreg_add: 619, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLPDDR_TO_SLPS2R_SLOT_619: {name: SLPDDR_TO_SLPS2R_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO27_SLPS2R_SLOT, reg_addr: 9714, otp_owner: system, value: 0, bw: 4, desc: Slot select for SLEEP_DDR to SLEEP_S2R state, htmldesc: Slot select for SLEEP_DDR to SLEEP_S2R state, idx: 1360, offset: 12, otp_b0: 0, otp_a0: 129, otpreg_add: 619, otpreg_ofs: 4}
OTP_POWER_CONTROL_TO_OFF_SLOT_620: {name: TO_OFF_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO27_TO_OFF_SLOT, reg_addr: 9715, otp_owner: system, value: 0, bw: 4, desc: Slot select to OFF state, htmldesc: Slot select to OFF state, idx: 1361, offset: 16, otp_b0: 0, otp_a0: 129, otpreg_add: 620, otpreg_ofs: 0}
OTP_POWER_CONTROL_TO_CRASH_SLOT_621: {name: TO_CRASH_SLOT, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO27_CRASH_SLOT, reg_addr: 9716, otp_owner: system, value: 0, bw: 4, desc: Slot select for CRASH state, htmldesc: Slot select for CRASH state, idx: 1362, offset: 20, otp_b0: 0, otp_a0: 129, otpreg_add: 621, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK0_AWAKE_STATE_622: {name: BUCK0_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_ONOFF, reg_addr: 9717, otp_owner: system, value: 0, bw: 1, desc: BUCK0 ON or OFF in AWAKE state, htmldesc: BUCK0 ON or OFF in AWAKE state, idx: 1363, offset: 24, otp_b0: 0, otp_a0: 129, otpreg_add: 622, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK0_SLPS2R_STATE_622: {name: BUCK0_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_ONOFF, reg_addr: 9717, otp_owner: system, value: 0, bw: 1, desc: BUCK0 ON or OFF in SLPS2R state, htmldesc: BUCK0 ON or OFF in SLPS2R state, idx: 1364, offset: 25, otp_b0: 0, otp_a0: 129, otpreg_add: 622, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK0_SLPDDR_STATE_622: {name: BUCK0_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_ONOFF, reg_addr: 9717, otp_owner: system, value: 0, bw: 1, desc: BUCK0 ON or OFF in SLPDDR state, htmldesc: BUCK0 ON or OFF in SLPDDR state, idx: 1365, offset: 26, otp_b0: 0, otp_a0: 129, otpreg_add: 622, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCK0_SLPS2RA_STATE_622: {name: BUCK0_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK0_ONOFF, reg_addr: 9717, otp_owner: system, value: 0, bw: 1, desc: BUCK0 ON or OFF in SLPS2RA state, htmldesc: BUCK0 ON or OFF in SLPS2RA state, idx: 1366, offset: 27, otp_b0: 0, otp_a0: 129, otpreg_add: 622, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCK1_AWAKE_STATE_623: {name: BUCK1_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_ONOFF, reg_addr: 9718, otp_owner: system, value: 0, bw: 1, desc: BUCK1 ON or OFF in AWAKE state, htmldesc: BUCK1 ON or OFF in AWAKE state, idx: 1367, offset: 28, otp_b0: 0, otp_a0: 129, otpreg_add: 623, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK1_SLPS2R_STATE_623: {name: BUCK1_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_ONOFF, reg_addr: 9718, otp_owner: system, value: 0, bw: 1, desc: BUCK1 ON or OFF in SLPS2R state, htmldesc: BUCK1 ON or OFF in SLPS2R state, idx: 1368, offset: 29, otp_b0: 0, otp_a0: 129, otpreg_add: 623, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK1_SLPDDR_STATE_623: {name: BUCK1_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_ONOFF, reg_addr: 9718, otp_owner: system, value: 0, bw: 1, desc: BUCK1 ON or OFF in SLPDDR state, htmldesc: BUCK1 ON or OFF in SLPDDR state, idx: 1369, offset: 30, otp_b0: 0, otp_a0: 129, otpreg_add: 623, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCK1_SLPS2RA_STATE_623: {name: BUCK1_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK1_ONOFF, reg_addr: 9718, otp_owner: system, value: 0, bw: 1, desc: BUCK1 ON or OFF in SLPS2RA state, htmldesc: BUCK1 ON or OFF in SLPS2RA state, idx: 1370, offset: 31, otp_b0: 0, otp_a0: 129, otpreg_add: 623, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCK2_AWAKE_STATE_624: {name: BUCK2_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_ONOFF, reg_addr: 9719, otp_owner: system, value: 0, bw: 1, desc: BUCK2 ON or OFF in AWAKE state, htmldesc: BUCK2 ON or OFF in AWAKE state, idx: 1371, offset: 0, otp_b0: 0, otp_a0: 130, otpreg_add: 624, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK2_SLPS2R_STATE_624: {name: BUCK2_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_ONOFF, reg_addr: 9719, otp_owner: system, value: 0, bw: 1, desc: BUCK2 ON or OFF in SLPS2R state, htmldesc: BUCK2 ON or OFF in SLPS2R state, idx: 1372, offset: 1, otp_b0: 0, otp_a0: 130, otpreg_add: 624, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK2_SLPDDR_STATE_624: {name: BUCK2_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_ONOFF, reg_addr: 9719, otp_owner: system, value: 0, bw: 1, desc: BUCK2 ON or OFF in SLPDDR state, htmldesc: BUCK2 ON or OFF in SLPDDR state, idx: 1373, offset: 2, otp_b0: 0, otp_a0: 130, otpreg_add: 624, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCK2_SLPS2RA_STATE_624: {name: BUCK2_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK2_ONOFF, reg_addr: 9719, otp_owner: system, value: 0, bw: 1, desc: BUCK2 ON or OFF in SLPS2RA state, htmldesc: BUCK2 ON or OFF in SLPS2RA state, idx: 1374, offset: 3, otp_b0: 0, otp_a0: 130, otpreg_add: 624, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCK3_AWAKE_STATE_625: {name: BUCK3_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_ONOFF, reg_addr: 9720, otp_owner: system, value: 0, bw: 1, desc: BUCK3 ON or OFF in AWAKE state, htmldesc: BUCK3 ON or OFF in AWAKE state, idx: 1375, offset: 4, otp_b0: 0, otp_a0: 130, otpreg_add: 625, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK3_SLPS2R_STATE_625: {name: BUCK3_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_ONOFF, reg_addr: 9720, otp_owner: system, value: 0, bw: 1, desc: BUCK3 ON or OFF in SLPS2R state, htmldesc: BUCK3 ON or OFF in SLPS2R state, idx: 1376, offset: 5, otp_b0: 0, otp_a0: 130, otpreg_add: 625, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK3_SLPDDR_STATE_625: {name: BUCK3_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_ONOFF, reg_addr: 9720, otp_owner: system, value: 0, bw: 1, desc: BUCK3 ON or OFF in SLPDDR state, htmldesc: BUCK3 ON or OFF in SLPDDR state, idx: 1377, offset: 6, otp_b0: 0, otp_a0: 130, otpreg_add: 625, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCK3_SLPS2RA_STATE_625: {name: BUCK3_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_ONOFF, reg_addr: 9720, otp_owner: system, value: 0, bw: 1, desc: BUCK3 ON or OFF in SLPS2RA state, htmldesc: BUCK3 ON or OFF in SLPS2RA state, idx: 1378, offset: 7, otp_b0: 0, otp_a0: 130, otpreg_add: 625, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCK7_AWAKE_STATE_626: {name: BUCK7_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_ONOFF, reg_addr: 9721, otp_owner: system, value: 0, bw: 1, desc: BUCK7 ON or OFF in AWAKE state, htmldesc: BUCK7 ON or OFF in AWAKE state, idx: 1379, offset: 8, otp_b0: 0, otp_a0: 130, otpreg_add: 626, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK7_SLPS2R_STATE_626: {name: BUCK7_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_ONOFF, reg_addr: 9721, otp_owner: system, value: 0, bw: 1, desc: BUCK7 ON or OFF in SLPS2R state, htmldesc: BUCK7 ON or OFF in SLPS2R state, idx: 1380, offset: 9, otp_b0: 0, otp_a0: 130, otpreg_add: 626, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK7_SLPDDR_STATE_626: {name: BUCK7_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_ONOFF, reg_addr: 9721, otp_owner: system, value: 0, bw: 1, desc: BUCK7 ON or OFF in SLPDDR state, htmldesc: BUCK7 ON or OFF in SLPDDR state, idx: 1381, offset: 10, otp_b0: 0, otp_a0: 130, otpreg_add: 626, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCK7_SLPS2RA_STATE_626: {name: BUCK7_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK7_ONOFF, reg_addr: 9721, otp_owner: system, value: 0, bw: 1, desc: BUCK7 ON or OFF in SLPS2RA state, htmldesc: BUCK7 ON or OFF in SLPS2RA state, idx: 1382, offset: 11, otp_b0: 0, otp_a0: 130, otpreg_add: 626, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCK8_AWAKE_STATE_627: {name: BUCK8_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_ONOFF, reg_addr: 9722, otp_owner: system, value: 0, bw: 1, desc: BUCK8 ON or OFF in AWAKE state, htmldesc: BUCK8 ON or OFF in AWAKE state, idx: 1383, offset: 12, otp_b0: 0, otp_a0: 130, otpreg_add: 627, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK8_SLPS2R_STATE_627: {name: BUCK8_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_ONOFF, reg_addr: 9722, otp_owner: system, value: 0, bw: 1, desc: BUCK8 ON or OFF in SLPS2R state, htmldesc: BUCK8 ON or OFF in SLPS2R state, idx: 1384, offset: 13, otp_b0: 0, otp_a0: 130, otpreg_add: 627, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK8_SLPDDR_STATE_627: {name: BUCK8_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_ONOFF, reg_addr: 9722, otp_owner: system, value: 0, bw: 1, desc: BUCK8 ON or OFF in SLPDDR state, htmldesc: BUCK8 ON or OFF in SLPDDR state, idx: 1385, offset: 14, otp_b0: 0, otp_a0: 130, otpreg_add: 627, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCK8_SLPS2RA_STATE_627: {name: BUCK8_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK8_ONOFF, reg_addr: 9722, otp_owner: system, value: 0, bw: 1, desc: BUCK8 ON or OFF in SLPS2RA state, htmldesc: BUCK8 ON or OFF in SLPS2RA state, idx: 1386, offset: 15, otp_b0: 0, otp_a0: 130, otpreg_add: 627, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCK9_AWAKE_STATE_628: {name: BUCK9_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_ONOFF, reg_addr: 9723, otp_owner: system, value: 0, bw: 1, desc: BUCK9 ON or OFF in AWAKE state, htmldesc: BUCK9 ON or OFF in AWAKE state, idx: 1387, offset: 16, otp_b0: 0, otp_a0: 130, otpreg_add: 628, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK9_SLPS2R_STATE_628: {name: BUCK9_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_ONOFF, reg_addr: 9723, otp_owner: system, value: 0, bw: 1, desc: BUCK9 ON or OFF in SLPS2R state, htmldesc: BUCK9 ON or OFF in SLPS2R state, idx: 1388, offset: 17, otp_b0: 0, otp_a0: 130, otpreg_add: 628, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK9_SLPDDR_STATE_628: {name: BUCK9_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_ONOFF, reg_addr: 9723, otp_owner: system, value: 0, bw: 1, desc: BUCK9 ON or OFF in SLPDDR state, htmldesc: BUCK9 ON or OFF in SLPDDR state, idx: 1389, offset: 18, otp_b0: 0, otp_a0: 130, otpreg_add: 628, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCK9_SLPS2RA_STATE_628: {name: BUCK9_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK9_ONOFF, reg_addr: 9723, otp_owner: system, value: 0, bw: 1, desc: BUCK9 ON or OFF in SLPS2RA state, htmldesc: BUCK9 ON or OFF in SLPS2RA state, idx: 1390, offset: 19, otp_b0: 0, otp_a0: 130, otpreg_add: 628, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCK11_AWAKE_STATE_629: {name: BUCK11_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_ONOFF, reg_addr: 9724, otp_owner: system, value: 0, bw: 1, desc: BUCK11 ON or OFF in AWAKE state, htmldesc: BUCK11 ON or OFF in AWAKE state, idx: 1391, offset: 20, otp_b0: 0, otp_a0: 130, otpreg_add: 629, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK11_SLPS2R_STATE_629: {name: BUCK11_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_ONOFF, reg_addr: 9724, otp_owner: system, value: 0, bw: 1, desc: BUCK11 ON or OFF in SLPS2R state, htmldesc: BUCK11 ON or OFF in SLPS2R state, idx: 1392, offset: 21, otp_b0: 0, otp_a0: 130, otpreg_add: 629, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK11_SLPDDR_STATE_629: {name: BUCK11_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_ONOFF, reg_addr: 9724, otp_owner: system, value: 0, bw: 1, desc: BUCK11 ON or OFF in SLPDDR state, htmldesc: BUCK11 ON or OFF in SLPDDR state, idx: 1393, offset: 22, otp_b0: 0, otp_a0: 130, otpreg_add: 629, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCK11_SLPS2RA_STATE_629: {name: BUCK11_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK11_ONOFF, reg_addr: 9724, otp_owner: system, value: 0, bw: 1, desc: BUCK11 ON or OFF in SLPS2RA state, htmldesc: BUCK11 ON or OFF in SLPS2RA state, idx: 1394, offset: 23, otp_b0: 0, otp_a0: 130, otpreg_add: 629, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCK14_AWAKE_STATE_630: {name: BUCK14_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_ONOFF, reg_addr: 9725, otp_owner: system, value: 0, bw: 1, desc: BUCK14 ON or OFF in AWAKE state, htmldesc: BUCK14 ON or OFF in AWAKE state, idx: 1395, offset: 24, otp_b0: 0, otp_a0: 130, otpreg_add: 630, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK14_SLPS2R_STATE_630: {name: BUCK14_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_ONOFF, reg_addr: 9725, otp_owner: system, value: 0, bw: 1, desc: BUCK14 ON or OFF in SLPS2R state, htmldesc: BUCK14 ON or OFF in SLPS2R state, idx: 1396, offset: 25, otp_b0: 0, otp_a0: 130, otpreg_add: 630, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK14_SLPDDR_STATE_630: {name: BUCK14_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_ONOFF, reg_addr: 9725, otp_owner: system, value: 0, bw: 1, desc: BUCK14 ON or OFF in SLPDDR state, htmldesc: BUCK14 ON or OFF in SLPDDR state, idx: 1397, offset: 26, otp_b0: 0, otp_a0: 130, otpreg_add: 630, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCK14_SLPS2RA_STATE_630: {name: BUCK14_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_ONOFF, reg_addr: 9725, otp_owner: system, value: 0, bw: 1, desc: BUCK14 ON or OFF in SLPS2RA state, htmldesc: BUCK14 ON or OFF in SLPS2RA state, idx: 1398, offset: 27, otp_b0: 0, otp_a0: 130, otpreg_add: 630, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO1_AWAKE_STATE_631: {name: LDO1_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_ONOFF, reg_addr: 9726, otp_owner: system, value: 0, bw: 1, desc: LDO1 ON or OFF in AWAKE state, htmldesc: LDO1 ON or OFF in AWAKE state, idx: 1399, offset: 28, otp_b0: 0, otp_a0: 130, otpreg_add: 631, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO1_SLPS2R_STATE_631: {name: LDO1_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_ONOFF, reg_addr: 9726, otp_owner: system, value: 0, bw: 1, desc: LDO1 ON or OFF in SLPS2R state, htmldesc: LDO1 ON or OFF in SLPS2R state, idx: 1400, offset: 29, otp_b0: 0, otp_a0: 130, otpreg_add: 631, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO1_SLPDDR_STATE_631: {name: LDO1_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_ONOFF, reg_addr: 9726, otp_owner: system, value: 0, bw: 1, desc: LDO1 ON or OFF in SLPDDR state, htmldesc: LDO1 ON or OFF in SLPDDR state, idx: 1401, offset: 30, otp_b0: 0, otp_a0: 130, otpreg_add: 631, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO1_SLPS2RA_STATE_631: {name: LDO1_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO1_ONOFF, reg_addr: 9726, otp_owner: system, value: 0, bw: 1, desc: LDO1 ON or OFF in SLPS2RA state, htmldesc: LDO1 ON or OFF in SLPS2RA state, idx: 1402, offset: 31, otp_b0: 0, otp_a0: 130, otpreg_add: 631, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO2_AWAKE_STATE_632: {name: LDO2_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_ONOFF, reg_addr: 9727, otp_owner: system, value: 0, bw: 1, desc: LDO2 ON or OFF in AWAKE state, htmldesc: LDO2 ON or OFF in AWAKE state, idx: 1403, offset: 0, otp_b0: 0, otp_a0: 131, otpreg_add: 632, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO2_SLPS2R_STATE_632: {name: LDO2_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_ONOFF, reg_addr: 9727, otp_owner: system, value: 0, bw: 1, desc: LDO2 ON or OFF in SLPS2R state, htmldesc: LDO2 ON or OFF in SLPS2R state, idx: 1404, offset: 1, otp_b0: 0, otp_a0: 131, otpreg_add: 632, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO2_SLPDDR_STATE_632: {name: LDO2_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_ONOFF, reg_addr: 9727, otp_owner: system, value: 0, bw: 1, desc: LDO2 ON or OFF in SLPDDR state, htmldesc: LDO2 ON or OFF in SLPDDR state, idx: 1405, offset: 2, otp_b0: 0, otp_a0: 131, otpreg_add: 632, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO2_SLPS2RA_STATE_632: {name: LDO2_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO2_ONOFF, reg_addr: 9727, otp_owner: system, value: 0, bw: 1, desc: LDO2 ON or OFF in SLPS2RA state, htmldesc: LDO2 ON or OFF in SLPS2RA state, idx: 1406, offset: 3, otp_b0: 0, otp_a0: 131, otpreg_add: 632, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO3_AWAKE_STATE_633: {name: LDO3_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_ONOFF, reg_addr: 9728, otp_owner: system, value: 0, bw: 1, desc: LDO3 ON or OFF in AWAKE state, htmldesc: LDO3 ON or OFF in AWAKE state, idx: 1407, offset: 4, otp_b0: 0, otp_a0: 131, otpreg_add: 633, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO3_SLPS2R_STATE_633: {name: LDO3_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_ONOFF, reg_addr: 9728, otp_owner: system, value: 0, bw: 1, desc: LDO3 ON or OFF in SLPS2R state, htmldesc: LDO3 ON or OFF in SLPS2R state, idx: 1408, offset: 5, otp_b0: 0, otp_a0: 131, otpreg_add: 633, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO3_SLPDDR_STATE_633: {name: LDO3_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_ONOFF, reg_addr: 9728, otp_owner: system, value: 0, bw: 1, desc: LDO3 ON or OFF in SLPDDR state, htmldesc: LDO3 ON or OFF in SLPDDR state, idx: 1409, offset: 6, otp_b0: 0, otp_a0: 131, otpreg_add: 633, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO3_SLPS2RA_STATE_633: {name: LDO3_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO3_ONOFF, reg_addr: 9728, otp_owner: system, value: 0, bw: 1, desc: LDO3 ON or OFF in SLPS2RA state, htmldesc: LDO3 ON or OFF in SLPS2RA state, idx: 1410, offset: 7, otp_b0: 0, otp_a0: 131, otpreg_add: 633, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO5_AWAKE_STATE_634: {name: LDO5_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_ONOFF, reg_addr: 9729, otp_owner: system, value: 0, bw: 1, desc: LDO5 ON or OFF in AWAKE state, htmldesc: LDO5 ON or OFF in AWAKE state, idx: 1411, offset: 8, otp_b0: 0, otp_a0: 131, otpreg_add: 634, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO5_SLPS2R_STATE_634: {name: LDO5_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_ONOFF, reg_addr: 9729, otp_owner: system, value: 0, bw: 1, desc: LDO5 ON or OFF in SLPS2R state, htmldesc: LDO5 ON or OFF in SLPS2R state, idx: 1412, offset: 9, otp_b0: 0, otp_a0: 131, otpreg_add: 634, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO5_SLPDDR_STATE_634: {name: LDO5_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_ONOFF, reg_addr: 9729, otp_owner: system, value: 0, bw: 1, desc: LDO5 ON or OFF in SLPDDR state, htmldesc: LDO5 ON or OFF in SLPDDR state, idx: 1413, offset: 10, otp_b0: 0, otp_a0: 131, otpreg_add: 634, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO5_SLPS2RA_STATE_634: {name: LDO5_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO5_ONOFF, reg_addr: 9729, otp_owner: system, value: 0, bw: 1, desc: LDO5 ON or OFF in SLPS2RA state, htmldesc: LDO5 ON or OFF in SLPS2RA state, idx: 1414, offset: 11, otp_b0: 0, otp_a0: 131, otpreg_add: 634, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO7_AWAKE_STATE_635: {name: LDO7_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_ONOFF, reg_addr: 9730, otp_owner: system, value: 0, bw: 1, desc: LDO7 ON or OFF in AWAKE state, htmldesc: LDO7 ON or OFF in AWAKE state, idx: 1415, offset: 12, otp_b0: 0, otp_a0: 131, otpreg_add: 635, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO7_SLPS2R_STATE_635: {name: LDO7_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_ONOFF, reg_addr: 9730, otp_owner: system, value: 0, bw: 1, desc: LDO7 ON or OFF in SLPS2R state, htmldesc: LDO7 ON or OFF in SLPS2R state, idx: 1416, offset: 13, otp_b0: 0, otp_a0: 131, otpreg_add: 635, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO7_SLPDDR_STATE_635: {name: LDO7_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_ONOFF, reg_addr: 9730, otp_owner: system, value: 0, bw: 1, desc: LDO7 ON or OFF in SLPDDR state, htmldesc: LDO7 ON or OFF in SLPDDR state, idx: 1417, offset: 14, otp_b0: 0, otp_a0: 131, otpreg_add: 635, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO7_SLPS2RA_STATE_635: {name: LDO7_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO7_ONOFF, reg_addr: 9730, otp_owner: system, value: 0, bw: 1, desc: LDO7 ON or OFF in SLPS2RA state, htmldesc: LDO7 ON or OFF in SLPS2RA state, idx: 1418, offset: 15, otp_b0: 0, otp_a0: 131, otpreg_add: 635, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO10_AWAKE_STATE_636: {name: LDO10_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_ONOFF, reg_addr: 9731, otp_owner: system, value: 0, bw: 1, desc: LDO10 ON or OFF in AWAKE state, htmldesc: LDO10 ON or OFF in AWAKE state, idx: 1419, offset: 16, otp_b0: 0, otp_a0: 131, otpreg_add: 636, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO10_SLPS2R_STATE_636: {name: LDO10_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_ONOFF, reg_addr: 9731, otp_owner: system, value: 0, bw: 1, desc: LDO10 ON or OFF in SLPS2R state, htmldesc: LDO10 ON or OFF in SLPS2R state, idx: 1420, offset: 17, otp_b0: 0, otp_a0: 131, otpreg_add: 636, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO10_SLPDDR_STATE_636: {name: LDO10_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_ONOFF, reg_addr: 9731, otp_owner: system, value: 0, bw: 1, desc: LDO10 ON or OFF in SLPDDR state, htmldesc: LDO10 ON or OFF in SLPDDR state, idx: 1421, offset: 18, otp_b0: 0, otp_a0: 131, otpreg_add: 636, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO10_SLPS2RA_STATE_636: {name: LDO10_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO10_ONOFF, reg_addr: 9731, otp_owner: system, value: 0, bw: 1, desc: LDO10 ON or OFF in SLPS2RA state, htmldesc: LDO10 ON or OFF in SLPS2RA state, idx: 1422, offset: 19, otp_b0: 0, otp_a0: 131, otpreg_add: 636, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO13_AWAKE_STATE_637: {name: LDO13_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_ONOFF, reg_addr: 9732, otp_owner: system, value: 0, bw: 1, desc: LDO13 ON or OFF in AWAKE state, htmldesc: LDO13 ON or OFF in AWAKE state, idx: 1423, offset: 20, otp_b0: 0, otp_a0: 131, otpreg_add: 637, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO13_SLPS2R_STATE_637: {name: LDO13_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_ONOFF, reg_addr: 9732, otp_owner: system, value: 0, bw: 1, desc: LDO13 ON or OFF in SLPS2R state, htmldesc: LDO13 ON or OFF in SLPS2R state, idx: 1424, offset: 21, otp_b0: 0, otp_a0: 131, otpreg_add: 637, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO13_SLPDDR_STATE_637: {name: LDO13_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_ONOFF, reg_addr: 9732, otp_owner: system, value: 0, bw: 1, desc: LDO13 ON or OFF in SLPDDR state, htmldesc: LDO13 ON or OFF in SLPDDR state, idx: 1425, offset: 22, otp_b0: 0, otp_a0: 131, otpreg_add: 637, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO13_SLPS2RA_STATE_637: {name: LDO13_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_ONOFF, reg_addr: 9732, otp_owner: system, value: 0, bw: 1, desc: LDO13 ON or OFF in SLPS2RA state, htmldesc: LDO13 ON or OFF in SLPS2RA state, idx: 1426, offset: 23, otp_b0: 0, otp_a0: 131, otpreg_add: 637, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO14_AWAKE_STATE_638: {name: LDO14_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_ONOFF, reg_addr: 9733, otp_owner: system, value: 0, bw: 1, desc: LDO14 ON or OFF in AWAKE state, htmldesc: LDO14 ON or OFF in AWAKE state, idx: 1427, offset: 24, otp_b0: 0, otp_a0: 131, otpreg_add: 638, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO14_SLPS2R_STATE_638: {name: LDO14_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_ONOFF, reg_addr: 9733, otp_owner: system, value: 0, bw: 1, desc: LDO14 ON or OFF in SLPS2R state, htmldesc: LDO14 ON or OFF in SLPS2R state, idx: 1428, offset: 25, otp_b0: 0, otp_a0: 131, otpreg_add: 638, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO14_SLPDDR_STATE_638: {name: LDO14_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_ONOFF, reg_addr: 9733, otp_owner: system, value: 0, bw: 1, desc: LDO14 ON or OFF in SLPDDR state, htmldesc: LDO14 ON or OFF in SLPDDR state, idx: 1429, offset: 26, otp_b0: 0, otp_a0: 131, otpreg_add: 638, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO14_SLPS2RA_STATE_638: {name: LDO14_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_ONOFF, reg_addr: 9733, otp_owner: system, value: 0, bw: 1, desc: LDO14 ON or OFF in SLPS2RA state, htmldesc: LDO14 ON or OFF in SLPS2RA state, idx: 1430, offset: 27, otp_b0: 0, otp_a0: 131, otpreg_add: 638, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO16_AWAKE_STATE_639: {name: LDO16_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_ONOFF, reg_addr: 9734, otp_owner: system, value: 0, bw: 1, desc: LDO16 ON or OFF in AWAKE state, htmldesc: LDO16 ON or OFF in AWAKE state, idx: 1431, offset: 28, otp_b0: 0, otp_a0: 131, otpreg_add: 639, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO16_SLPS2R_STATE_639: {name: LDO16_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_ONOFF, reg_addr: 9734, otp_owner: system, value: 0, bw: 1, desc: LDO16 ON or OFF in SLPS2R state, htmldesc: LDO16 ON or OFF in SLPS2R state, idx: 1432, offset: 29, otp_b0: 0, otp_a0: 131, otpreg_add: 639, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO16_SLPDDR_STATE_639: {name: LDO16_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_ONOFF, reg_addr: 9734, otp_owner: system, value: 0, bw: 1, desc: LDO16 ON or OFF in SLPDDR state, htmldesc: LDO16 ON or OFF in SLPDDR state, idx: 1433, offset: 30, otp_b0: 0, otp_a0: 131, otpreg_add: 639, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO16_SLPS2RA_STATE_639: {name: LDO16_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO16_ONOFF, reg_addr: 9734, otp_owner: system, value: 0, bw: 1, desc: LDO16 ON or OFF in SLPS2RA state, htmldesc: LDO16 ON or OFF in SLPS2RA state, idx: 1434, offset: 31, otp_b0: 0, otp_a0: 131, otpreg_add: 639, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO19_AWAKE_STATE_640: {name: LDO19_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_ONOFF, reg_addr: 9735, otp_owner: system, value: 0, bw: 1, desc: LDO19 ON or OFF in AWAKE state, htmldesc: LDO19 ON or OFF in AWAKE state, idx: 1435, offset: 0, otp_b0: 0, otp_a0: 132, otpreg_add: 640, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO19_SLPS2R_STATE_640: {name: LDO19_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_ONOFF, reg_addr: 9735, otp_owner: system, value: 0, bw: 1, desc: LDO19 ON or OFF in SLPS2R state, htmldesc: LDO19 ON or OFF in SLPS2R state, idx: 1436, offset: 1, otp_b0: 0, otp_a0: 132, otpreg_add: 640, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO19_SLPDDR_STATE_640: {name: LDO19_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_ONOFF, reg_addr: 9735, otp_owner: system, value: 0, bw: 1, desc: LDO19 ON or OFF in SLPDDR state, htmldesc: LDO19 ON or OFF in SLPDDR state, idx: 1437, offset: 2, otp_b0: 0, otp_a0: 132, otpreg_add: 640, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO19_SLPS2RA_STATE_640: {name: LDO19_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO19_ONOFF, reg_addr: 9735, otp_owner: system, value: 0, bw: 1, desc: LDO19 ON or OFF in SLPS2RA state, htmldesc: LDO19 ON or OFF in SLPS2RA state, idx: 1438, offset: 3, otp_b0: 0, otp_a0: 132, otpreg_add: 640, otpreg_ofs: 3}
OTP_POWER_CONTROL_CP5V_AWAKE_STATE_641: {name: CP5V_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_ONOFF, reg_addr: 9736, otp_owner: system, value: 0, bw: 1, desc: CP5V ON or OFF in AWAKE state, htmldesc: CP5V ON or OFF in AWAKE state, idx: 1439, offset: 4, otp_b0: 0, otp_a0: 132, otpreg_add: 641, otpreg_ofs: 0}
OTP_POWER_CONTROL_CP5V_SLPS2R_STATE_641: {name: CP5V_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_ONOFF, reg_addr: 9736, otp_owner: system, value: 0, bw: 1, desc: CP5V ON or OFF in SLPS2R state, htmldesc: CP5V ON or OFF in SLPS2R state, idx: 1440, offset: 5, otp_b0: 0, otp_a0: 132, otpreg_add: 641, otpreg_ofs: 1}
OTP_POWER_CONTROL_CP5V_SLPDDR_STATE_641: {name: CP5V_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_ONOFF, reg_addr: 9736, otp_owner: system, value: 0, bw: 1, desc: CP5V ON or OFF in SLPDDR state, htmldesc: CP5V ON or OFF in SLPDDR state, idx: 1441, offset: 6, otp_b0: 0, otp_a0: 132, otpreg_add: 641, otpreg_ofs: 2}
OTP_POWER_CONTROL_CP5V_SLPS2RA_STATE_641: {name: CP5V_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_CP5V_ONOFF, reg_addr: 9736, otp_owner: system, value: 0, bw: 1, desc: CP5V ON or OFF in SLPS2RA state, htmldesc: CP5V ON or OFF in SLPS2RA state, idx: 1442, offset: 7, otp_b0: 0, otp_a0: 132, otpreg_add: 641, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCKSW1_AWAKE_STATE_642: {name: BUCKSW1_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_ONOFF, reg_addr: 9737, otp_owner: system, value: 0, bw: 1, desc: BUCKSW1 ON or OFF in AWAKE state, htmldesc: BUCKSW1 ON or OFF in AWAKE state, idx: 1443, offset: 8, otp_b0: 0, otp_a0: 132, otpreg_add: 642, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCKSW1_SLPS2R_STATE_642: {name: BUCKSW1_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_ONOFF, reg_addr: 9737, otp_owner: system, value: 0, bw: 1, desc: BUCKSW1 ON or OFF in SLPS2R state, htmldesc: BUCKSW1 ON or OFF in SLPS2R state, idx: 1444, offset: 9, otp_b0: 0, otp_a0: 132, otpreg_add: 642, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCKSW1_SLPDDR_STATE_642: {name: BUCKSW1_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_ONOFF, reg_addr: 9737, otp_owner: system, value: 0, bw: 1, desc: BUCKSW1 ON or OFF in SLPDDR state, htmldesc: BUCKSW1 ON or OFF in SLPDDR state, idx: 1445, offset: 10, otp_b0: 0, otp_a0: 132, otpreg_add: 642, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCKSW1_SLPS2RA_STATE_642: {name: BUCKSW1_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_ONOFF, reg_addr: 9737, otp_owner: system, value: 0, bw: 1, desc: BUCKSW1 ON or OFF in SLPS2RA state, htmldesc: BUCKSW1 ON or OFF in SLPS2RA state, idx: 1446, offset: 11, otp_b0: 0, otp_a0: 132, otpreg_add: 642, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCKSW2_AWAKE_STATE_643: {name: BUCKSW2_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_ONOFF, reg_addr: 9738, otp_owner: system, value: 0, bw: 1, desc: BUCKSW2 ON or OFF in AWAKE state, htmldesc: BUCKSW2 ON or OFF in AWAKE state, idx: 1447, offset: 12, otp_b0: 0, otp_a0: 132, otpreg_add: 643, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCKSW2_SLPS2R_STATE_643: {name: BUCKSW2_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_ONOFF, reg_addr: 9738, otp_owner: system, value: 0, bw: 1, desc: BUCKSW2 ON or OFF in SLPS2R state, htmldesc: BUCKSW2 ON or OFF in SLPS2R state, idx: 1448, offset: 13, otp_b0: 0, otp_a0: 132, otpreg_add: 643, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCKSW2_SLPDDR_STATE_643: {name: BUCKSW2_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_ONOFF, reg_addr: 9738, otp_owner: system, value: 0, bw: 1, desc: BUCKSW2 ON or OFF in SLPDDR state, htmldesc: BUCKSW2 ON or OFF in SLPDDR state, idx: 1449, offset: 14, otp_b0: 0, otp_a0: 132, otpreg_add: 643, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCKSW2_SLPS2RA_STATE_643: {name: BUCKSW2_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_ONOFF, reg_addr: 9738, otp_owner: system, value: 0, bw: 1, desc: BUCKSW2 ON or OFF in SLPS2RA state, htmldesc: BUCKSW2 ON or OFF in SLPS2RA state, idx: 1450, offset: 15, otp_b0: 0, otp_a0: 132, otpreg_add: 643, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCKSW3_AWAKE_STATE_644: {name: BUCKSW3_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_ONOFF, reg_addr: 9739, otp_owner: system, value: 0, bw: 1, desc: BUCKSW3 ON or OFF in AWAKE state, htmldesc: BUCKSW3 ON or OFF in AWAKE state, idx: 1451, offset: 16, otp_b0: 0, otp_a0: 132, otpreg_add: 644, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCKSW3_SLPS2R_STATE_644: {name: BUCKSW3_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_ONOFF, reg_addr: 9739, otp_owner: system, value: 0, bw: 1, desc: BUCKSW3 ON or OFF in SLPS2R state, htmldesc: BUCKSW3 ON or OFF in SLPS2R state, idx: 1452, offset: 17, otp_b0: 0, otp_a0: 132, otpreg_add: 644, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCKSW3_SLPDDR_STATE_644: {name: BUCKSW3_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_ONOFF, reg_addr: 9739, otp_owner: system, value: 0, bw: 1, desc: BUCKSW3 ON or OFF in SLPDDR state, htmldesc: BUCKSW3 ON or OFF in SLPDDR state, idx: 1453, offset: 18, otp_b0: 0, otp_a0: 132, otpreg_add: 644, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCKSW3_SLPS2RA_STATE_644: {name: BUCKSW3_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_ONOFF, reg_addr: 9739, otp_owner: system, value: 0, bw: 1, desc: BUCKSW3 ON or OFF in SLPS2RA state, htmldesc: BUCKSW3 ON or OFF in SLPS2RA state, idx: 1454, offset: 19, otp_b0: 0, otp_a0: 132, otpreg_add: 644, otpreg_ofs: 3}
OTP_POWER_CONTROL_GPIO_VDD1V2_PWR_OK_AWAKE_STATE_645: {name: GPIO_VDD1V2_PWR_OK_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_ONOFF, reg_addr: 9740, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDD1V2_PWR_OK ON or OFF in AWAKE state, htmldesc: GPIO_VDD1V2_PWR_OK ON or OFF in AWAKE state, idx: 1455, offset: 20, otp_b0: 0, otp_a0: 132, otpreg_add: 645, otpreg_ofs: 0}
OTP_POWER_CONTROL_GPIO_VDD1V2_PWR_OK_SLPS2R_STATE_645: {name: GPIO_VDD1V2_PWR_OK_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_ONOFF, reg_addr: 9740, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDD1V2_PWR_OK ON or OFF in SLPS2R state, htmldesc: GPIO_VDD1V2_PWR_OK ON or OFF in SLPS2R state, idx: 1456, offset: 21, otp_b0: 0, otp_a0: 132, otpreg_add: 645, otpreg_ofs: 1}
OTP_POWER_CONTROL_GPIO_VDD1V2_PWR_OK_SLPDDR_STATE_645: {name: GPIO_VDD1V2_PWR_OK_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_ONOFF, reg_addr: 9740, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDD1V2_PWR_OK ON or OFF in SLPDDR state, htmldesc: GPIO_VDD1V2_PWR_OK ON or OFF in SLPDDR state, idx: 1457, offset: 22, otp_b0: 0, otp_a0: 132, otpreg_add: 645, otpreg_ofs: 2}
OTP_POWER_CONTROL_GPIO_VDD1V2_PWR_OK_SLPS2RA_STATE_645: {name: GPIO_VDD1V2_PWR_OK_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_ONOFF, reg_addr: 9740, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDD1V2_PWR_OK ON or OFF in SLPS2RA state, htmldesc: GPIO_VDD1V2_PWR_OK ON or OFF in SLPS2RA state, idx: 1458, offset: 23, otp_b0: 0, otp_a0: 132, otpreg_add: 645, otpreg_ofs: 3}
OTP_POWER_CONTROL_GPIO_VDD1V2_SIG_OK_AWAKE_STATE_646: {name: GPIO_VDD1V2_SIG_OK_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_ONOFF, reg_addr: 9741, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDD1V2_SIG_OK ON or OFF in AWAKE state, htmldesc: GPIO_VDD1V2_SIG_OK ON or OFF in AWAKE state, idx: 1459, offset: 24, otp_b0: 0, otp_a0: 132, otpreg_add: 646, otpreg_ofs: 0}
OTP_POWER_CONTROL_GPIO_VDD1V2_SIG_OK_SLPS2R_STATE_646: {name: GPIO_VDD1V2_SIG_OK_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_ONOFF, reg_addr: 9741, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDD1V2_SIG_OK ON or OFF in SLPS2R state, htmldesc: GPIO_VDD1V2_SIG_OK ON or OFF in SLPS2R state, idx: 1460, offset: 25, otp_b0: 0, otp_a0: 132, otpreg_add: 646, otpreg_ofs: 1}
OTP_POWER_CONTROL_GPIO_VDD1V2_SIG_OK_SLPDDR_STATE_646: {name: GPIO_VDD1V2_SIG_OK_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_ONOFF, reg_addr: 9741, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDD1V2_SIG_OK ON or OFF in SLPDDR state, htmldesc: GPIO_VDD1V2_SIG_OK ON or OFF in SLPDDR state, idx: 1461, offset: 26, otp_b0: 0, otp_a0: 132, otpreg_add: 646, otpreg_ofs: 2}
OTP_POWER_CONTROL_GPIO_VDD1V2_SIG_OK_SLPS2RA_STATE_646: {name: GPIO_VDD1V2_SIG_OK_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_ONOFF, reg_addr: 9741, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDD1V2_SIG_OK ON or OFF in SLPS2RA state, htmldesc: GPIO_VDD1V2_SIG_OK ON or OFF in SLPS2RA state, idx: 1462, offset: 27, otp_b0: 0, otp_a0: 132, otpreg_add: 646, otpreg_ofs: 3}
OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_PWR_OK_AWAKE_STATE_647: {name: GPIO_VDDIO_BUCK3_PWR_OK_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_ONOFF, reg_addr: 9742, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDDIO_BUCK3_PWR_OK ON or OFF in AWAKE state, htmldesc: GPIO_VDDIO_BUCK3_PWR_OK ON or OFF in AWAKE state, idx: 1463, offset: 28, otp_b0: 0, otp_a0: 132, otpreg_add: 647, otpreg_ofs: 0}
OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_PWR_OK_SLPS2R_STATE_647: {name: GPIO_VDDIO_BUCK3_PWR_OK_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_ONOFF, reg_addr: 9742, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDDIO_BUCK3_PWR_OK ON or OFF in SLPS2R state, htmldesc: GPIO_VDDIO_BUCK3_PWR_OK ON or OFF in SLPS2R state, idx: 1464, offset: 29, otp_b0: 0, otp_a0: 132, otpreg_add: 647, otpreg_ofs: 1}
OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_PWR_OK_SLPDDR_STATE_647: {name: GPIO_VDDIO_BUCK3_PWR_OK_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_ONOFF, reg_addr: 9742, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDDIO_BUCK3_PWR_OK ON or OFF in SLPDDR state, htmldesc: GPIO_VDDIO_BUCK3_PWR_OK ON or OFF in SLPDDR state, idx: 1465, offset: 30, otp_b0: 0, otp_a0: 132, otpreg_add: 647, otpreg_ofs: 2}
OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_PWR_OK_SLPS2RA_STATE_647: {name: GPIO_VDDIO_BUCK3_PWR_OK_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_ONOFF, reg_addr: 9742, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDDIO_BUCK3_PWR_OK ON or OFF in SLPS2RA state, htmldesc: GPIO_VDDIO_BUCK3_PWR_OK ON or OFF in SLPS2RA state, idx: 1466, offset: 31, otp_b0: 0, otp_a0: 132, otpreg_add: 647, otpreg_ofs: 3}
OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_SIG_OK_AWAKE_STATE_648: {name: GPIO_VDDIO_BUCK3_SIG_OK_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_ONOFF, reg_addr: 9743, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDDIO_BUCK3_SIG_OK ON or OFF in AWAKE state, htmldesc: GPIO_VDDIO_BUCK3_SIG_OK ON or OFF in AWAKE state, idx: 1467, offset: 0, otp_b0: 0, otp_a0: 133, otpreg_add: 648, otpreg_ofs: 0}
OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_SIG_OK_SLPS2R_STATE_648: {name: GPIO_VDDIO_BUCK3_SIG_OK_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_ONOFF, reg_addr: 9743, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDDIO_BUCK3_SIG_OK ON or OFF in SLPS2R state, htmldesc: GPIO_VDDIO_BUCK3_SIG_OK ON or OFF in SLPS2R state, idx: 1468, offset: 1, otp_b0: 0, otp_a0: 133, otpreg_add: 648, otpreg_ofs: 1}
OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_SIG_OK_SLPDDR_STATE_648: {name: GPIO_VDDIO_BUCK3_SIG_OK_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_ONOFF, reg_addr: 9743, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDDIO_BUCK3_SIG_OK ON or OFF in SLPDDR state, htmldesc: GPIO_VDDIO_BUCK3_SIG_OK ON or OFF in SLPDDR state, idx: 1469, offset: 2, otp_b0: 0, otp_a0: 133, otpreg_add: 648, otpreg_ofs: 2}
OTP_POWER_CONTROL_GPIO_VDDIO_BUCK3_SIG_OK_SLPS2RA_STATE_648: {name: GPIO_VDDIO_BUCK3_SIG_OK_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_ONOFF, reg_addr: 9743, otp_owner: system, value: 1, bw: 1, desc: GPIO_VDDIO_BUCK3_SIG_OK ON or OFF in SLPS2RA state, htmldesc: GPIO_VDDIO_BUCK3_SIG_OK ON or OFF in SLPS2RA state, idx: 1470, offset: 3, otp_b0: 0, otp_a0: 133, otpreg_add: 648, otpreg_ofs: 3}
OTP_POWER_CONTROL_GPIO_BUCKSW1_PWR_OK_AWAKE_STATE_649: {name: GPIO_BUCKSW1_PWR_OK_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_ONOFF, reg_addr: 9744, otp_owner: system, value: 1, bw: 1, desc: GPIO_BUCKSW1_PWR_OK ON or OFF in AWAKE state, htmldesc: GPIO_BUCKSW1_PWR_OK ON or OFF in AWAKE state, idx: 1471, offset: 4, otp_b0: 0, otp_a0: 133, otpreg_add: 649, otpreg_ofs: 0}
OTP_POWER_CONTROL_GPIO_BUCKSW1_PWR_OK_SLPS2R_STATE_649: {name: GPIO_BUCKSW1_PWR_OK_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_ONOFF, reg_addr: 9744, otp_owner: system, value: 1, bw: 1, desc: GPIO_BUCKSW1_PWR_OK ON or OFF in SLPS2R state, htmldesc: GPIO_BUCKSW1_PWR_OK ON or OFF in SLPS2R state, idx: 1472, offset: 5, otp_b0: 0, otp_a0: 133, otpreg_add: 649, otpreg_ofs: 1}
OTP_POWER_CONTROL_GPIO_BUCKSW1_PWR_OK_SLPDDR_STATE_649: {name: GPIO_BUCKSW1_PWR_OK_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_ONOFF, reg_addr: 9744, otp_owner: system, value: 1, bw: 1, desc: GPIO_BUCKSW1_PWR_OK ON or OFF in SLPDDR state, htmldesc: GPIO_BUCKSW1_PWR_OK ON or OFF in SLPDDR state, idx: 1473, offset: 6, otp_b0: 0, otp_a0: 133, otpreg_add: 649, otpreg_ofs: 2}
OTP_POWER_CONTROL_GPIO_BUCKSW1_PWR_OK_SLPS2RA_STATE_649: {name: GPIO_BUCKSW1_PWR_OK_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_ONOFF, reg_addr: 9744, otp_owner: system, value: 1, bw: 1, desc: GPIO_BUCKSW1_PWR_OK ON or OFF in SLPS2RA state, htmldesc: GPIO_BUCKSW1_PWR_OK ON or OFF in SLPS2RA state, idx: 1474, offset: 7, otp_b0: 0, otp_a0: 133, otpreg_add: 649, otpreg_ofs: 3}
OTP_POWER_CONTROL_GPIO_BUCKSW1_SIG_OK_AWAKE_STATE_650: {name: GPIO_BUCKSW1_SIG_OK_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_ONOFF, reg_addr: 9745, otp_owner: system, value: 1, bw: 1, desc: GPIO_BUCKSW1_SIG_OK ON or OFF in AWAKE state, htmldesc: GPIO_BUCKSW1_SIG_OK ON or OFF in AWAKE state, idx: 1475, offset: 8, otp_b0: 0, otp_a0: 133, otpreg_add: 650, otpreg_ofs: 0}
OTP_POWER_CONTROL_GPIO_BUCKSW1_SIG_OK_SLPS2R_STATE_650: {name: GPIO_BUCKSW1_SIG_OK_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_ONOFF, reg_addr: 9745, otp_owner: system, value: 1, bw: 1, desc: GPIO_BUCKSW1_SIG_OK ON or OFF in SLPS2R state, htmldesc: GPIO_BUCKSW1_SIG_OK ON or OFF in SLPS2R state, idx: 1476, offset: 9, otp_b0: 0, otp_a0: 133, otpreg_add: 650, otpreg_ofs: 1}
OTP_POWER_CONTROL_GPIO_BUCKSW1_SIG_OK_SLPDDR_STATE_650: {name: GPIO_BUCKSW1_SIG_OK_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_ONOFF, reg_addr: 9745, otp_owner: system, value: 1, bw: 1, desc: GPIO_BUCKSW1_SIG_OK ON or OFF in SLPDDR state, htmldesc: GPIO_BUCKSW1_SIG_OK ON or OFF in SLPDDR state, idx: 1477, offset: 10, otp_b0: 0, otp_a0: 133, otpreg_add: 650, otpreg_ofs: 2}
OTP_POWER_CONTROL_GPIO_BUCKSW1_SIG_OK_SLPS2RA_STATE_650: {name: GPIO_BUCKSW1_SIG_OK_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_ONOFF, reg_addr: 9745, otp_owner: system, value: 1, bw: 1, desc: GPIO_BUCKSW1_SIG_OK ON or OFF in SLPS2RA state, htmldesc: GPIO_BUCKSW1_SIG_OK ON or OFF in SLPS2RA state, idx: 1478, offset: 11, otp_b0: 0, otp_a0: 133, otpreg_add: 650, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCK3_VSEL_ALT_SLPS2R_STATE_651: {name: BUCK3_VSEL_ALT_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_ONOFF, reg_addr: 9746, otp_owner: system, value: 0, bw: 1, desc: BUCK3_VSEL_ALT ON or OFF in SLPS2R state, htmldesc: BUCK3_VSEL_ALT ON or OFF in SLPS2R state, idx: 1479, offset: 12, otp_b0: 0, otp_a0: 133, otpreg_add: 651, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK3_VSEL_ALT_SLPDDR_STATE_651: {name: BUCK3_VSEL_ALT_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_ONOFF, reg_addr: 9746, otp_owner: system, value: 0, bw: 1, desc: BUCK3_VSEL_ALT ON or OFF in SLPDDR state, htmldesc: BUCK3_VSEL_ALT ON or OFF in SLPDDR state, idx: 1480, offset: 13, otp_b0: 0, otp_a0: 133, otpreg_add: 651, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK3_VSEL_ALT_WALLET_OFF_STATE_651: {name: BUCK3_VSEL_ALT_WALLET_OFF_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_ONOFF, reg_addr: 9746, otp_owner: system, value: 0, bw: 1, desc: BUCK3_VSEL_ALT ON or OFF in WALLET_OFF state, htmldesc: BUCK3_VSEL_ALT ON or OFF in WALLET_OFF state, idx: 1481, offset: 14, otp_b0: 0, otp_a0: 133, otpreg_add: 651, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCK3_VSEL_ALT_SLPS2RA_STATE_651: {name: BUCK3_VSEL_ALT_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_ONOFF, reg_addr: 9746, otp_owner: system, value: 0, bw: 1, desc: BUCK3_VSEL_ALT ON or OFF in SLPS2RA state, htmldesc: BUCK3_VSEL_ALT ON or OFF in SLPS2RA state, idx: 1482, offset: 15, otp_b0: 0, otp_a0: 133, otpreg_add: 651, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCK14_VSEL_ALT_SLPS2R_STATE_652: {name: BUCK14_VSEL_ALT_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_ONOFF, reg_addr: 9747, otp_owner: system, value: 0, bw: 1, desc: BUCK14_VSEL_ALT ON or OFF in SLPS2R state, htmldesc: BUCK14_VSEL_ALT ON or OFF in SLPS2R state, idx: 1483, offset: 16, otp_b0: 0, otp_a0: 133, otpreg_add: 652, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCK14_VSEL_ALT_SLPDDR_STATE_652: {name: BUCK14_VSEL_ALT_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_ONOFF, reg_addr: 9747, otp_owner: system, value: 0, bw: 1, desc: BUCK14_VSEL_ALT ON or OFF in SLPDDR state, htmldesc: BUCK14_VSEL_ALT ON or OFF in SLPDDR state, idx: 1484, offset: 17, otp_b0: 0, otp_a0: 133, otpreg_add: 652, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCK14_VSEL_ALT_SLPS2RA_STATE_652: {name: BUCK14_VSEL_ALT_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_ONOFF, reg_addr: 9747, otp_owner: system, value: 0, bw: 1, desc: BUCK14_VSEL_ALT ON or OFF in SLPS2RA state, htmldesc: BUCK14_VSEL_ALT ON or OFF in SLPS2RA state, idx: 1485, offset: 18, otp_b0: 0, otp_a0: 133, otpreg_add: 652, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO13_VSEL_ALT_SLPS2R_STATE_653: {name: LDO13_VSEL_ALT_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_ONOFF, reg_addr: 9748, otp_owner: system, value: 0, bw: 1, desc: LDO13_VSEL_ALT ON or OFF in SLPS2R state, htmldesc: LDO13_VSEL_ALT ON or OFF in SLPS2R state, idx: 1486, offset: 19, otp_b0: 0, otp_a0: 133, otpreg_add: 653, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO13_VSEL_ALT_SLPDDR_STATE_653: {name: LDO13_VSEL_ALT_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_ONOFF, reg_addr: 9748, otp_owner: system, value: 0, bw: 1, desc: LDO13_VSEL_ALT ON or OFF in SLPDDR state, htmldesc: LDO13_VSEL_ALT ON or OFF in SLPDDR state, idx: 1487, offset: 20, otp_b0: 0, otp_a0: 133, otpreg_add: 653, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO13_VSEL_ALT_SLPS2RA_STATE_653: {name: LDO13_VSEL_ALT_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_ONOFF, reg_addr: 9748, otp_owner: system, value: 0, bw: 1, desc: LDO13_VSEL_ALT ON or OFF in SLPS2RA state, htmldesc: LDO13_VSEL_ALT ON or OFF in SLPS2RA state, idx: 1488, offset: 21, otp_b0: 0, otp_a0: 133, otpreg_add: 653, otpreg_ofs: 2}
OTP_POWER_CONTROL_LDO14_VSEL_ALT_SLPS2R_STATE_654: {name: LDO14_VSEL_ALT_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_ONOFF, reg_addr: 9749, otp_owner: system, value: 0, bw: 1, desc: LDO14_VSEL_ALT ON or OFF in SLPS2R state, htmldesc: LDO14_VSEL_ALT ON or OFF in SLPS2R state, idx: 1489, offset: 22, otp_b0: 0, otp_a0: 133, otpreg_add: 654, otpreg_ofs: 0}
OTP_POWER_CONTROL_LDO14_VSEL_ALT_SLPDDR_STATE_654: {name: LDO14_VSEL_ALT_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_ONOFF, reg_addr: 9749, otp_owner: system, value: 0, bw: 1, desc: LDO14_VSEL_ALT ON or OFF in SLPDDR state, htmldesc: LDO14_VSEL_ALT ON or OFF in SLPDDR state, idx: 1490, offset: 23, otp_b0: 0, otp_a0: 133, otpreg_add: 654, otpreg_ofs: 1}
OTP_POWER_CONTROL_LDO14_VSEL_ALT_SLPS2RA_STATE_654: {name: LDO14_VSEL_ALT_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_ONOFF, reg_addr: 9749, otp_owner: system, value: 0, bw: 1, desc: LDO14_VSEL_ALT ON or OFF in SLPS2RA state, htmldesc: LDO14_VSEL_ALT ON or OFF in SLPS2RA state, idx: 1491, offset: 24, otp_b0: 0, otp_a0: 133, otpreg_add: 654, otpreg_ofs: 2}
OTP_POWER_CONTROL_OUT32K_AWAKE_STATE_655: {name: OUT32K_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_ONOFF, reg_addr: 9750, otp_owner: system, value: 0, bw: 1, desc: OUT32K ON or OFF in AWAKE state, htmldesc: OUT32K ON or OFF in AWAKE state, idx: 1492, offset: 25, otp_b0: 0, otp_a0: 133, otpreg_add: 655, otpreg_ofs: 0}
OTP_POWER_CONTROL_OUT32K_SLPS2R_STATE_655: {name: OUT32K_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_ONOFF, reg_addr: 9750, otp_owner: system, value: 0, bw: 1, desc: OUT32K ON or OFF in SLPS2R state, htmldesc: OUT32K ON or OFF in SLPS2R state, idx: 1493, offset: 26, otp_b0: 0, otp_a0: 133, otpreg_add: 655, otpreg_ofs: 1}
OTP_POWER_CONTROL_OUT32K_SLPDDR_STATE_655: {name: OUT32K_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_ONOFF, reg_addr: 9750, otp_owner: system, value: 0, bw: 1, desc: OUT32K ON or OFF in SLPDDR state, htmldesc: OUT32K ON or OFF in SLPDDR state, idx: 1494, offset: 27, otp_b0: 0, otp_a0: 133, otpreg_add: 655, otpreg_ofs: 2}
OTP_POWER_CONTROL_OUT32K_SLPS2RA_STATE_655: {name: OUT32K_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_OUT32K_ONOFF, reg_addr: 9750, otp_owner: system, value: 0, bw: 1, desc: OUT32K ON or OFF in SLPS2RA state, htmldesc: OUT32K ON or OFF in SLPS2RA state, idx: 1495, offset: 28, otp_b0: 0, otp_a0: 133, otpreg_add: 655, otpreg_ofs: 3}
OTP_POWER_CONTROL_SLP32K_AWAKE_STATE_656: {name: SLP32K_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_ONOFF, reg_addr: 9751, otp_owner: system, value: 0, bw: 1, desc: SLP32K ON or OFF in AWAKE state, htmldesc: SLP32K ON or OFF in AWAKE state, idx: 1496, offset: 29, otp_b0: 0, otp_a0: 133, otpreg_add: 656, otpreg_ofs: 0}
OTP_POWER_CONTROL_SLP32K_SLPS2R_STATE_656: {name: SLP32K_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_ONOFF, reg_addr: 9751, otp_owner: system, value: 0, bw: 1, desc: SLP32K ON or OFF in SLPS2R state, htmldesc: SLP32K ON or OFF in SLPS2R state, idx: 1497, offset: 30, otp_b0: 0, otp_a0: 133, otpreg_add: 656, otpreg_ofs: 1}
OTP_POWER_CONTROL_SLP32K_SLPDDR_STATE_656: {name: SLP32K_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_ONOFF, reg_addr: 9751, otp_owner: system, value: 0, bw: 1, desc: SLP32K ON or OFF in SLPDDR state, htmldesc: SLP32K ON or OFF in SLPDDR state, idx: 1498, offset: 31, otp_b0: 0, otp_a0: 133, otpreg_add: 656, otpreg_ofs: 2}
OTP_POWER_CONTROL_SLP32K_SLPS2RA_STATE_656: {name: SLP32K_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SLP32K_ONOFF, reg_addr: 9751, otp_owner: system, value: 0, bw: 1, desc: SLP32K ON or OFF in SLPS2RA state, htmldesc: SLP32K ON or OFF in SLPS2RA state, idx: 1499, offset: 0, otp_b0: 0, otp_a0: 134, otpreg_add: 656, otpreg_ofs: 3}
OTP_POWER_CONTROL_NRESET_AWAKE_STATE_657: {name: NRESET_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_ONOFF, reg_addr: 9752, otp_owner: system, value: 0, bw: 1, desc: NRESET (RESET_L) ON (driving 0) or OFF (high-z or driving 1) in AWAKE state, htmldesc: NRESET (RESET_L) ON (driving 0) or OFF (high-z or driving 1) in AWAKE state, idx: 1500, offset: 1, otp_b0: 0, otp_a0: 134, otpreg_add: 657, otpreg_ofs: 0}
OTP_POWER_CONTROL_NRESET_SLPS2R_STATE_657: {name: NRESET_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_ONOFF, reg_addr: 9752, otp_owner: system, value: 0, bw: 1, desc: NRESET (RESET_L) ON (driving 0) or OFF (high-z or driving 1) in AWAKE state, htmldesc: NRESET (RESET_L) ON (driving 0) or OFF (high-z or driving 1) in AWAKE state, idx: 1501, offset: 2, otp_b0: 0, otp_a0: 134, otpreg_add: 657, otpreg_ofs: 1}
OTP_POWER_CONTROL_NRESET_SLPDDR_STATE_657: {name: NRESET_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_ONOFF, reg_addr: 9752, otp_owner: system, value: 0, bw: 1, desc: NRESET (RESET_L) ON (driving 0) or OFF (high-z or driving 1) in AWAKE state, htmldesc: NRESET (RESET_L) ON (driving 0) or OFF (high-z or driving 1) in AWAKE state, idx: 1502, offset: 3, otp_b0: 0, otp_a0: 134, otpreg_add: 657, otpreg_ofs: 2}
OTP_POWER_CONTROL_NRESET_SLPS2RA_STATE_657: {name: NRESET_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_NRESET_ONOFF, reg_addr: 9752, otp_owner: system, value: 0, bw: 1, desc: NRESET (RESET_L) ON (driving 0) or OFF (high-z or driving 1) in AWAKE state, htmldesc: NRESET (RESET_L) ON (driving 0) or OFF (high-z or driving 1) in AWAKE state, idx: 1503, offset: 4, otp_b0: 0, otp_a0: 134, otpreg_add: 657, otpreg_ofs: 3}
OTP_POWER_CONTROL_SYSALIVE_AWAKE_STATE_658: {name: SYSALIVE_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_ONOFF, reg_addr: 9753, otp_owner: system, value: 1, bw: 1, desc: SYSALIVE ON or OFF in AWAKE state, htmldesc: SYSALIVE ON or OFF in AWAKE state, idx: 1504, offset: 5, otp_b0: 0, otp_a0: 134, otpreg_add: 658, otpreg_ofs: 0}
OTP_POWER_CONTROL_SYSALIVE_SLPS2R_STATE_658: {name: SYSALIVE_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_ONOFF, reg_addr: 9753, otp_owner: system, value: 1, bw: 1, desc: SYSALIVE ON or OFF in SLPS2R state, htmldesc: SYSALIVE ON or OFF in SLPS2R state, idx: 1505, offset: 6, otp_b0: 0, otp_a0: 134, otpreg_add: 658, otpreg_ofs: 1}
OTP_POWER_CONTROL_SYSALIVE_SLPDDR_STATE_658: {name: SYSALIVE_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_ONOFF, reg_addr: 9753, otp_owner: system, value: 1, bw: 1, desc: SYSALIVE ON or OFF in SLPDDR state, htmldesc: SYSALIVE ON or OFF in SLPDDR state, idx: 1506, offset: 7, otp_b0: 0, otp_a0: 134, otpreg_add: 658, otpreg_ofs: 2}
OTP_POWER_CONTROL_SYSALIVE_SLPS2RA_STATE_658: {name: SYSALIVE_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_SYSALIVE_ONOFF, reg_addr: 9753, otp_owner: system, value: 1, bw: 1, desc: SYSALIVE ON or OFF in SLPS2RA state, htmldesc: SYSALIVE ON or OFF in SLPS2RA state, idx: 1507, offset: 8, otp_b0: 0, otp_a0: 134, otpreg_add: 658, otpreg_ofs: 3}
OTP_POWER_CONTROL_PREUVLO_PREUPO_AWAKE_STATE_659: {name: PREUVLO_PREUPO_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_ONOFF, reg_addr: 9754, otp_owner: system, value: 1, bw: 1, desc: PREUVLO_PREUPO ON or OFF in AWAKE state, htmldesc: PREUVLO_PREUPO ON or OFF in AWAKE state, idx: 1508, offset: 9, otp_b0: 0, otp_a0: 134, otpreg_add: 659, otpreg_ofs: 0}
OTP_POWER_CONTROL_PREUVLO_PREUPO_SLPS2R_STATE_659: {name: PREUVLO_PREUPO_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_ONOFF, reg_addr: 9754, otp_owner: system, value: 0, bw: 1, desc: PREUVLO_PREUPO ON or OFF in SLPS2R state, htmldesc: PREUVLO_PREUPO ON or OFF in SLPS2R state, idx: 1509, offset: 10, otp_b0: 0, otp_a0: 134, otpreg_add: 659, otpreg_ofs: 1}
OTP_POWER_CONTROL_PREUVLO_PREUPO_SLPDDR_STATE_659: {name: PREUVLO_PREUPO_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_ONOFF, reg_addr: 9754, otp_owner: system, value: 0, bw: 1, desc: PREUVLO_PREUPO ON or OFF in SLPDDR state, htmldesc: PREUVLO_PREUPO ON or OFF in SLPDDR state, idx: 1510, offset: 11, otp_b0: 0, otp_a0: 134, otpreg_add: 659, otpreg_ofs: 2}
OTP_POWER_CONTROL_PREUVLO_PREUPO_SLPS2RA_STATE_659: {name: PREUVLO_PREUPO_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_PREUVLO_PREUPO_ONOFF, reg_addr: 9754, otp_owner: system, value: 0, bw: 1, desc: PREUVLO_PREUPO ON or OFF in SLPS2RA state, htmldesc: PREUVLO_PREUPO ON or OFF in SLPS2RA state, idx: 1511, offset: 12, otp_b0: 0, otp_a0: 134, otpreg_add: 659, otpreg_ofs: 3}
OTP_POWER_CONTROL_VDD_BOOST_UVLO_AWAKE_STATE_660: {name: VDD_BOOST_UVLO_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_ONOFF, reg_addr: 9755, otp_owner: system, value: 0, bw: 1, desc: VDD_BOOST_UVLO ON or OFF in AWAKE state, htmldesc: VDD_BOOST_UVLO ON or OFF in AWAKE state, idx: 1512, offset: 13, otp_b0: 0, otp_a0: 134, otpreg_add: 660, otpreg_ofs: 0}
OTP_POWER_CONTROL_VDD_BOOST_UVLO_SLPS2R_STATE_660: {name: VDD_BOOST_UVLO_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_ONOFF, reg_addr: 9755, otp_owner: system, value: 0, bw: 1, desc: VDD_BOOST_UVLO ON or OFF in SLPS2R state, htmldesc: VDD_BOOST_UVLO ON or OFF in SLPS2R state, idx: 1513, offset: 14, otp_b0: 0, otp_a0: 134, otpreg_add: 660, otpreg_ofs: 1}
OTP_POWER_CONTROL_VDD_BOOST_UVLO_SLPDDR_STATE_660: {name: VDD_BOOST_UVLO_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_ONOFF, reg_addr: 9755, otp_owner: system, value: 0, bw: 1, desc: VDD_BOOST_UVLO ON or OFF in SLPDDR state, htmldesc: VDD_BOOST_UVLO ON or OFF in SLPDDR state, idx: 1514, offset: 15, otp_b0: 0, otp_a0: 134, otpreg_add: 660, otpreg_ofs: 2}
OTP_POWER_CONTROL_VDD_BOOST_UVLO_SLPS2RA_STATE_660: {name: VDD_BOOST_UVLO_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_ONOFF, reg_addr: 9755, otp_owner: system, value: 0, bw: 1, desc: VDD_BOOST_UVLO ON or OFF in SLPS2RA state, htmldesc: VDD_BOOST_UVLO ON or OFF in SLPS2RA state, idx: 1515, offset: 16, otp_b0: 0, otp_a0: 134, otpreg_add: 660, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUTTON_DFU_AWAKE_STATE_661: {name: BUTTON_DFU_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUTTON_DFU_ONOFF, reg_addr: 9756, otp_owner: system, value: 1, bw: 1, desc: BUTTON_DFU ON or OFF in AWAKE state, htmldesc: BUTTON_DFU ON or OFF in AWAKE state, idx: 1516, offset: 17, otp_b0: 0, otp_a0: 134, otpreg_add: 661, otpreg_ofs: 0}
OTP_POWER_CONTROL_WLED_AWAKE_STATE_662: {name: WLED_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_ONOFF, reg_addr: 9757, otp_owner: system, value: 0, bw: 1, desc: WLED ON or OFF in AWAKE state, htmldesc: WLED ON or OFF in AWAKE state, idx: 1517, offset: 18, otp_b0: 0, otp_a0: 134, otpreg_add: 662, otpreg_ofs: 0}
OTP_POWER_CONTROL_WLED_SLPS2R_STATE_662: {name: WLED_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_ONOFF, reg_addr: 9757, otp_owner: system, value: 0, bw: 1, desc: WLED ON or OFF in SLPS2R state, htmldesc: WLED ON or OFF in SLPS2R state, idx: 1518, offset: 19, otp_b0: 0, otp_a0: 134, otpreg_add: 662, otpreg_ofs: 1}
OTP_POWER_CONTROL_WLED_SLPDDR_STATE_662: {name: WLED_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_ONOFF, reg_addr: 9757, otp_owner: system, value: 0, bw: 1, desc: WLED ON or OFF in SLPDDR state, htmldesc: WLED ON or OFF in SLPDDR state, idx: 1519, offset: 20, otp_b0: 0, otp_a0: 134, otpreg_add: 662, otpreg_ofs: 2}
OTP_POWER_CONTROL_WLED_SLPS2RA_STATE_662: {name: WLED_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_WLED_ONOFF, reg_addr: 9757, otp_owner: system, value: 0, bw: 1, desc: WLED ON or OFF in SLPS2RA state, htmldesc: WLED ON or OFF in SLPS2RA state, idx: 1520, offset: 21, otp_b0: 0, otp_a0: 134, otpreg_add: 662, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE_663: {name: BUCKSW1_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9758, otp_owner: system, value: 1, bw: 1, desc: BUCKSW1_VIRTUAL_SLAVE_SUPPLY ON or OFF in AWAKE state, htmldesc: BUCKSW1_VIRTUAL_SLAVE_SUPPLY ON or OFF in AWAKE state, idx: 1521, offset: 22, otp_b0: 0, otp_a0: 134, otpreg_add: 663, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE_663: {name: BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9758, otp_owner: system, value: 1, bw: 1, desc: BUCKSW1_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2R state, htmldesc: BUCKSW1_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2R state, idx: 1522, offset: 23, otp_b0: 0, otp_a0: 134, otpreg_add: 663, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE_663: {name: BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9758, otp_owner: system, value: 1, bw: 1, desc: BUCKSW1_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPDDR state, htmldesc: BUCKSW1_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPDDR state, idx: 1523, offset: 24, otp_b0: 0, otp_a0: 134, otpreg_add: 663, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE_663: {name: BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9758, otp_owner: system, value: 1, bw: 1, desc: BUCKSW1_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2RA state, htmldesc: BUCKSW1_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2RA state, idx: 1524, offset: 25, otp_b0: 0, otp_a0: 134, otpreg_add: 663, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE_664: {name: BUCKSW2_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9759, otp_owner: system, value: 1, bw: 1, desc: BUCKSW2_VIRTUAL_SLAVE_SUPPLY ON or OFF in AWAKE state, htmldesc: BUCKSW2_VIRTUAL_SLAVE_SUPPLY ON or OFF in AWAKE state, idx: 1525, offset: 26, otp_b0: 0, otp_a0: 134, otpreg_add: 664, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE_664: {name: BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9759, otp_owner: system, value: 1, bw: 1, desc: BUCKSW2_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2R state, htmldesc: BUCKSW2_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2R state, idx: 1526, offset: 27, otp_b0: 0, otp_a0: 134, otpreg_add: 664, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE_664: {name: BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9759, otp_owner: system, value: 1, bw: 1, desc: BUCKSW2_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPDDR state, htmldesc: BUCKSW2_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPDDR state, idx: 1527, offset: 28, otp_b0: 0, otp_a0: 134, otpreg_add: 664, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE_664: {name: BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9759, otp_owner: system, value: 1, bw: 1, desc: BUCKSW2_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2RA state, htmldesc: BUCKSW2_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2RA state, idx: 1528, offset: 29, otp_b0: 0, otp_a0: 134, otpreg_add: 664, otpreg_ofs: 3}
OTP_POWER_CONTROL_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE_665: {name: BUCKSW3_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9760, otp_owner: system, value: 1, bw: 1, desc: BUCKSW3_VIRTUAL_SLAVE_SUPPLY ON or OFF in AWAKE state, htmldesc: BUCKSW3_VIRTUAL_SLAVE_SUPPLY ON or OFF in AWAKE state, idx: 1529, offset: 30, otp_b0: 0, otp_a0: 134, otpreg_add: 665, otpreg_ofs: 0}
OTP_POWER_CONTROL_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE_665: {name: BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9760, otp_owner: system, value: 1, bw: 1, desc: BUCKSW3_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2R state, htmldesc: BUCKSW3_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2R state, idx: 1530, offset: 31, otp_b0: 0, otp_a0: 134, otpreg_add: 665, otpreg_ofs: 1}
OTP_POWER_CONTROL_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE_665: {name: BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9760, otp_owner: system, value: 1, bw: 1, desc: BUCKSW3_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPDDR state, htmldesc: BUCKSW3_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPDDR state, idx: 1531, offset: 0, otp_b0: 0, otp_a0: 135, otpreg_add: 665, otpreg_ofs: 2}
OTP_POWER_CONTROL_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE_665: {name: BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_ONOFF, reg_addr: 9760, otp_owner: system, value: 1, bw: 1, desc: BUCKSW3_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2RA state, htmldesc: BUCKSW3_VIRTUAL_SLAVE_SUPPLY ON or OFF in SLPS2RA state, idx: 1532, offset: 1, otp_b0: 0, otp_a0: 135, otpreg_add: 665, otpreg_ofs: 3}
OTP_POWER_CONTROL_LDO11_SLEEP_EN_666: {name: LDO11_SLEEP_EN, inst_name: POWER_CONTROL, reg_name: POWER_CONTROL_PSEQ_LDO11_SLEEP_EN, reg_addr: 9761, otp_owner: system, value: 0, bw: 1, desc: 'Enable the slave supply configuration LDO11_SLEEP. This register can only be written in AWAKE state. ', htmldesc: 'Enable the slave supply configuration LDO11_SLEEP. This register can only be written in AWAKE state. ', idx: 1533, offset: 2, otp_b0: 0, otp_a0: 135, otpreg_add: 666, otpreg_ofs: 0}
OTP_CM0P_CFG_VECT_PTR_667: {name: VECT_PTR, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_BOOTLOADER_VECT_PTR, reg_addr: 10240, otp_owner: system, value: 0, bw: 8, desc: Vector table base offset field., htmldesc: "Vector table base offset field:<br>\n                                          Selects the address offset in the SRAM times 128 (i.e. address_offset = {MAN_VECT_PTR[N:0], 7'h00}.<br>", idx: 1534, offset: 3, otp_b0: 0, otp_a0: 135, otpreg_add: 667, otpreg_ofs: 0}
OTP_CM0P_CFG_FW_SIZE_7_0_668: {name: FW_SIZE_7_0, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_BOOTLOADER_FW_SIZE_0, reg_addr: 10241, otp_owner: system, value: 0, bw: 8, desc: 'Number of bytes: bit [7:0] ', htmldesc: 'Number of bytes: bit [7:0] ', idx: 1535, offset: 11, otp_b0: 0, otp_a0: 135, otpreg_add: 668, otpreg_ofs: 0}
OTP_CM0P_CFG_FW_SIZE_MSB_669: {name: FW_SIZE_MSB, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_BOOTLOADER_FW_SIZE_1, reg_addr: 10242, otp_owner: system, value: 24, bw: 8, desc: 'MSB bits ', htmldesc: 'MSB bits ', idx: 1536, offset: 19, otp_b0: 0, otp_a0: 135, otpreg_add: 669, otpreg_ofs: 0}
OTP_CM0P_CFG_SRC_PTR_670: {name: SRC_PTR, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_BOOTLOADER_SRC_PTR, reg_addr: 10243, otp_owner: system, value: 0, bw: 7, desc: Source program base offset field for the source block to be copied., htmldesc: "Source program base offset field for the source block to be copied:<br>\n                                          Selects the address offset in the OTP times 128 (i.e. address_offset = {AUTO_SRC_PTR[6:0], 7'h00}.", idx: 1537, offset: 27, otp_b0: 0, otp_a0: 135, otpreg_add: 670, otpreg_ofs: 0}
OTP_CM0P_CFG_LOCKUP_RESET_671: {name: LOCKUP_RESET, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_CONFIG, reg_addr: 10245, otp_owner: system, value: 1, bw: 1, desc: Enable automatic reset when Cortex-M0+ enters the lockup state, htmldesc: Enable automatic reset when Cortex-M0+ enters the lockup state, idx: 1538, offset: 2, otp_b0: 0, otp_a0: 136, otpreg_add: 671, otpreg_ofs: 0}
OTP_CM0P_CFG_EXEC_MODE_672: {name: EXEC_MODE, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_BOOTLOADER_CFG, reg_addr: 10246, otp_owner: system, value: 4, bw: 3, desc: Code execution mode for the M0+, htmldesc: "<b>Code execution mode for the M0+</b><br>\n                                          <i>0:</i> Disabled<br>\n                                          <i>1:</i> Manual: Execution from SRAM (ISR vector location specified with BOOTLOADER_VECT_PTR register)<br>\n                                                            &emsp;&emsp;&emsp;&emsp;&emsp;M0+ subsystem is manually enabled when\
    \ <i>CONTROL->CPU_EN</i> register is set.<br>\n                                          <i>2:</i> Auto  : Copy firmware from BOOTLOADER_SRC_PTR to BOOTLOADER_VECT_PTR (size of firmware is specified with the BOOTLOADER_FW_SIZE register)<br>\n                                                            &emsp;&emsp;&emsp;&emsp;Execution from SRAM (ISR vector location specified with BOOTLOADER_VECT_PTR register)<br>\n                                                            &emsp;&emsp;&emsp;&emsp;M0+ subsystem is automatically enabled after the first OTP_READ following a RESET.<br>\n        \
    \                                  <i>3:</i> Debug-Manual: Bootloader brings the M0+ to SLEEP (typical mode for firmware development). <br>\n                                                            &emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;M0+ subsystem is manually enabled when <i>CONTROL->CPU_EN</i> register is set.<br>\n                                          <i>4:</i> Debug-Auto: Bootloader brings the M0+ to SUPER-SLEEP-DEEP (typical mode to allow SWD access of PMU register with no firmware execution). <br>\n                                                            &emsp;&emsp;&emsp;&emsp;&emsp;&emsp;&emsp;M0+\
    \ subsystem is automatically enabled after the first OTP_READ following a RESET.<br>\n                                          <i>5-7:</i> Disabled.<br>", idx: 1539, offset: 3, otp_b0: 0, otp_a0: 136, otpreg_add: 672, otpreg_ofs: 0}
OTP_CM0P_CFG_PFSM_MODE_672: {name: PFSM_MODE, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_BOOTLOADER_CFG, reg_addr: 10246, otp_owner: system, value: 0, bw: 2, desc: 'Configure the PFSM - CM0P handshake mode. This field is only relevant for the Automatic execution mode (not Manual, Debug-manual and Debug-auto modes).', htmldesc: "<b>Configure the PFSM - CM0P handshake mode .</b><br>\n                                          <i>0:</i> Disabled (i.e. PFSM does not wait for handshake)<br>\n                                          <i>1:</i> Handshake when bootloader is done<br>\n               \
    \                           <i>2:</i> Handshake generated by firmware<br>\n                                          <i>3:</i> Disabled (i.e. PFSM does not wait for handshake)<br>\n                                          <ins>Note1:</ins> This field is only relevant for the Automatic execution mode (not Manual, Debug-manual and Debug-auto modes).<br>\n                                          <ins>Note2:</ins> Synchronize with PFSM state:  CM0P_STARTUP_ST state.<br>\n                                          <ins>Note3:</ins> When LOCK_CANARY_DIS_MODE feature is enabled, this feature is not\
    \ valid anymore.", idx: 1540, offset: 6, otp_b0: 0, otp_a0: 136, otpreg_add: 672, otpreg_ofs: 3}
OTP_CM0P_CFG_HASH_MODE_672: {name: HASH_MODE, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_BOOTLOADER_CFG, reg_addr: 10246, otp_owner: system, value: 0, bw: 1, desc: Enable/Disable SipHash_2_4 calculation & check of the firmware prior execution., htmldesc: "<b>Enable/Disable SipHash_2_4 calculation & check of the firmware prior execution.</b><br>\n                                          Calculation is made starting from BOOTLOADER_VECT_PTR.<br>\n                                          Firmware size is specified with the BOOTLOADER_FW_SIZE_*.<br>\n                                          The\
    \ 64b Hash value to compare against must be stored in the 8 bytes right after the firmware (i.e. after BOOTLOADER_FW_SIZE_*).", idx: 1541, offset: 8, otp_b0: 0, otp_a0: 136, otpreg_add: 672, otpreg_ofs: 5}
OTP_CM0P_CFG_SRAM_INIT_MODE_672: {name: SRAM_INIT_MODE, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_BOOTLOADER_CFG, reg_addr: 10246, otp_owner: system, value: 0, bw: 1, desc: Enable/Disable SRAM initialization prior user firmware execution., htmldesc: "<b>Enable/Disable SRAM initialization prior user firmware execution.</b><br>\n                                          Initialization is done:<br>\n                                          &nbsp;- from SRAM start to BOOTLOADER_VECT_PTR<br>\n                                          &nbsp;- from BOOTLOADER_VECT_PTR+BOOTLOADER_FW_SIZE_* to the\
    \ SRAM end (if Hash is disabled).<br>\n                                          &nbsp;- from BOOTLOADER_VECT_PTR+BOOTLOADER_FW_SIZE_*+8 to the SRAM end (if Hash is enabled).", idx: 1542, offset: 9, otp_b0: 0, otp_a0: 136, otpreg_add: 672, otpreg_ofs: 6}
OTP_CM0P_CFG_DAP_EN_673: {name: DAP_EN, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_DEBUG_CTRL, reg_addr: 10249, otp_owner: system, value: 1, bw: 1, desc: Enable the Serial-Wire Debug-Access-Port interface of the Cortex M0+, htmldesc: Enable the Serial-Wire Debug-Access-Port interface of the Cortex M0+, idx: 1543, offset: 10, otp_b0: 0, otp_a0: 136, otpreg_add: 673, otpreg_ofs: 0}
OTP_CM0P_CFG_SWD_IF_EN_673: {name: SWD_IF_EN, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_DEBUG_CTRL, reg_addr: 10249, otp_owner: system, value: 1, bw: 1, desc: 'Enable the Serial-Wire interface in the GCB block (0: GPIO functionality / 1: SWD functionality); ', htmldesc: 'Enable the Serial-Wire interface in the GCB block (0: GPIO functionality / 1: SWD functionality); ', idx: 1544, offset: 11, otp_b0: 0, otp_a0: 136, otpreg_add: 673, otpreg_ofs: 1}
OTP_CM0P_CFG_SWD_INST_ID_673: {name: SWD_INST_ID, inst_name: CM0P_CFG, reg_name: CM0P_CFG_GLOBAL_DEBUG_CTRL, reg_addr: 10249, otp_owner: system, value: 0, bw: 4, desc: Configuration for Serial Wire Multi-drop target instance selection., htmldesc: "<b>Configuration for Serial Wire Multi-drop target instance selection.</b><br>\n                                          This register configures the Target Instance field in the Data Link Protocol Identification Register.<br>\n                                          Its value must be chosen to ensure that all Serial Wire multi-drop devices connected\
    \ to the same interface are uniquely identifiable.", idx: 1545, offset: 12, otp_b0: 0, otp_a0: 136, otpreg_add: 673, otpreg_ofs: 4}
OTP_ACORE_TRIM_VMAIN_UVWARN0_TRIM_674: {name: VMAIN_UVWARN0_TRIM, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_0, reg_addr: 12032, otp_owner: trim, value: 2, bw: 6, desc: 'twos-complement trimming for VMAIN_UVWARN0, LSB setting is 6.25mV', htmldesc: 'twos-complement trimming for VMAIN_UVWARN0, LSB setting is 6.25mV', idx: 1546, offset: 16, otp_b0: 0, otp_a0: 136, otpreg_add: 674, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_UVWARN0_THR_LO_675: {name: VMAIN_UVWARN0_THR_LO, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_1, reg_addr: 12033, otp_owner: system, value: 36, bw: 7, desc: 'lower threshold setting for the VMAIN_UVWARN0 comparator: 2.1V + CFG*25mV. Before changing this register, the comparator should be disabled (e.g. Write vmain_uvwarn0_force_dis=1) After changing this register the comparator can be immediately enabled again (e.g. Write vmain_uvwarn0_force_dis=0)', htmldesc: 'lower threshold setting for the VMAIN_UVWARN0 comparator: 2.1V + CFG*25mV.<br>Before changing
    this register, the comparator should be disabled (e.g. Write vmain_uvwarn0_force_dis=1)<br>After changing this register the comparator can be immediately enabled again (e.g. Write vmain_uvwarn0_force_dis=0)', idx: 1547, offset: 22, otp_b0: 0, otp_a0: 136, otpreg_add: 675, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_UVWARN0_THR_HI_676: {name: VMAIN_UVWARN0_THR_HI, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_2, reg_addr: 12034, otp_owner: system, value: 42, bw: 7, desc: 'higher threshold setting for the VMAIN_UVWARN0 comparator: 2.1V + CFG*25mV  Before changing this register, the comparator should be disabled (e.g. Write vmain_uvwarn0_force_dis=1)  After changing this register the comparator can be immediately enabled again (e.g. Write vmain_uvwarn0_force_dis=0)', htmldesc: 'higher threshold setting for the VMAIN_UVWARN0 comparator: 2.1V + CFG*25mV <br>Before changing
    this register, the comparator should be disabled (e.g. Write vmain_uvwarn0_force_dis=1) <br>After changing this register the comparator can be immediately enabled again (e.g. Write vmain_uvwarn0_force_dis=0)', idx: 1548, offset: 29, otp_b0: 0, otp_a0: 136, otpreg_add: 676, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_UVWARN0_BLANK_677: {name: VMAIN_UVWARN0_BLANK, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_3, reg_addr: 12035, otp_owner: system, value: 3, bw: 2, desc: '0x: no blanking, 10: 1us, 11: 16us - 32us .  Note: the blanking period is applied once whenever the comparator is enabled through the power sequencer.', htmldesc: '0x: no blanking, 10: 1us, 11: 16us - 32us .  Note: the blanking period is applied once whenever the comparator is enabled through the power sequencer.', idx: 1549, offset: 4, otp_b0: 0, otp_a0: 137, otpreg_add: 677, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_UVWARN0_FORCE_EN_677: {name: VMAIN_UVWARN0_FORCE_EN, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_3, reg_addr: 12035, otp_owner: system, value: 0, bw: 1, desc: enable VMAIN_UVWARN0 comparator in all states. VMAIN_UVWARN0_FORCE_DIS has priority., htmldesc: enable VMAIN_UVWARN0 comparator in all states. VMAIN_UVWARN0_FORCE_DIS has priority., idx: 1550, offset: 6, otp_b0: 0, otp_a0: 137, otpreg_add: 677, otpreg_ofs: 2}
OTP_ACORE_TRIM_VMAIN_UVWARN0_FORCE_DIS_677: {name: VMAIN_UVWARN0_FORCE_DIS, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_3, reg_addr: 12035, otp_owner: system, value: 0, bw: 1, desc: disable VMAIN_UVWARN0 comparator in all states, htmldesc: disable VMAIN_UVWARN0 comparator in all states, idx: 1551, offset: 7, otp_b0: 0, otp_a0: 137, otpreg_add: 677, otpreg_ofs: 3}
OTP_ACORE_TRIM_VMAIN_UVWARN0_SPARE_677: {name: VMAIN_UVWARN0_SPARE, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_3, reg_addr: 12035, otp_owner: design, value: 0, bw: 3, desc: spare bits to VMAIN_UVWARN0 analog block, htmldesc: spare bits to VMAIN_UVWARN0 analog block, idx: 1552, offset: 8, otp_b0: 0, otp_a0: 137, otpreg_add: 677, otpreg_ofs: 5}
OTP_ACORE_TRIM_VMAIN_UVWARN1_TRIM_678: {name: VMAIN_UVWARN1_TRIM, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_0, reg_addr: 12036, otp_owner: trim, value: 2, bw: 6, desc: 'twos-complement trimming for VMAIN_UVWARN1, LSB setting is 6.25mV', htmldesc: 'twos-complement trimming for VMAIN_UVWARN1, LSB setting is 6.25mV', idx: 1553, offset: 11, otp_b0: 0, otp_a0: 137, otpreg_add: 678, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_UVWARN1_THR_LO_679: {name: VMAIN_UVWARN1_THR_LO, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_1, reg_addr: 12037, otp_owner: system, value: 48, bw: 7, desc: 'lower threshold setting for the VMAIN_UVWARN1 comparator: 2.1V + CFG*25mV. Before changing this register, the comparator should be disabled (e.g. Write vmain_uvwarn1_force_dis=1)  After changing this register the comparator can be immediately enabled again (e.g. Write vmain_uvwarn1_force_dis=0)', htmldesc: 'lower threshold setting for the VMAIN_UVWARN1 comparator: 2.1V + CFG*25mV.<br>Before changing
    this register, the comparator should be disabled (e.g. Write vmain_uvwarn1_force_dis=1) <br>After changing this register the comparator can be immediately enabled again (e.g. Write vmain_uvwarn1_force_dis=0)', idx: 1554, offset: 17, otp_b0: 0, otp_a0: 137, otpreg_add: 679, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_UVWARN1_THR_HI_680: {name: VMAIN_UVWARN1_THR_HI, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_2, reg_addr: 12038, otp_owner: system, value: 54, bw: 7, desc: 'higher threshold setting for the VMAIN_UVWARN1 comparator: 2.1V + CFG*25mV. Before changing this register, the comparator should be disabled (e.g. Write vmain_uvwarn1_force_dis=1)  After changing this register the comparator can be immediately enabled again (e.g. Write vmain_uvwarn1_force_dis=0)', htmldesc: 'higher threshold setting for the VMAIN_UVWARN1 comparator: 2.1V + CFG*25mV.<br>Before changing
    this register, the comparator should be disabled (e.g. Write vmain_uvwarn1_force_dis=1) <br>After changing this register the comparator can be immediately enabled again (e.g. Write vmain_uvwarn1_force_dis=0)', idx: 1555, offset: 24, otp_b0: 0, otp_a0: 137, otpreg_add: 680, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_UVWARN1_BLANK_681: {name: VMAIN_UVWARN1_BLANK, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_3, reg_addr: 12039, otp_owner: system, value: 3, bw: 2, desc: '0x: no blanking, 10: 1us, 11: 16us - 32us .  Note: the blanking period is applied once whenever the comparator is enabled through the power sequencer.', htmldesc: '0x: no blanking, 10: 1us, 11: 16us - 32us .  Note: the blanking period is applied once whenever the comparator is enabled through the power sequencer.', idx: 1556, offset: 31, otp_b0: 0, otp_a0: 137, otpreg_add: 681, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_UVWARN1_FORCE_EN_681: {name: VMAIN_UVWARN1_FORCE_EN, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_3, reg_addr: 12039, otp_owner: system, value: 0, bw: 1, desc: enable VMAIN_UVWARN1 comparator in all states. VMAIN_UVWARN1_FORCE_DIS has priority., htmldesc: enable VMAIN_UVWARN1 comparator in all states. VMAIN_UVWARN1_FORCE_DIS has priority., idx: 1557, offset: 1, otp_b0: 0, otp_a0: 138, otpreg_add: 681, otpreg_ofs: 2}
OTP_ACORE_TRIM_VMAIN_UVWARN1_FORCE_DIS_681: {name: VMAIN_UVWARN1_FORCE_DIS, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_3, reg_addr: 12039, otp_owner: system, value: 0, bw: 1, desc: disable VMAIN_UVWARN1 comparator in all states, htmldesc: disable VMAIN_UVWARN1 comparator in all states, idx: 1558, offset: 2, otp_b0: 0, otp_a0: 138, otpreg_add: 681, otpreg_ofs: 3}
OTP_ACORE_TRIM_VMAIN_UVWARN1_SPARE_681: {name: VMAIN_UVWARN1_SPARE, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_3, reg_addr: 12039, otp_owner: design, value: 0, bw: 3, desc: spare bits to VMAIN_UVWARN1 analog block, htmldesc: spare bits to VMAIN_UVWARN1 analog block, idx: 1559, offset: 3, otp_b0: 0, otp_a0: 138, otpreg_add: 681, otpreg_ofs: 5}
OTP_ACORE_TRIM_VDD_BOOST_UVWARN_TRIM_682: {name: VDD_BOOST_UVWARN_TRIM, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_0, reg_addr: 12040, otp_owner: trim, value: 2, bw: 6, desc: 'twos-complement trimming for VDD_BOOST_UVWARN, LSB setting is 6.25mV', htmldesc: 'twos-complement trimming for VDD_BOOST_UVWARN, LSB setting is 6.25mV', idx: 1560, offset: 6, otp_b0: 0, otp_a0: 138, otpreg_add: 682, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_BOOST_UVWARN_THR_LO_683: {name: VDD_BOOST_UVWARN_THR_LO, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_1, reg_addr: 12041, otp_owner: system, value: 32, bw: 7, desc: 'lower threshold setting for the VDD_BOOST_UVWARN comparator: 2.1V + CFG*25mV. Before changing this register, the comparator should be disabled (e.g. Write vdd_boost_uvwarn_force_dis=1)  After changing this register the comparator can be immediately enabled again (e.g. Write vdd_boost_uvwarn_force_dis=0)', htmldesc: 'lower threshold setting for the VDD_BOOST_UVWARN comparator: 2.1V + CFG*25mV.<br>Before
    changing this register, the comparator should be disabled (e.g. Write vdd_boost_uvwarn_force_dis=1) <br>After changing this register the comparator can be immediately enabled again (e.g. Write vdd_boost_uvwarn_force_dis=0)', idx: 1561, offset: 12, otp_b0: 0, otp_a0: 138, otpreg_add: 683, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_BOOST_UVWARN_THR_HI_684: {name: VDD_BOOST_UVWARN_THR_HI, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_2, reg_addr: 12042, otp_owner: system, value: 38, bw: 7, desc: 'higher threshold setting for the VDD_BOOST_UVWARN comparator: 2.1V + CFG*25mV. Before changing this register, the comparator should be disabled (e.g. Write vdd_boost_uvwarn_force_dis=1)  After changing this register the comparator can be immediately enabled again (e.g. Write vdd_boost_uvwarn_force_dis=0)', htmldesc: 'higher threshold setting for the VDD_BOOST_UVWARN comparator: 2.1V + CFG*25mV.<br>Before
    changing this register, the comparator should be disabled (e.g. Write vdd_boost_uvwarn_force_dis=1) <br>After changing this register the comparator can be immediately enabled again (e.g. Write vdd_boost_uvwarn_force_dis=0)', idx: 1562, offset: 19, otp_b0: 0, otp_a0: 138, otpreg_add: 684, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_BOOST_UVWARN_BLANK_685: {name: VDD_BOOST_UVWARN_BLANK, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_3, reg_addr: 12043, otp_owner: system, value: 3, bw: 2, desc: '0x: no blanking, 10: 1us, 11: 16us - 32us', htmldesc: '0x: no blanking, 10: 1us, 11: 16us - 32us', idx: 1563, offset: 26, otp_b0: 0, otp_a0: 138, otpreg_add: 685, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_BOOST_UVWARN_FORCE_EN_685: {name: VDD_BOOST_UVWARN_FORCE_EN, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_3, reg_addr: 12043, otp_owner: system, value: 0, bw: 1, desc: Enable VDD_BOOST_UVWARN comparator in all states. VDD_BOOST_UVWARN_FORCE_DIS has priority., htmldesc: Enable VDD_BOOST_UVWARN comparator in all states. VDD_BOOST_UVWARN_FORCE_DIS has priority., idx: 1564, offset: 28, otp_b0: 0, otp_a0: 138, otpreg_add: 685, otpreg_ofs: 2}
OTP_ACORE_TRIM_VDD_BOOST_UVWARN_FORCE_DIS_685: {name: VDD_BOOST_UVWARN_FORCE_DIS, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_3, reg_addr: 12043, otp_owner: system, value: 0, bw: 1, desc: disable VDD_BOOST_UVWARN comparator in all states, htmldesc: disable VDD_BOOST_UVWARN comparator in all states, idx: 1565, offset: 29, otp_b0: 0, otp_a0: 138, otpreg_add: 685, otpreg_ofs: 3}
OTP_ACORE_TRIM_VDD_BOOST_UVWARN_SPARE_685: {name: VDD_BOOST_UVWARN_SPARE, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_3, reg_addr: 12043, otp_owner: design, value: 0, bw: 3, desc: spare bits to VDD_BOOST_UVWARN analog block, htmldesc: spare bits to VDD_BOOST_UVWARN analog block, idx: 1566, offset: 30, otp_b0: 0, otp_a0: 138, otpreg_add: 685, otpreg_ofs: 5}
OTP_ACORE_TRIM_VDD_BOOST_UVLO_TRIM_686: {name: VDD_BOOST_UVLO_TRIM, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_0, reg_addr: 12044, otp_owner: trim, value: 2, bw: 6, desc: 'twos-complement trimming for VDD_BOOST_UVLO, LSB setting is 6.25mV', htmldesc: 'twos-complement trimming for VDD_BOOST_UVLO, LSB setting is 6.25mV', idx: 1567, offset: 1, otp_b0: 0, otp_a0: 139, otpreg_add: 686, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_BOOST_UVLO_THR_LO_687: {name: VDD_BOOST_UVLO_THR_LO, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_1, reg_addr: 12045, otp_owner: system, value: 28, bw: 7, desc: 'lower threshold setting for the vdd_Boost_uvlo comparator: 2.1V + CFG*25mV.', htmldesc: 'lower threshold setting for the vdd_Boost_uvlo comparator: 2.1V + CFG*25mV.', idx: 1568, offset: 7, otp_b0: 0, otp_a0: 139, otpreg_add: 687, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_BOOST_UVLO_THR_HI_688: {name: VDD_BOOST_UVLO_THR_HI, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_2, reg_addr: 12046, otp_owner: system, value: 34, bw: 7, desc: 'upper threshold setting for the vdd_Boost_uvlo comparator: 2.1V + CFG*25mV.', htmldesc: 'upper threshold setting for the vdd_Boost_uvlo comparator: 2.1V + CFG*25mV.', idx: 1569, offset: 14, otp_b0: 0, otp_a0: 139, otpreg_add: 688, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_BOOST_UVLO_BLANK_689: {name: VDD_BOOST_UVLO_BLANK, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_3, reg_addr: 12047, otp_owner: system, value: 7, bw: 3, desc: '0xx: no blanking, 100: 1us,  101: 16us-32us, 110: 96us-112us, 111: 1ms . Note: the blanking period is applied once whenever the comparator is enabled through the power sequencer.', htmldesc: '0xx: no blanking, 100: 1us,  101: 16us-32us, 110: 96us-112us, 111: 1ms . Note: the blanking period is applied once whenever the comparator is enabled through the power sequencer.', idx: 1570, offset: 21, otp_b0: 0,
  otp_a0: 139, otpreg_add: 689, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_BOOST_UVLO_FORCE_EN_689: {name: VDD_BOOST_UVLO_FORCE_EN, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_3, reg_addr: 12047, otp_owner: system, value: 0, bw: 1, desc: Enable VDD_BOOST_UVLO comparator in all states. VDD_BOOST_UVLO_FORCE_DIS has priority., htmldesc: Enable VDD_BOOST_UVLO comparator in all states. VDD_BOOST_UVLO_FORCE_DIS has priority., idx: 1571, offset: 24, otp_b0: 0, otp_a0: 139, otpreg_add: 689, otpreg_ofs: 3}
OTP_ACORE_TRIM_VDD_BOOST_UVLO_FORCE_DIS_689: {name: VDD_BOOST_UVLO_FORCE_DIS, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_3, reg_addr: 12047, otp_owner: system, value: 0, bw: 1, desc: disable VDD_BOOST_UVLO comparator in all states, htmldesc: disable VDD_BOOST_UVLO comparator in all states, idx: 1572, offset: 25, otp_b0: 0, otp_a0: 139, otpreg_add: 689, otpreg_ofs: 4}
OTP_ACORE_TRIM_VDD_BOOST_UVLO_SPARE_689: {name: VDD_BOOST_UVLO_SPARE, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_3, reg_addr: 12047, otp_owner: design, value: 0, bw: 3, desc: spare bits to VDD_BOOST_UVLO analog block, htmldesc: spare bits to VDD_BOOST_UVLO analog block, idx: 1573, offset: 26, otp_b0: 0, otp_a0: 139, otpreg_add: 689, otpreg_ofs: 5}
OTP_ACORE_TRIM_VMAIN_POR_WARN_TRIM_690: {name: VMAIN_POR_WARN_TRIM, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_0, reg_addr: 12048, otp_owner: trim, value: 2, bw: 6, desc: 'twos-complement trimming for VMAIN_POR_WARN, LSB setting is 6.25mV', htmldesc: 'twos-complement trimming for VMAIN_POR_WARN, LSB setting is 6.25mV', idx: 1574, offset: 29, otp_b0: 0, otp_a0: 139, otpreg_add: 690, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_POR_WARN_THR_LO_691: {name: VMAIN_POR_WARN_THR_LO, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_1, reg_addr: 12049, otp_owner: design, value: 13, bw: 7, desc: 'lower threshold setting for the vmain_por_warn comparator: 2.1V + CFG*25mV.', htmldesc: 'lower threshold setting for the vmain_por_warn comparator: 2.1V + CFG*25mV.', idx: 1575, offset: 3, otp_b0: 0, otp_a0: 140, otpreg_add: 691, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_POR_WARN_THR_HI_692: {name: VMAIN_POR_WARN_THR_HI, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_2, reg_addr: 12050, otp_owner: design, value: 19, bw: 7, desc: 'upper threshold setting for the vmain_por_warn comparator: 2.1V + CFG*25mV.', htmldesc: 'upper threshold setting for the vmain_por_warn comparator: 2.1V + CFG*25mV.', idx: 1576, offset: 10, otp_b0: 0, otp_a0: 140, otpreg_add: 692, otpreg_ofs: 0}
OTP_ACORE_TRIM_VMAIN_POR_WARN_SPARE_693: {name: VMAIN_POR_WARN_SPARE, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_3, reg_addr: 12051, otp_owner: design, value: 0, bw: 3, desc: spare bits to  VMAIN_POR_WARN analog block, htmldesc: spare bits to  VMAIN_POR_WARN analog block, idx: 1577, offset: 17, otp_b0: 0, otp_a0: 140, otpreg_add: 693, otpreg_ofs: 5}
OTP_ACORE_TRIM_CFG_VMAIN_MAX_DIS_694: {name: CFG_VMAIN_MAX_DIS, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_MAX_2, reg_addr: 12052, otp_owner: design, value: 0, bw: 1, desc: 'vmain maximizer is disable in {OFF} and {RESET} states whenever VDD BOOST is disable', htmldesc: 'vmain maximizer is disable in {OFF} and {RESET} states whenever VDD BOOST is disable', idx: 1578, offset: 20, otp_b0: 0, otp_a0: 140, otpreg_add: 694, otpreg_ofs: 0}
OTP_ACORE_TRIM_CFG_VMAIN_MAX_DIS_DELAY_694: {name: CFG_VMAIN_MAX_DIS_DELAY, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_MAX_2, reg_addr: 12052, otp_owner: design, value: 0, bw: 2, desc: 'vmain maximizer disable delay:  00: no delay  01: 250us-375us  10: 500us-625us  11: 750us-875us', htmldesc: 'vmain maximizer disable delay: <br>00: no delay <br>01: 250us-375us <br>10: 500us-625us <br>11: 750us-875us', idx: 1579, offset: 21, otp_b0: 0, otp_a0: 140, otpreg_add: 694, otpreg_ofs: 1}
OTP_ACORE_TRIM_CFG_VMAIN_MAX_FORCE_DIS_694: {name: CFG_VMAIN_MAX_FORCE_DIS, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_CFG_VMAIN_MAX_2, reg_addr: 12052, otp_owner: design, value: 0, bw: 1, desc: Force vmain maximizer to be always disabled, htmldesc: Force vmain maximizer to be always disabled, idx: 1580, offset: 23, otp_b0: 0, otp_a0: 140, otpreg_add: 694, otpreg_ofs: 3}
OTP_ACORE_TRIM_VDD_UVLO_LOWER_695: {name: VDD_UVLO_LOWER, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_UVLO_LOWER, reg_addr: 12057, otp_owner: system, value: 17, bw: 7, desc: 'Lower value for VDDMAIN UVLO hysteresis: 2.1V + CFG*25mV', htmldesc: 'Lower value for VDDMAIN UVLO hysteresis: 2.1V + CFG*25mV', idx: 1581, offset: 24, otp_b0: 0, otp_a0: 140, otpreg_add: 695, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_UVLO_UPPER_696: {name: VDD_UVLO_UPPER, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_UVLO_UPPER, reg_addr: 12058, otp_owner: system, value: 23, bw: 7, desc: 'Upper value for VDDMAIN UVLO hysteresis: 2.1V + CFG*25mV', htmldesc: 'Upper value for VDDMAIN UVLO hysteresis: 2.1V + CFG*25mV', idx: 1582, offset: 31, otp_b0: 0, otp_a0: 140, otpreg_add: 696, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_UVLO_UPPER_TRIM_697: {name: VDD_UVLO_UPPER_TRIM, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_UVLO_UPPER_TRIM, reg_addr: 12059, otp_owner: trim, value: 2, bw: 6, desc: 'UVLO UPPER trim. Twos-complement, LSB=6.25mV', htmldesc: 'UVLO UPPER trim. Twos-complement, LSB=6.25mV', idx: 1583, offset: 6, otp_b0: 0, otp_a0: 141, otpreg_add: 697, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_UVLO_LOWER_2_698: {name: VDD_UVLO_LOWER_2, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_UVLO_LOWER_2, reg_addr: 12060, otp_owner: system, value: 18, bw: 7, desc: 'Lower value for VDDMAIN UVLO hysteresis: 2.1V + CFG*25mV', htmldesc: 'Lower value for VDDMAIN UVLO hysteresis: 2.1V + CFG*25mV', idx: 1584, offset: 12, otp_b0: 0, otp_a0: 141, otpreg_add: 698, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_UVLO_LOWER_2_DEB_699: {name: VDD_UVLO_LOWER_2_DEB, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_UVLO_LOWER_2_DEB, reg_addr: 12061, otp_owner: system, value: 0, bw: 2, desc: '00: 8ms, 01: 2ms, 10: 500us, 11: 50us. Due to the use of strobes to reduce power consumption, the tolerance for the two small configurations can be between 25-32% and for the two bigger configuration can be between 6-12%', htmldesc: '00: 8ms, 01: 2ms, 10: 500us, 11: 50us. Due to the use of strobes to reduce power consumption, the tolerance for the two small configurations can be between 25-32% and for
    the two bigger configuration can be between 6-12%', idx: 1585, offset: 19, otp_b0: 0, otp_a0: 141, otpreg_add: 699, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_UVLO_LOWER_TRIM_700: {name: VDD_UVLO_LOWER_TRIM, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_UVLO_LOWER_TRIM, reg_addr: 12062, otp_owner: trim, value: 2, bw: 6, desc: 'UVLO LOWER trim. Twos-complement, LSB=6.25mV', htmldesc: 'UVLO LOWER trim. Twos-complement, LSB=6.25mV', idx: 1586, offset: 21, otp_b0: 0, otp_a0: 141, otpreg_add: 700, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_OVLO_DIS_701: {name: VDD_OVLO_DIS, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_OVLO_CFG, reg_addr: 12063, otp_owner: system, value: 0, bw: 1, desc: Disable VDDMAIN OVLO comparator, htmldesc: Disable VDDMAIN OVLO comparator, idx: 1587, offset: 27, otp_b0: 0, otp_a0: 141, otpreg_add: 701, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_OVLO_OFF_DIS_701: {name: VDD_OVLO_OFF_DIS, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_OVLO_CFG, reg_addr: 12063, otp_owner: system, value: 0, bw: 1, desc: Disable VDDMAIN OVLO comparator in OFF, htmldesc: Disable VDDMAIN OVLO comparator in OFF, idx: 1588, offset: 28, otp_b0: 0, otp_a0: 141, otpreg_add: 701, otpreg_ofs: 1}
OTP_ACORE_TRIM_VDD_OVLO_LOWER_702: {name: VDD_OVLO_LOWER, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_OVLO_LOWER, reg_addr: 12064, otp_owner: system, value: 28, bw: 6, desc: 'Lower value for VDDMAIN OVLO hysteresis: 4.4V + CFG*25mV', htmldesc: 'Lower value for VDDMAIN OVLO hysteresis: 4.4V + CFG*25mV', idx: 1589, offset: 29, otp_b0: 0, otp_a0: 141, otpreg_add: 702, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_OVLO_LOWER_TRIM_703: {name: VDD_OVLO_LOWER_TRIM, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_OVLO_LOWER_TRIM, reg_addr: 12065, otp_owner: trim, value: 2, bw: 6, desc: 'OVLO LOWER trim. Twos-complement, LSB=6.25mV', htmldesc: 'OVLO LOWER trim. Twos-complement, LSB=6.25mV', idx: 1590, offset: 3, otp_b0: 0, otp_a0: 142, otpreg_add: 703, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_OVLO_UPPER_704: {name: VDD_OVLO_UPPER, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_OVLO_UPPER, reg_addr: 12066, otp_owner: system, value: 44, bw: 6, desc: 'Upper value for VDDMAIN OVLO hysteresis: 4.4V + CFG*25mV', htmldesc: 'Upper value for VDDMAIN OVLO hysteresis: 4.4V + CFG*25mV', idx: 1591, offset: 9, otp_b0: 0, otp_a0: 142, otpreg_add: 704, otpreg_ofs: 0}
OTP_ACORE_TRIM_VDD_OVLO_UPPER_TRIM_705: {name: VDD_OVLO_UPPER_TRIM, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_OVLO_UPPER_TRIM, reg_addr: 12067, otp_owner: trim, value: 2, bw: 6, desc: 'OVLO UPPER trim. Twos-complement, LSB=6.25mV', htmldesc: 'OVLO UPPER trim. Twos-complement, LSB=6.25mV', idx: 1592, offset: 15, otp_b0: 0, otp_a0: 142, otpreg_add: 705, otpreg_ofs: 0}
OTP_ACORE_TRIM_CFG_VDD_FAULT_SPARE_706: {name: CFG_VDD_FAULT_SPARE, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_SPARE, reg_addr: 12068, otp_owner: design, value: 0, bw: 3, desc: MSBs spare bits for CFG VDD FAULT, htmldesc: MSBs spare bits for CFG VDD FAULT, idx: 1593, offset: 21, otp_b0: 0, otp_a0: 142, otpreg_add: 706, otpreg_ofs: 0}
OTP_ACORE_TRIM_CFG_VDD_OV_SPARE_706: {name: CFG_VDD_OV_SPARE, inst_name: ACORE_TRIM, reg_name: ACORE_TRIM_DIG_VDD_SPARE, reg_addr: 12068, otp_owner: design, value: 0, bw: 4, desc: MSBs spare bits for CFG OV FAULT, htmldesc: MSBs spare bits for CFG OV FAULT, idx: 1594, offset: 24, otp_b0: 0, otp_a0: 142, otpreg_add: 706, otpreg_ofs: 3}
OTP_CLK_GEN_GRAY_N_BIN_STROBE_SCHEME_707: {name: GRAY_N_BIN_STROBE_SCHEME, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_STROBE_GEN_CFG_0, reg_addr: 12288, otp_owner: design, value: 0, bw: 1, desc: 'value of 1 will generate strobes spaced in time in Gray Code distribution, 0 will give binary distribution', htmldesc: 'value of 1 will generate strobes spaced in time in Gray Code distribution, 0 will give binary distribution', idx: 1595, offset: 28, otp_b0: 0, otp_a0: 142, otpreg_add: 707, otpreg_ofs: 0}
OTP_CLK_GEN_BUCK_0_PHASE_HP0_708: {name: BUCK_0_PHASE_HP0, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_0_PHASE_CFG, reg_addr: 12290, otp_owner: design, value: 0, bw: 1, desc: Buck 0 HP0 phase - phase shift, htmldesc: Buck 0 HP0 phase - phase shift, idx: 1596, offset: 29, otp_b0: 0, otp_a0: 142, otpreg_add: 708, otpreg_ofs: 0}
OTP_CLK_GEN_BUCK_0_PHASE_HP1_708: {name: BUCK_0_PHASE_HP1, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_0_PHASE_CFG, reg_addr: 12290, otp_owner: design, value: 0, bw: 1, desc: Buck 0 HP1 phase - phase shift, htmldesc: Buck 0 HP1 phase - phase shift, idx: 1597, offset: 30, otp_b0: 0, otp_a0: 142, otpreg_add: 708, otpreg_ofs: 1}
OTP_CLK_GEN_BUCK_0_PHASE_HP2_708: {name: BUCK_0_PHASE_HP2, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_0_PHASE_CFG, reg_addr: 12290, otp_owner: design, value: 1, bw: 1, desc: Buck 0 HP2 phase - phase shift, htmldesc: Buck 0 HP2 phase - phase shift, idx: 1598, offset: 31, otp_b0: 0, otp_a0: 142, otpreg_add: 708, otpreg_ofs: 2}
OTP_CLK_GEN_BUCK_0_PHASE_HP3_708: {name: BUCK_0_PHASE_HP3, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_0_PHASE_CFG, reg_addr: 12290, otp_owner: design, value: 1, bw: 1, desc: Buck 0 HP3 phase - phase shift, htmldesc: Buck 0 HP3 phase - phase shift, idx: 1599, offset: 0, otp_b0: 0, otp_a0: 143, otpreg_add: 708, otpreg_ofs: 3}
OTP_CLK_GEN_BUCK_0_PHASE_LP_FREQ_708: {name: BUCK_0_PHASE_LP_FREQ, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_0_PHASE_CFG, reg_addr: 12290, otp_owner: design, value: 0, bw: 1, desc: Buck 0 LP phase - sel freq (0) 2MHz (1) 4MHz, htmldesc: Buck 0 LP phase - sel freq (0) 2MHz (1) 4MHz, idx: 1600, offset: 1, otp_b0: 0, otp_a0: 143, otpreg_add: 708, otpreg_ofs: 7}
OTP_CLK_GEN_BUCK_1_PHASE_HP0_709: {name: BUCK_1_PHASE_HP0, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_1_PHASE_CFG, reg_addr: 12291, otp_owner: design, value: 0, bw: 1, desc: Buck 1 HP0 phase - phase shift, htmldesc: Buck 1 HP0 phase - phase shift, idx: 1601, offset: 2, otp_b0: 0, otp_a0: 143, otpreg_add: 709, otpreg_ofs: 0}
OTP_CLK_GEN_BUCK_1_PHASE_HP1_709: {name: BUCK_1_PHASE_HP1, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_1_PHASE_CFG, reg_addr: 12291, otp_owner: design, value: 0, bw: 1, desc: Buck 1 HP1 phase - phase shift, htmldesc: Buck 1 HP1 phase - phase shift, idx: 1602, offset: 3, otp_b0: 0, otp_a0: 143, otpreg_add: 709, otpreg_ofs: 1}
OTP_CLK_GEN_BUCK_1_PHASE_HP2_709: {name: BUCK_1_PHASE_HP2, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_1_PHASE_CFG, reg_addr: 12291, otp_owner: design, value: 1, bw: 1, desc: Buck 1 HP2 phase - phase shift, htmldesc: Buck 1 HP2 phase - phase shift, idx: 1603, offset: 4, otp_b0: 0, otp_a0: 143, otpreg_add: 709, otpreg_ofs: 2}
OTP_CLK_GEN_BUCK_1_PHASE_HP3_709: {name: BUCK_1_PHASE_HP3, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_1_PHASE_CFG, reg_addr: 12291, otp_owner: design, value: 1, bw: 1, desc: Buck 1 HP3 phase - phase shift, htmldesc: Buck 1 HP3 phase - phase shift, idx: 1604, offset: 5, otp_b0: 0, otp_a0: 143, otpreg_add: 709, otpreg_ofs: 3}
OTP_CLK_GEN_BUCK_1_PHASE_LP_FREQ_709: {name: BUCK_1_PHASE_LP_FREQ, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_1_PHASE_CFG, reg_addr: 12291, otp_owner: design, value: 0, bw: 1, desc: Buck 1 LP phase - sel freq (0) 2MHz (1) 4MHz, htmldesc: Buck 1 LP phase - sel freq (0) 2MHz (1) 4MHz, idx: 1605, offset: 6, otp_b0: 0, otp_a0: 143, otpreg_add: 709, otpreg_ofs: 7}
OTP_CLK_GEN_BUCK_2_PHASE_HP0_710: {name: BUCK_2_PHASE_HP0, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_2_PHASE_CFG, reg_addr: 12292, otp_owner: design, value: 0, bw: 1, desc: Buck 2 HP0 phase - phase shift, htmldesc: Buck 2 HP0 phase - phase shift, idx: 1606, offset: 7, otp_b0: 0, otp_a0: 143, otpreg_add: 710, otpreg_ofs: 0}
OTP_CLK_GEN_BUCK_2_PHASE_HP1_710: {name: BUCK_2_PHASE_HP1, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_2_PHASE_CFG, reg_addr: 12292, otp_owner: design, value: 1, bw: 1, desc: Buck 2 HP1 phase - phase shift, htmldesc: Buck 2 HP1 phase - phase shift, idx: 1607, offset: 8, otp_b0: 0, otp_a0: 143, otpreg_add: 710, otpreg_ofs: 1}
OTP_CLK_GEN_BUCK_2_PHASE_LP_FREQ_710: {name: BUCK_2_PHASE_LP_FREQ, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_2_PHASE_CFG, reg_addr: 12292, otp_owner: design, value: 0, bw: 1, desc: Buck 2 LP phase - sel freq (0) 2MHz (1) 4MHz, htmldesc: Buck 2 LP phase - sel freq (0) 2MHz (1) 4MHz, idx: 1608, offset: 9, otp_b0: 0, otp_a0: 143, otpreg_add: 710, otpreg_ofs: 7}
OTP_CLK_GEN_BUCK_3_FREQ_CFG_711: {name: BUCK_3_FREQ_CFG, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_3_PHASE_CFG, reg_addr: 12293, otp_owner: design, value: 4, bw: 3, desc: 'Buck 3 LP phase - frequency config  000: 2 Mhz  001: 2.29 Mhz  010: 2.46 Mhz  011: 2.67 Mhz  100: 2.91 Mhz  101: 3.2 Mhz  110: 3.56 Mhz  111: 4 Mhz', htmldesc: 'Buck 3 LP phase - frequency config <br>000: 2 Mhz <br>001: 2.29 Mhz <br>010: 2.46 Mhz <br>011: 2.67 Mhz <br>100: 2.91 Mhz <br>101: 3.2 Mhz <br>110: 3.56 Mhz <br>111: 4 Mhz', idx: 1609, offset: 10, otp_b0: 0, otp_a0: 143, otpreg_add: 711, otpreg_ofs: 3}
OTP_CLK_GEN_BUCK_7_PHASE_HP0_712: {name: BUCK_7_PHASE_HP0, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_7_8_PHASE_CFG, reg_addr: 12294, otp_owner: design, value: 0, bw: 3, desc: Buck 7 HP0 phase - phase shift, htmldesc: Buck 7 HP0 phase - phase shift, idx: 1610, offset: 13, otp_b0: 0, otp_a0: 143, otpreg_add: 712, otpreg_ofs: 0}
OTP_CLK_GEN_BUCK_7_PHASE_LP_FREQ_712: {name: BUCK_7_PHASE_LP_FREQ, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_7_8_PHASE_CFG, reg_addr: 12294, otp_owner: design, value: 0, bw: 1, desc: Buck 7 LP phase - sel freq (0) 2MHz (1) 4MHz, htmldesc: Buck 7 LP phase - sel freq (0) 2MHz (1) 4MHz, idx: 1611, offset: 16, otp_b0: 0, otp_a0: 143, otpreg_add: 712, otpreg_ofs: 3}
OTP_CLK_GEN_BUCK_8_PHASE_HP0_712: {name: BUCK_8_PHASE_HP0, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_7_8_PHASE_CFG, reg_addr: 12294, otp_owner: design, value: 0, bw: 3, desc: Buck 8 HP0 phase - phase shift, htmldesc: Buck 8 HP0 phase - phase shift, idx: 1612, offset: 17, otp_b0: 0, otp_a0: 143, otpreg_add: 712, otpreg_ofs: 4}
OTP_CLK_GEN_BUCK_8_PHASE_LP_FREQ_712: {name: BUCK_8_PHASE_LP_FREQ, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_7_8_PHASE_CFG, reg_addr: 12294, otp_owner: design, value: 0, bw: 1, desc: Buck 8 LP phase - sel freq (0) 2MHz (1) 4MHz, htmldesc: Buck 8 LP phase - sel freq (0) 2MHz (1) 4MHz, idx: 1613, offset: 20, otp_b0: 0, otp_a0: 143, otpreg_add: 712, otpreg_ofs: 7}
OTP_CLK_GEN_BUCK_11_PHASE_HP0_713: {name: BUCK_11_PHASE_HP0, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_11_PHASE_CFG, reg_addr: 12295, otp_owner: design, value: 0, bw: 3, desc: Buck 11 HP0 phase - phase shift, htmldesc: Buck 11 HP0 phase - phase shift, idx: 1614, offset: 21, otp_b0: 0, otp_a0: 143, otpreg_add: 713, otpreg_ofs: 0}
OTP_CLK_GEN_BUCK_11_PHASE_LP_FREQ_713: {name: BUCK_11_PHASE_LP_FREQ, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_11_PHASE_CFG, reg_addr: 12295, otp_owner: design, value: 0, bw: 1, desc: Buck 11 LP phase - sel freq (0) 2MHz (1) 4MHz, htmldesc: Buck 11 LP phase - sel freq (0) 2MHz (1) 4MHz, idx: 1615, offset: 24, otp_b0: 0, otp_a0: 143, otpreg_add: 713, otpreg_ofs: 3}
OTP_CLK_GEN_BUCK_9_PHASE_LP_714: {name: BUCK_9_PHASE_LP, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_9_PHASE_CFG, reg_addr: 12296, otp_owner: design, value: 0, bw: 1, desc: 'phase shift for the lp clock. 0: 0 degrees; 1: 180 degrees.', htmldesc: 'phase shift for the lp clock. 0: 0 degrees; 1: 180 degrees.', idx: 1616, offset: 25, otp_b0: 0, otp_a0: 143, otpreg_add: 714, otpreg_ofs: 0}
OTP_CLK_GEN_BUCK_9_LP_CLK_ALWAYS_ON_714: {name: BUCK_9_LP_CLK_ALWAYS_ON, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_9_PHASE_CFG, reg_addr: 12296, otp_owner: design, value: 0, bw: 1, desc: option to enable the phase clk always.(for test purposes.), htmldesc: option to enable the phase clk always.(for test purposes.), idx: 1617, offset: 26, otp_b0: 0, otp_a0: 143, otpreg_add: 714, otpreg_ofs: 5}
OTP_CLK_GEN_BUCK_9_CLK_LP_MODE_714: {name: BUCK_9_CLK_LP_MODE, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_9_PHASE_CFG, reg_addr: 12296, otp_owner: design, value: 0, bw: 1, desc: 'mode for clk phase for lp clock: 0: manual mode (phase shift configured through BUCK_9_PHASE_LP) 1: automatic mode (phase automatically chosen with lowest latency when enabling the clock)', htmldesc: 'mode for clk phase for lp clock: 0: manual mode (phase shift configured through BUCK_9_PHASE_LP) 1: automatic mode (phase automatically chosen with lowest latency when enabling the clock)', idx: 1618, offset: 27, otp_b0: 0,
  otp_a0: 143, otpreg_add: 714, otpreg_ofs: 6}
OTP_CLK_GEN_BUCK_9_LP_CLK_FRQ_714: {name: BUCK_9_LP_CLK_FRQ, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_9_PHASE_CFG, reg_addr: 12296, otp_owner: design, value: 0, bw: 1, desc: 'clock frequency for lp phase: 0: 3.2Mhz 50% duty cycle 1: 4Mhz 50% duty cycle', htmldesc: 'clock frequency for lp phase: 0: 3.2Mhz 50% duty cycle 1: 4Mhz 50% duty cycle', idx: 1619, offset: 28, otp_b0: 0, otp_a0: 143, otpreg_add: 714, otpreg_ofs: 7}
OTP_CLK_GEN_BUCK_14_PHASE_LP_715: {name: BUCK_14_PHASE_LP, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_14_PHASE_CFG, reg_addr: 12297, otp_owner: design, value: 0, bw: 1, desc: 'phase shift for the lp clock. 0: 0 degrees; 1: 180 degrees.', htmldesc: 'phase shift for the lp clock. 0: 0 degrees; 1: 180 degrees.', idx: 1620, offset: 29, otp_b0: 0, otp_a0: 143, otpreg_add: 715, otpreg_ofs: 0}
OTP_CLK_GEN_BUCK_14_LP_CLK_ALWAYS_ON_715: {name: BUCK_14_LP_CLK_ALWAYS_ON, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_14_PHASE_CFG, reg_addr: 12297, otp_owner: design, value: 0, bw: 1, desc: option to enable the phase clk always.(for test purposes.), htmldesc: option to enable the phase clk always.(for test purposes.), idx: 1621, offset: 30, otp_b0: 0, otp_a0: 143, otpreg_add: 715, otpreg_ofs: 5}
OTP_CLK_GEN_BUCK_14_CLK_LP_MODE_715: {name: BUCK_14_CLK_LP_MODE, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_14_PHASE_CFG, reg_addr: 12297, otp_owner: design, value: 0, bw: 1, desc: 'mode for clk phase for lp clock: 0: manual mode (phase shift configured through BUCK_14_PHASE_LP) 1: automatic mode (phase automatically chosen with lowest latency when enabling the clock)', htmldesc: 'mode for clk phase for lp clock: 0: manual mode (phase shift configured through BUCK_14_PHASE_LP) 1: automatic mode (phase automatically chosen with lowest latency when enabling the clock)', idx: 1622, offset: 31,
  otp_b0: 0, otp_a0: 143, otpreg_add: 715, otpreg_ofs: 6}
OTP_CLK_GEN_BUCK_14_LP_CLK_FRQ_715: {name: BUCK_14_LP_CLK_FRQ, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_14_PHASE_CFG, reg_addr: 12297, otp_owner: design, value: 0, bw: 1, desc: 'clock frequency for lp phase: 0: 3.2Mhz 50% duty cycle 1: 4Mhz 50% duty cycle', htmldesc: 'clock frequency for lp phase: 0: 3.2Mhz 50% duty cycle 1: 4Mhz 50% duty cycle', idx: 1623, offset: 0, otp_b0: 0, otp_a0: 144, otpreg_add: 715, otpreg_ofs: 7}
OTP_CLK_GEN_BUCK_PHASE_GEN_SYNC_BYPASS_716: {name: BUCK_PHASE_GEN_SYNC_BYPASS, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BUCK_PHASE_GEN_CFG, reg_addr: 12298, otp_owner: design, value: 0, bw: 1, desc: Buck phase gen sync bypass, htmldesc: Buck phase gen sync bypass, idx: 1624, offset: 1, otp_b0: 0, otp_a0: 144, otpreg_add: 716, otpreg_ofs: 0}
OTP_CLK_GEN_CLK_GEN_CHICKEN_BITS_0_717: {name: CLK_GEN_CHICKEN_BITS_0, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_CLK_REQ_CHICKEN_0, reg_addr: 12299, otp_owner: design, value: 0, bw: 8, desc: 'Chicken bits to force the blocks clock gates to be always open bit[0]: Wakeup clock (for non buck PFM) bit[1]: AHB fabric bit[2]: Power-FSM and OTP bit[3]: GCB bit[4]: GCB RTC clock bit[5]: I2C interface (obsolete - I2C removed) bit[6]: SPMI interface Bit[7]: JTAG interface. if used bit[1] (AHB fabric) must be set 1 as well', htmldesc: 'Chicken bits to force the blocks clock gates to be always open<br>bit[0]:
    Wakeup clock (for non buck PFM)<br>bit[1]: AHB fabric<br>bit[2]: Power-FSM and OTP<br>bit[3]: GCB<br>bit[4]: GCB RTC clock<br>bit[5]: I2C interface (obsolete - I2C removed)<br>bit[6]: SPMI interface<br>Bit[7]: JTAG interface. if used bit[1] (AHB fabric) must be set 1 as well', idx: 1625, offset: 2, otp_b0: 0, otp_a0: 144, otpreg_add: 717, otpreg_ofs: 0}
OTP_CLK_GEN_CLK_GEN_CHICKEN_BITS_1_718: {name: CLK_GEN_CHICKEN_BITS_1, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_CLK_REQ_CHICKEN_1, reg_addr: 12300, otp_owner: design, value: 0, bw: 8, desc: 'Chicken bits to force the blocks clock gates to be always open bit[0]: Buck-switches bit[1]: LDO bit[2]: DVC-scheduler bit[3]: Event handler / System events bit[4]: Analog-core bit[5]: ADC bit[6]: Bandgap control clock Bit[7]: Wakeup clock (for buck PFM)', htmldesc: 'Chicken bits to force the blocks clock gates to be always open<br>bit[0]: Buck-switches<br>bit[1]: LDO<br>bit[2]: DVC-scheduler<br>bit[3]: Event
    handler / System events<br>bit[4]: Analog-core<br>bit[5]: ADC<br>bit[6]: Bandgap control clock<br>Bit[7]: Wakeup clock (for buck PFM)', idx: 1626, offset: 10, otp_b0: 0, otp_a0: 144, otpreg_add: 718, otpreg_ofs: 0}
OTP_CLK_GEN_CLK_GEN_CHICKEN_BITS_2_719: {name: CLK_GEN_CHICKEN_BITS_2, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_CLK_REQ_CHICKEN_2, reg_addr: 12301, otp_owner: design, value: 0, bw: 8, desc: 'Chicken bits to force the blocks clock gates to be always open bit[0]: Cortex M0+ subsystem (FCLK bit[1]: Security Center bit[2]: RMW unit cfg regs bit[3]: RMW unit operation bit[4]: Test control (ATB) bit[5]: BSTLQ bit[6]: WLED, WLED_BOOST, WLED_FAST bit[7]: unused, always write to 0', htmldesc: 'Chicken bits to force the blocks clock gates to be always open<br>bit[0]: Cortex M0+ subsystem (FCLK<br>bit[1]:
    Security Center<br>bit[2]: RMW unit cfg regs<br>bit[3]: RMW unit operation<br>bit[4]: Test control (ATB)<br>bit[5]: BSTLQ<br>bit[6]: WLED, WLED_BOOST, WLED_FAST<br>bit[7]: unused, always write to 0', idx: 1627, offset: 18, otp_b0: 0, otp_a0: 144, otpreg_add: 719, otpreg_ofs: 0}
OTP_CLK_GEN_CLK_GEN_CHICKEN_BITS_3_720: {name: CLK_GEN_CHICKEN_BITS_3, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_CLK_REQ_CHICKEN_3, reg_addr: 12302, otp_owner: design, value: 0, bw: 8, desc: 'Chicken bits to force the blocks clock gates to be always open bit[0]: SGPIO lut bit[1]: SGPIO spmi slv bit[2]: SGPIO spmi mstr bit[3]: SGPIO handler bit[4]: unused, always write to 0 bit[5]: unused, always write to 0 bit[6]: unused, always write to 0 Bit[7]: unused, always write to 0', htmldesc: 'Chicken bits to force the blocks clock gates to be always open<br>bit[0]: SGPIO lut<br>bit[1]: SGPIO spmi slv<br>bit[2]:
    SGPIO spmi mstr<br>bit[3]: SGPIO handler<br>bit[4]: unused, always write to 0<br>bit[5]: unused, always write to 0<br>bit[6]: unused, always write to 0<br>Bit[7]: unused, always write to 0', idx: 1628, offset: 26, otp_b0: 0, otp_a0: 144, otpreg_add: 720, otpreg_ofs: 0}
OTP_CLK_GEN_OSC_RESET_MODE_721: {name: OSC_RESET_MODE, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_OSC_RESET_SETTINGS, reg_addr: 12303, otp_owner: design, value: 0, bw: 2, desc: 0 - clock request ignored in reset. clock starts when VDD_FAULT condition is removed. 1 - clock always on in the reset state. 2 - reserved. 3 - reserved;, htmldesc: 0 - clock request ignored in reset. clock starts when VDD_FAULT condition is removed. 1 - clock always on in the reset state. 2 - reserved. 3 - reserved;, idx: 1629, offset: 2, otp_b0: 0, otp_a0: 145, otpreg_add: 721, otpreg_ofs: 0}
OTP_CLK_GEN_BG_HP_IN_SLEEP_722: {name: BG_HP_IN_SLEEP, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BG_SETTINGS_2, reg_addr: 12304, otp_owner: design, value: 0, bw: 1, desc: Enable accurate bandgap in sleep states, htmldesc: Enable accurate bandgap in sleep states, idx: 1630, offset: 4, otp_b0: 0, otp_a0: 145, otpreg_add: 722, otpreg_ofs: 0}
OTP_CLK_GEN_BG_SETTINGS_SPARE3_723: {name: BG_SETTINGS_SPARE3, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BG_SETTINGS_3, reg_addr: 12305, otp_owner: design, value: 0, bw: 5, desc: spare, htmldesc: spare, idx: 1631, offset: 5, otp_b0: 0, otp_a0: 145, otpreg_add: 723, otpreg_ofs: 0}
OTP_CLK_GEN_RC_OSC_ON_MODE_724: {name: RC_OSC_ON_MODE, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_OSC_SETTINGS_0, reg_addr: 12306, otp_owner: design, value: 0, bw: 1, desc: 'allow oscillator turn off (takes priority over all other settings). 0: Yes. 1: No.', htmldesc: 'allow oscillator turn off (takes priority over all other settings). 0: Yes. 1: No.', idx: 1632, offset: 10, otp_b0: 0, otp_a0: 145, otpreg_add: 724, otpreg_ofs: 0}
OTP_CLK_GEN_RC_OSC_ACT_MODE_724: {name: RC_OSC_ACT_MODE, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_OSC_SETTINGS_0, reg_addr: 12306, otp_owner: design, value: 0, bw: 1, desc: 'allow oscillator turn off in active. 0: No. 1: Yes.', htmldesc: 'allow oscillator turn off in active. 0: No. 1: Yes.', idx: 1633, offset: 11, otp_b0: 0, otp_a0: 145, otpreg_add: 724, otpreg_ofs: 1}
OTP_CLK_GEN_RC_OSC_CLKGATE_MODE_724: {name: RC_OSC_CLKGATE_MODE, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_OSC_SETTINGS_0, reg_addr: 12306, otp_owner: design, value: 0, bw: 1, desc: 'keep root clkgate open in prebias mode. 0: No - takes 2 extra rc oscillator clocks cycles before enable of the root clkgate. 1: Yes.', htmldesc: 'keep root clkgate open in prebias mode. 0: No - takes 2 extra rc oscillator clocks cycles before enable of the root clkgate. 1: Yes.', idx: 1634, offset: 12, otp_b0: 0, otp_a0: 145, otpreg_add: 724, otpreg_ofs: 2}
OTP_CLK_GEN_RC_OSC_OFF_CFG_725: {name: RC_OSC_OFF_CFG, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_OSC_SETTINGS_1, reg_addr: 12307, otp_owner: design, value: 0, bw: 2, desc: 'configure clock request extension. 0: enable 1ms extension. 1: dont extend. 23: dont extend and pipeline request- for pessimistic verification', htmldesc: 'configure clock request extension. 0: enable 1ms extension. 1: dont extend. 23: dont extend and pipeline request- for pessimistic verification', idx: 1635, offset: 13, otp_b0: 0, otp_a0: 145, otpreg_add: 725, otpreg_ofs: 0}
OTP_CLK_GEN_RC_OSC_EN_MODE_725: {name: RC_OSC_EN_MODE, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_OSC_SETTINGS_1, reg_addr: 12307, otp_owner: design, value: 0, bw: 4, desc: 'the time between bias request to bias enable. 0: 1ms. ... 15: 32us.', htmldesc: 'the time between bias request to bias enable. 0: 1ms. ... 15: 32us.', idx: 1636, offset: 15, otp_b0: 0, otp_a0: 145, otpreg_add: 725, otpreg_ofs: 2}
OTP_CLK_GEN_RC_OSC_SLP_BIAS_MODE_725: {name: RC_OSC_SLP_BIAS_MODE, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_OSC_SETTINGS_1, reg_addr: 12307, otp_owner: design, value: 0, bw: 1, desc: 'enable rc oscillator biasing in sleep states, for faster turn on. 0-on, 1-off.', htmldesc: 'enable rc oscillator biasing in sleep states, for faster turn on. 0-on, 1-off.', idx: 1637, offset: 19, otp_b0: 0, otp_a0: 145, otpreg_add: 725, otpreg_ofs: 6}
OTP_CLK_GEN_RC_OSC_OFF_BIAS_MODE_725: {name: RC_OSC_OFF_BIAS_MODE, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_OSC_SETTINGS_1, reg_addr: 12307, otp_owner: design, value: 0, bw: 1, desc: 'enable rc oscillator biasing in off state, for faster turn on. 0-off, 1-on.', htmldesc: 'enable rc oscillator biasing in off state, for faster turn on. 0-off, 1-on.', idx: 1638, offset: 20, otp_b0: 0, otp_a0: 145, otpreg_add: 725, otpreg_ofs: 7}
OTP_CLK_GEN_BGOSC_MODE_726: {name: BGOSC_MODE, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BGOSC_SETTINGS, reg_addr: 12308, otp_owner: design, value: 0, bw: 2, desc: 'Bandgap oscillator mode: 0: CLK_OFF, 1: CLK_ON, 2: FOLLOW_HP, 3: CLK_OFF', htmldesc: 'Bandgap oscillator mode: 0: CLK_OFF, 1: CLK_ON, 2: FOLLOW_HP, 3: CLK_OFF', idx: 1639, offset: 21, otp_b0: 0, otp_a0: 145, otpreg_add: 726, otpreg_ofs: 0}
OTP_CLK_GEN_BGOSC_EN_726: {name: BGOSC_EN, inst_name: CLK_GEN, reg_name: CLK_GEN_DIG_BGOSC_SETTINGS, reg_addr: 12308, otp_owner: design, value: 0, bw: 1, desc: 'Base enable for bandgap clock generator. 0: disabled (completely off, no BIAS enable), 1: enabled (BIAS becomes enabled, oscillator enable depending on BGOSC_MODE).', htmldesc: 'Base enable for bandgap clock generator. 0: disabled (completely off, no BIAS enable), 1: enabled (BIAS becomes enabled, oscillator enable depending on BGOSC_MODE).', idx: 1640, offset: 23, otp_b0: 0, otp_a0: 145, otpreg_add: 726, otpreg_ofs: 3}
OTP_CLK_GEN_EN_EXT_CLK_REF_727: {name: EN_EXT_CLK_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BGOSC_SETTINGS_3, reg_addr: 12353, otp_owner: design, value: 0, bw: 1, desc: Enable external clock for the bandgap, htmldesc: Enable external clock for the bandgap, idx: 1641, offset: 24, otp_b0: 0, otp_a0: 145, otpreg_add: 727, otpreg_ofs: 0}
OTP_CLK_GEN_SPARE_REF_727: {name: SPARE_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BGOSC_SETTINGS_3, reg_addr: 12353, otp_owner: design, value: 0, bw: 2, desc: Spare, htmldesc: Spare, idx: 1642, offset: 25, otp_b0: 0, otp_a0: 145, otpreg_add: 727, otpreg_ofs: 6}
OTP_CLK_GEN_TEST_SEL_REF_728: {name: TEST_SEL_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_V2I_TEST_SEL, reg_addr: 12354, otp_owner: design, value: 0, bw: 4, desc: 'CFG<39:36>: Signal selection as ATB output (atb_mux_vpoly or atb_v2i_ipoly)', htmldesc: 'CFG<39:36>: Signal selection as ATB output (atb_mux_vpoly or atb_v2i_ipoly)', idx: 1643, offset: 27, otp_b0: 0, otp_a0: 145, otpreg_add: 728, otpreg_ofs: 0}
OTP_CLK_GEN_V2I_EN_RPLY_REF_728: {name: V2I_EN_RPLY_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_V2I_TEST_SEL, reg_addr: 12354, otp_owner: design, value: 0, bw: 1, desc: 'Enable external resistance as a reference for iabs generation (default: use internal poly resistors)', htmldesc: 'Enable external resistance as a reference for iabs generation (default: use internal poly resistors)', idx: 1644, offset: 31, otp_b0: 0, otp_a0: 145, otpreg_add: 728, otpreg_ofs: 4}
OTP_CLK_GEN_BG_TRIM_REF_729: {name: BG_TRIM_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_TRIM, reg_addr: 12355, otp_owner: trim, value: 0, bw: 8, desc: 'CFG<7:0>: Bandgap voltage VBG trimming', htmldesc: 'CFG<7:0>: Bandgap voltage VBG trimming', idx: 1645, offset: 0, otp_b0: 0, otp_a0: 146, otpreg_add: 729, otpreg_ofs: 0}
OTP_CLK_GEN_VREF_TRIM_A_REF_730: {name: VREF_TRIM_A_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_VREF_TRIM_A, reg_addr: 12356, otp_owner: trim, value: 0, bw: 8, desc: 'CFG<15:8>: VREF trimming for LP mode (HP=0) (or when the chopping clock is off with CFG<42>=0)', htmldesc: 'CFG<15:8>: VREF trimming for LP mode (HP=0) (or when the chopping clock is off with CFG<42>=0)', idx: 1646, offset: 8, otp_b0: 0, otp_a0: 146, otpreg_add: 730, otpreg_ofs: 0}
OTP_CLK_GEN_VREF_TRIM_B_REF_731: {name: VREF_TRIM_B_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_VREF_TRIM_B, reg_addr: 12357, otp_owner: trim, value: 0, bw: 8, desc: 'CFG<23:16>: VREF trimming for HP mode (HP=1) (or when the chopping clock is on with CFG<42>=0)', htmldesc: 'CFG<23:16>: VREF trimming for HP mode (HP=1) (or when the chopping clock is on with CFG<42>=0)', idx: 1647, offset: 16, otp_b0: 0, otp_a0: 146, otpreg_add: 731, otpreg_ofs: 0}
OTP_CLK_GEN_V2I_RDAC_CTRL_REF_732: {name: V2I_RDAC_CTRL_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_V2I_RDAC_CTRL, reg_addr: 12358, otp_owner: trim, value: 0, bw: 7, desc: 'CFG<30:24>: IABS accuracy trimming', htmldesc: 'CFG<30:24>: IABS accuracy trimming', idx: 1648, offset: 24, otp_b0: 0, otp_a0: 146, otpreg_add: 732, otpreg_ofs: 0}
OTP_CLK_GEN_RPOLY_CTRL_REF_733: {name: RPOLY_CTRL_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_RESISTANCE, reg_addr: 12359, otp_owner: trim, value: 0, bw: 4, desc: 'CFG<35:32>: Trim bits for IPOLY matching accuracy', htmldesc: 'CFG<35:32>: Trim bits for IPOLY matching accuracy', idx: 1649, offset: 31, otp_b0: 0, otp_a0: 146, otpreg_add: 733, otpreg_ofs: 0}
OTP_CLK_GEN_PRE_REG_TRIM_REF_734: {name: PRE_REG_TRIM_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_PRE_REG_TRIM, reg_addr: 12360, otp_owner: trim, value: 0, bw: 5, desc: 'CFG<47:43>: Pre-regulator voltage VDD_REG trimming', htmldesc: 'CFG<47:43>: Pre-regulator voltage VDD_REG trimming', idx: 1650, offset: 3, otp_b0: 0, otp_a0: 147, otpreg_add: 734, otpreg_ofs: 0}
OTP_CLK_GEN_BG_SPARE_735: {name: BG_SPARE, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_SPARE, reg_addr: 12361, otp_owner: trim, value: 0, bw: 5, desc: 'CFG<55:0> + 2 additional bits: Spare bits for BG control', htmldesc: 'CFG<55:0> + 2 additional bits: Spare bits for BG control', idx: 1651, offset: 8, otp_b0: 0, otp_a0: 147, otpreg_add: 735, otpreg_ofs: 0}
OTP_CLK_GEN_OVT_TEST_REF_736: {name: OVT_TEST_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_LP_IQ_CTRL, reg_addr: 12362, otp_owner: design, value: 0, bw: 2, desc: 'CFG<49:48>: Over-temperature test mode selection', htmldesc: 'CFG<49:48>: Over-temperature test mode selection', idx: 1652, offset: 13, otp_b0: 0, otp_a0: 147, otpreg_add: 736, otpreg_ofs: 0}
OTP_CLK_GEN_LP_CHOP_MASK_REF_737: {name: LP_CHOP_MASK_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_PRE_REG_LP_MASK, reg_addr: 12363, otp_owner: design, value: 5, bw: 3, desc: 'CFG<42:40>: Select the BG mode CFG<42>: Masks CLK_ON to select trim banks A & B. VREF_A will be trimmed in LP mode and VREF_B will be trimmed in HP mode CFG<41>: Keeps VBG_PRE_REG is ON in LP mode CFG<40>: Keeps full bias current for the VBG_CORE Error-Amplifier in LP mode', htmldesc: 'CFG<42:40>: Select the BG mode<br>CFG<42>: Masks CLK_ON to select trim banks A & B. VREF_A will be trimmed in LP mode and VREF_B will
    be trimmed in HP mode<br>CFG<41>: Keeps VBG_PRE_REG is ON in LP mode<br>CFG<40>: Keeps full bias current for the VBG_CORE Error-Amplifier in LP mode', idx: 1653, offset: 15, otp_b0: 0, otp_a0: 147, otpreg_add: 737, otpreg_ofs: 0}
OTP_CLK_GEN_CHOPPER_CLK_ON_REF_737: {name: CHOPPER_CLK_ON_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_PRE_REG_LP_MASK, reg_addr: 12363, otp_owner: design, value: 0, bw: 1, desc: Enable chopping in Bandgap core circuit, htmldesc: Enable chopping in Bandgap core circuit, idx: 1654, offset: 18, otp_b0: 0, otp_a0: 147, otpreg_add: 737, otpreg_ofs: 3}
OTP_CLK_GEN_ROLL_BACK_PORF_REF_737: {name: ROLL_BACK_PORF_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_PRE_REG_LP_MASK, reg_addr: 12363, otp_owner: design, value: 1, bw: 1, desc: CFG<50> Enable POR assertion threshold voltage of 2.273V from default threshold of 2.058V., htmldesc: CFG<50> Enable POR assertion threshold voltage of 2.273V from default threshold of 2.058V., idx: 1655, offset: 19, otp_b0: 0, otp_a0: 147, otpreg_add: 737, otpreg_ofs: 4}
OTP_CLK_GEN_BG_TRIM_UPDATE_738: {name: BG_TRIM_UPDATE, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BG_SETTINGS_1, reg_addr: 12364, otp_owner: design, value: 0, bw: 1, desc: Release BG TRIM. Write to this register  to release the written BG_TRIM. Reading this bit has no meaning., htmldesc: Release BG TRIM. Write to this register  to release the written BG_TRIM. Reading this bit has no meaning., idx: 1656, offset: 20, otp_b0: 0, otp_a0: 147, otpreg_add: 738, otpreg_ofs: 0}
OTP_CLK_GEN_TRIM_BG_OSC_REF_739: {name: TRIM_BG_OSC_REF, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_BGOSC_SETTINGS_1, reg_addr: 12365, otp_owner: trim, value: 7, bw: 4, desc: trim of the 400 kHz oscillator frequency, htmldesc: trim of the 400 kHz oscillator frequency, idx: 1657, offset: 21, otp_b0: 0, otp_a0: 147, otpreg_add: 739, otpreg_ofs: 0}
OTP_CLK_GEN_TRIM_RC_OSC_REG_740: {name: TRIM_RC_OSC_REG, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_OSC_TRIM, reg_addr: 12366, otp_owner: trim, value: 32, bw: 8, desc: Trimming of the frequency of the RC oscillator, htmldesc: Trimming of the frequency of the RC oscillator, idx: 1658, offset: 25, otp_b0: 0, otp_a0: 147, otpreg_add: 740, otpreg_ofs: 0}
OTP_CLK_GEN_TRIM_DUTYC_RC_OSC_741: {name: TRIM_DUTYC_RC_OSC, inst_name: CLK_GEN, reg_name: CLK_GEN_REF_OSC_TRIM_2, reg_addr: 12367, otp_owner: trim, value: 7, bw: 4, desc: 'DCCAL<3:0>: Trimming of the duty cycle of the RC oscillator (needed only when en_32M_rc_osc is 1)', htmldesc: 'DCCAL<3:0>: Trimming of the duty cycle of the RC oscillator (needed only when en_32M_rc_osc is 1)', idx: 1659, offset: 1, otp_b0: 0, otp_a0: 148, otpreg_add: 741, otpreg_ofs: 0}
OTP_SEC_JTAG_AHB_DIS_742: {name: JTAG_AHB_DIS, inst_name: SEC, reg_name: SEC_sysctrl_MISC_CFG, reg_addr: 12550, otp_owner: design, value: 0, bw: 1, desc: '0: JTAG can access internal AHB; 1: JTAG cannot access internal AHB', htmldesc: '0: JTAG can access internal AHB; 1: JTAG cannot access internal AHB', idx: 1660, offset: 5, otp_b0: 0, otp_a0: 148, otpreg_add: 742, otpreg_ofs: 3}
OTP_BUCK0_DEEP_SLEEP_OFF_743: {name: DEEP_SLEEP_OFF, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_0, reg_addr: 16386, otp_owner: design, value: 3, bw: 2, desc: ' Low power Configuration in OFF state , 00 --> Buck operates in normal mode, 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in OFF state ,<br>00 --> Buck operates in normal mode,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11 -->
    Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 1661, offset: 6, otp_b0: 0, otp_a0: 148, otpreg_add: 743, otpreg_ofs: 0}
OTP_BUCK0_DEEP_SLEEP_S2R_743: {name: DEEP_SLEEP_S2R, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_0, reg_addr: 16386, otp_owner: design, value: 3, bw: 2, desc: ' Low power Configuration in S2R state , 00 --> Buck operates in normal mode, 01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 ---> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in S2R state ,<br>00 --> Buck operates in normal mode,<br>01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11
    ---> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 1662, offset: 8, otp_b0: 0, otp_a0: 148, otpreg_add: 743, otpreg_ofs: 2}
OTP_BUCK0_DEEP_SLEEP_DDR_743: {name: DEEP_SLEEP_DDR, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_0, reg_addr: 16386, otp_owner: design, value: 3, bw: 2, desc: ' Low power Configuration in DDR state , 00 --> Buck operates in normal mode , 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) , 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in DDR state ,<br>00 --> Buck operates in normal mode ,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) ,<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 1663, offset: 10, otp_b0: 0, otp_a0: 148, otpreg_add: 743, otpreg_ofs: 4}
OTP_BUCK0_DEEP_SLEEP_ACT_743: {name: DEEP_SLEEP_ACT, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_0, reg_addr: 16386, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in AWAKE state , 00 --> Buck operates in normal mode 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in AWAKE state ,<br>00 --> Buck operates in normal mode<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system)<br>11 -->
    Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 1664, offset: 12, otp_b0: 0, otp_a0: 148, otpreg_add: 743, otpreg_ofs: 6}
OTP_BUCK0_CFG_PH_CLK_MODE_744: {name: CFG_PH_CLK_MODE, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_1, reg_addr: 16387, otp_owner: design, value: 0, bw: 1, desc: 'option for phase clock enable, 0: phase clocks enabled in matching PWM state. 1: enables all PWM135 phase clock when in any PWM state.', htmldesc: 'option for phase clock enable,<br>0: phase clocks enabled in matching PWM state.<br>1: enables all PWM135 phase clock when in any PWM state.', idx: 1665, offset: 14, otp_b0: 0, otp_a0: 148, otpreg_add: 744, otpreg_ofs: 0}
OTP_BUCK0_CFG_SAFEGUARD_TURN_OFF_744: {name: CFG_SAFEGUARD_TURN_OFF, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_1, reg_addr: 16387, otp_owner: design, value: 1, bw: 1, desc: '0 - Avus compatibility mode 1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', htmldesc: '0 - Avus compatibility mode<br>1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', idx: 1666, offset: 15, otp_b0: 0, otp_a0: 148, otpreg_add: 744, otpreg_ofs: 1}
OTP_BUCK0_CFG_EN_FILTER_744: {name: CFG_EN_FILTER, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_1, reg_addr: 16387, otp_owner: design, value: 0, bw: 1, desc: Enable async up glitch filter, htmldesc: Enable async up glitch filter, idx: 1667, offset: 16, otp_b0: 0, otp_a0: 148, otpreg_add: 744, otpreg_ofs: 2}
OTP_BUCK0_CFG_FORCE_CLK_GATE_744: {name: CFG_FORCE_CLK_GATE, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_1, reg_addr: 16387, otp_owner: design, value: 0, bw: 3, desc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., htmldesc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., idx: 1668, offset: 17, otp_b0: 0, otp_a0: 148, otpreg_add: 744, otpreg_ofs: 3}
OTP_BUCK0_CFG_OV_DISCHARGE_MODE_744: {name: CFG_OV_DISCHARGE_MODE, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_1, reg_addr: 16387, otp_owner: design, value: 0, bw: 2, desc: 'Enable discharge on OV condition.  0-no discharge,  1-passive discharge, 2-passive discharge only in pfm, 3-active discharge', htmldesc: 'Enable discharge on OV condition. <br>0-no discharge, <br>1-passive discharge,<br>2-passive discharge only in pfm,<br>3-active discharge', idx: 1669, offset: 20, otp_b0: 0, otp_a0: 148, otpreg_add: 744, otpreg_ofs: 6}
OTP_BUCK0_CFG_PULLDN_DIS_745: {name: CFG_PULLDN_DIS, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_2, reg_addr: 16388, otp_owner: system, value: 0, bw: 4, desc: 'Disable the pulldown when the buck is disabled. Bit0: valid in AWAKE Bit1: valid in SLEEP_DDR Bit2: valid in SLEEP_S2R Bit3: valid in OFF and during startup of the device (all other states)', htmldesc: 'Disable the pulldown when the buck is disabled.<br>Bit0: valid in AWAKE<br>Bit1: valid in SLEEP_DDR<br>Bit2: valid in SLEEP_S2R<br>Bit3: valid in OFF and during startup of the device (all other states)', idx: 1670, offset: 22, otp_b0: 0, otp_a0: 148,
  otpreg_add: 745, otpreg_ofs: 0}
OTP_BUCK0_CFG_BLANK_OV_EVT_DIS_745: {name: CFG_BLANK_OV_EVT_DIS, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_2, reg_addr: 16388, otp_owner: design, value: 0, bw: 1, desc: disable blanking the OV event during startup/dvc, htmldesc: disable blanking the OV event during startup/dvc, idx: 1671, offset: 26, otp_b0: 0, otp_a0: 148, otpreg_add: 745, otpreg_ofs: 4}
OTP_BUCK0_CFG_BLANK_UV_EVT_DIS_745: {name: CFG_BLANK_UV_EVT_DIS, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_2, reg_addr: 16388, otp_owner: design, value: 0, bw: 1, desc: disable blanking the UV event during startup/dvc, htmldesc: disable blanking the UV event during startup/dvc, idx: 1672, offset: 27, otp_b0: 0, otp_a0: 148, otpreg_add: 745, otpreg_ofs: 5}
OTP_BUCK0_CFG_BLANK_EVT_DLY_745: {name: CFG_BLANK_EVT_DLY, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_2, reg_addr: 16388, otp_owner: design, value: 0, bw: 1, desc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', htmldesc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', idx: 1673, offset: 28, otp_b0: 0, otp_a0: 148, otpreg_add: 745, otpreg_ofs: 6}
OTP_BUCK0_CFG_THROTTLE_COMP_ON_745: {name: CFG_THROTTLE_COMP_ON, inst_name: BUCK0, reg_name: BUCK0_DIG_CNTRL_2, reg_addr: 16388, otp_owner: design, value: 0, bw: 1, desc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits. 0 - This feature is not active 1 - This feature is active', htmldesc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits.<br>0 - This feature is not
    active<br>1 - This feature is active', idx: 1674, offset: 29, otp_b0: 0, otp_a0: 148, otpreg_add: 745, otpreg_ofs: 7}
OTP_BUCK0_CFG_DVC_WAIT_TIME_746: {name: CFG_DVC_WAIT_TIME, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_0, reg_addr: 16389, otp_owner: design, value: 4, bw: 3, desc: 'Time to wait after DVC command before start vid ramping,  tdvc_wait = (cfg_dvc_wait_time*250)ns', htmldesc: 'Time to wait after DVC command before start vid ramping,<br> tdvc_wait = (cfg_dvc_wait_time*250)ns', idx: 1675, offset: 30, otp_b0: 0, otp_a0: 148, otpreg_add: 746, otpreg_ofs: 0}
OTP_BUCK0_CFG_USE_SERVOCOMP_FOR_OV_746: {name: CFG_USE_SERVOCOMP_FOR_OV, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_0, reg_addr: 16389, otp_owner: system, value: 0, bw: 1, desc: 'use servo comp for ov instead of original ov comp: 0 - use original comp 1 - use servo comp. Comp disabled in LP mode', htmldesc: 'use servo comp for ov instead of original ov comp:<br>0 - use original comp<br>1 - use servo comp. Comp disabled in LP mode', idx: 1676, offset: 1, otp_b0: 0, otp_a0: 149, otpreg_add: 746, otpreg_ofs: 3}
OTP_BUCK0_CFG_DVC_DONE_CONDITION_746: {name: CFG_DVC_DONE_CONDITION, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_0, reg_addr: 16389, otp_owner: design, value: 0, bw: 2, desc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module: 0: wait for dummy step only for group DVC (original condition)   1: same as 0, but ignore dvc_state_ok_i   2: wait for dummy step in both ind and group DVC    3: same as 2, but ignore dvc_state_ok_i', htmldesc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module:<br>0: wait for dummy step only for
    group DVC (original condition)  <br>1: same as 0, but ignore dvc_state_ok_i  <br>2: wait for dummy step in both ind and group DVC   <br>3: same as 2, but ignore dvc_state_ok_i', idx: 1677, offset: 2, otp_b0: 0, otp_a0: 149, otpreg_add: 746, otpreg_ofs: 4}
OTP_BUCK0_CFG_DYN_PWM5_746: {name: CFG_DYN_PWM5, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_0, reg_addr: 16389, otp_owner: design, value: 0, bw: 2, desc: ' Dynamically disable PWM5 state if vsel is in lower quarter , 00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage, 01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,
    10 ---unused (do not write this code), 11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', htmldesc: ' Dynamically disable PWM5 state if vsel is in lower quarter ,<br>00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage,<br>01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC
    voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,<br>10 ---unused (do not write this code),<br>11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', idx: 1678, offset: 4, otp_b0: 0, otp_a0: 149, otpreg_add: 746, otpreg_ofs: 6}
OTP_BUCK0_CFG_OPEN_DVC_UP_747: {name: CFG_OPEN_DVC_UP, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_1, reg_addr: 16390, otp_owner: system, value: 1, bw: 2, desc: 'Option to specify how buck moves between states during dvc ramp up: 00 - discharge enabled (Imola compatible mode) -        The buck will move automatically to PWM(MAX) during DVC up / startup DVC up, 01 - discharge disabled (Imola compatible mode) -        The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up unless        required due to panic / PFM comparator triggering.        (note CFG_OV_DISCH may still
    cause passive/active discharge and must be set accordingly) 10 - discharge enabled during normal DVC up / but disabled during startup DVC up.        OV automatically forced 0 during startup DVC up. 11 - unused (do not write this code)', htmldesc: 'Option to specify how buck moves between states during dvc ramp up:<br>00 - discharge enabled (Imola compatible mode) -<br>       The buck will move automatically to PWM(MAX) during DVC up / startup DVC up,<br>01 - discharge disabled (Imola compatible mode) -<br>       The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up
    unless<br>       required due to panic / PFM comparator triggering.<br>       (note CFG_OV_DISCH may still cause passive/active discharge and must be set accordingly)<br>10 - discharge enabled during normal DVC up / but disabled during startup DVC up.<br>       OV automatically forced 0 during startup DVC up.<br>11 - unused (do not write this code)', idx: 1679, offset: 6, otp_b0: 0, otp_a0: 149, otpreg_add: 747, otpreg_ofs: 0}
OTP_BUCK0_CFG_DVC_DONE_DLY_747: {name: CFG_DVC_DONE_DLY, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_1, reg_addr: 16390, otp_owner: design, value: 0, bw: 2, desc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', htmldesc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', idx: 1680, offset: 8, otp_b0: 0, otp_a0: 149, otpreg_add: 747, otpreg_ofs: 2}
OTP_BUCK0_CFG_SLEWDIS_747: {name: CFG_SLEWDIS, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_1, reg_addr: 16390, otp_owner: system, value: 0, bw: 4, desc: 'Disable buck by slewing down the VID to the lowest vsel , 0    ----  No slew disable , 1    ----  Disable with slewrate 1.5625mV/us  , 2    ----  Disable with slewrate 3.125mV/us  , 3    ----  Disable with slewrate 4.6875mv/us, 4    ----  Disable with slewrate 6.25mV/us  , 5    ----  Disable with slewrate 12.5mV/us  , 6    ----  Disable with slewrate 25mV/us  , 7    ----  Disable with slewrate 50mV/us  , 8-15 ----  Disable with slewrate 0.781mV/us',
  htmldesc: 'Disable buck by slewing down the VID to the lowest vsel ,<br>0    ----  No slew disable ,<br>1    ----  Disable with slewrate 1.5625mV/us  ,<br>2    ----  Disable with slewrate 3.125mV/us  ,<br>3    ----  Disable with slewrate 4.6875mv/us,<br>4    ----  Disable with slewrate 6.25mV/us  ,<br>5    ----  Disable with slewrate 12.5mV/us  ,<br>6    ----  Disable with slewrate 25mV/us  ,<br>7    ----  Disable with slewrate 50mV/us  ,<br>8-15 ----  Disable with slewrate 0.781mV/us ', idx: 1681, offset: 10, otp_b0: 0, otp_a0: 149, otpreg_add: 747, otpreg_ofs: 4}
OTP_BUCK0_CFG_NO_DISCHARGE_SINGLE_DVC_748: {name: CFG_NO_DISCHARGE_SINGLE_DVC, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_2, reg_addr: 16391, otp_owner: system, value: 0, bw: 2, desc: Define buck state for non-group DVC down commands 0 - PWM5 (PWM3 in 3-phase buck) 1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck 2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings 3 - buck can move freely between PFM and all PWM
    states according to load current sink / other settings, htmldesc: Define buck state for non-group DVC down commands<br>0 - PWM5 (PWM3 in 3-phase buck)<br>1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck<br>2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 1682, offset: 14, otp_b0: 0, otp_a0: 149, otpreg_add: 748,
  otpreg_ofs: 0}
OTP_BUCK0_CFG_NO_DISCHARGE_GROUP_DVC_748: {name: CFG_NO_DISCHARGE_GROUP_DVC, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_2, reg_addr: 16391, otp_owner: system, value: 0, bw: 2, desc: Define buck state for group DVC down commands 0 - PWM5 (PWM3 in 3-phase buck) 1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck 2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings 3 - buck can move freely between PFM and all PWM states
    according to load current sink / other settings, htmldesc: Define buck state for group DVC down commands<br>0 - PWM5 (PWM3 in 3-phase buck)<br>1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck<br>2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 1683, offset: 16, otp_b0: 0, otp_a0: 149, otpreg_add: 748,
  otpreg_ofs: 2}
OTP_BUCK0_CFG_DIS_DVC_DN_PH_SHED_748: {name: CFG_DIS_DVC_DN_PH_SHED, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_2, reg_addr: 16391, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during DVC no_discharge (ramp dn). 1 - disable ph shed during DVC ramp for no_discharge (ramp dn), htmldesc: 0 - ph shed possible during DVC no_discharge (ramp dn).<br>1 - disable ph shed during DVC ramp for no_discharge (ramp dn), idx: 1684, offset: 18, otp_b0: 0, otp_a0: 149, otpreg_add: 748, otpreg_ofs: 4}
OTP_BUCK0_CFG_DIS_DVC_UP_PH_SHED_748: {name: CFG_DIS_DVC_UP_PH_SHED, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_2, reg_addr: 16391, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during open_dvc (ramp up) 1 - disable ph shed during DVC ramp for open_dvc (ramp up), htmldesc: 0 - ph shed possible during open_dvc (ramp up)<br>1 - disable ph shed during DVC ramp for open_dvc (ramp up), idx: 1685, offset: 19, otp_b0: 0, otp_a0: 149, otpreg_add: 748, otpreg_ofs: 5}
OTP_BUCK0_CFG_PFM_DVCDN_OV_MODE_748: {name: CFG_PFM_DVCDN_OV_MODE, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_2, reg_addr: 16391, otp_owner: design, value: 0, bw: 1, desc: '0 - same action as in normal OV selected by cfg_ov_disch_mode 1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings. This also automatically enables OV usage in PWM1/3/5 during the DVC down ramp if cfg_pwm1(3)_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode are restored, and the usage
    of OV for cfg_pwm1(3)_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', htmldesc: '0 - same action as in normal OV selected by cfg_ov_disch_mode<br>1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings. This also automatically enables OV usage in PWM1/3/5 during the DVC down ramp if cfg_pwm1(3)_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode
    are restored, and the usage of OV for cfg_pwm1(3)_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', idx: 1686, offset: 20, otp_b0: 0, otp_a0: 149, otpreg_add: 748, otpreg_ofs: 6}
OTP_BUCK0_CFG_NO_SHED_PFM_DVC_FIX_748: {name: CFG_NO_SHED_PFM_DVC_FIX, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_2, reg_addr: 16391, otp_owner: system, value: 0, bw: 1, desc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command: 0 - Don\t prevent going to PFM  1 - Prevent going to PFM when phase shedding blocked during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', htmldesc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command:<br>0 - Don\t prevent going to PFM <br>1 - Prevent going to PFM when phase shedding blocked
    during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', idx: 1687, offset: 21, otp_b0: 0, otp_a0: 149, otpreg_add: 748, otpreg_ofs: 7}
OTP_BUCK0_CFG_DVC_FAST_STARTUP_SR_UP_749: {name: CFG_DVC_FAST_STARTUP_SR_UP, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_3, reg_addr: 16392, otp_owner: design, value: 0, bw: 4, desc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 1688, offset: 22, otp_b0: 0, otp_a0: 149,
  otpreg_add: 749, otpreg_ofs: 0}
OTP_BUCK0_CFG_DVC_FAST_STARTUP_SR_DN_749: {name: CFG_DVC_FAST_STARTUP_SR_DN, inst_name: BUCK0, reg_name: BUCK0_DIG_DVC_CNTRL_3, reg_addr: 16392, otp_owner: design, value: 0, bw: 4, desc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 1689, offset: 26, otp_b0: 0, otp_a0: 149,
  otpreg_add: 749, otpreg_ofs: 4}
OTP_BUCK0_CFG_STARTUP_IREF_TIMER_750: {name: CFG_STARTUP_IREF_TIMER, inst_name: BUCK0, reg_name: BUCK0_DIG_STARTUP_CNTRL_0, reg_addr: 16393, otp_owner: design, value: 15, bw: 5, desc: 'Timer for bias startup, tstart_bias =(8+ cfg_startup_iref_timer  *4)us', htmldesc: 'Timer for bias startup,<br>tstart_bias =(8+ cfg_startup_iref_timer  *4)us ', idx: 1690, offset: 30, otp_b0: 0, otp_a0: 149, otpreg_add: 750, otpreg_ofs: 0}
OTP_BUCK0_CFG_FAST_STARTUP_MODE_750: {name: CFG_FAST_STARTUP_MODE, inst_name: BUCK0, reg_name: BUCK0_DIG_STARTUP_CNTRL_0, reg_addr: 16393, otp_owner: design, value: 1, bw: 2, desc: 'Select startup mode: 0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used. 1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used. 2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used. 3 - unused (do not write
    this code)', htmldesc: 'Select startup mode:<br>0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used.<br>1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used.<br>2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used.<br>3 - unused (do not write this code)', idx: 1691, offset: 3, otp_b0: 0, otp_a0: 150, otpreg_add: 750, otpreg_ofs: 5}
OTP_BUCK0_CFG_STARTUP_TIMER_751: {name: CFG_STARTUP_TIMER, inst_name: BUCK0, reg_name: BUCK0_DIG_STARTUP_CNTRL_1, reg_addr: 16394, otp_owner: system, value: 20, bw: 6, desc: 'Maximum time for the open loop startup to complete ,  tstart_max = (100+cfg_startup_timer*20)us', htmldesc: 'Maximum time for the open loop startup to complete ,<br> tstart_max = (100+cfg_startup_timer*20)us ', idx: 1692, offset: 5, otp_b0: 0, otp_a0: 150, otpreg_add: 751, otpreg_ofs: 0}
OTP_BUCK0_CFG_DIG_SPARE_751: {name: CFG_DIG_SPARE, inst_name: BUCK0, reg_name: BUCK0_DIG_STARTUP_CNTRL_1, reg_addr: 16394, otp_owner: design, value: 0, bw: 2, desc: Spare config bits, htmldesc: Spare config bits, idx: 1693, offset: 11, otp_b0: 0, otp_a0: 150, otpreg_add: 751, otpreg_ofs: 6}
OTP_BUCK0_CFG_PWM2PFM_CMP_LIM_752: {name: CFG_PWM2PFM_CMP_LIM, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_0, reg_addr: 16395, otp_owner: design, value: 2, bw: 4, desc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM , = (2+cfg_PWM2PFM_cmp_lim)', htmldesc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM ,<br>= (2+cfg_PWM2PFM_cmp_lim)', idx: 1694, offset: 13, otp_b0: 0, otp_a0: 150, otpreg_add: 752, otpreg_ofs: 0}
OTP_BUCK0_CFG_PFM2PWM_CMP_LIM_752: {name: CFG_PFM2PWM_CMP_LIM, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_0, reg_addr: 16395, otp_owner: design, value: 2, bw: 4, desc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM , Notes: 1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise: 2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be
    evaluated at all, as this is an illegal configuration.', htmldesc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM ,<br>Notes:<br>1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise:<br>2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be evaluated at all, as this is an illegal configuration.', idx: 1695, offset: 17, otp_b0: 0, otp_a0: 150,
  otpreg_add: 752, otpreg_ofs: 4}
OTP_BUCK0_CFG_PFM_IPEAK_753: {name: CFG_PFM_IPEAK, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_1, reg_addr: 16396, otp_owner: design, value: 2, bw: 4, desc: 'PFM peak current setting,  Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA', htmldesc: 'PFM peak current setting,<br> Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA ', idx: 1696, offset: 21, otp_b0: 0, otp_a0: 150, otpreg_add: 753, otpreg_ofs: 0}
OTP_BUCK0_CFG_LOW_POWER_MODE_753: {name: CFG_LOW_POWER_MODE, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_1, reg_addr: 16396, otp_owner: design, value: 1, bw: 1, desc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), htmldesc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), idx: 1697, offset: 25, otp_b0: 0, otp_a0: 150, otpreg_add: 753, otpreg_ofs: 4}
OTP_BUCK0_CFG_LOW_LATENCY_MODE_753: {name: CFG_LOW_LATENCY_MODE, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_1, reg_addr: 16396, otp_owner: design, value: 0, bw: 1, desc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', htmldesc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', idx: 1698, offset: 26, otp_b0: 0, otp_a0: 150, otpreg_add: 753, otpreg_ofs: 5}
OTP_BUCK0_CFG_PFM2PWM_FILTER_753: {name: CFG_PFM2PWM_FILTER, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_1, reg_addr: 16396, otp_owner: design, value: 1, bw: 1, desc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, htmldesc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, idx: 1699, offset: 27, otp_b0: 0, otp_a0: 150, otpreg_add: 753, otpreg_ofs: 7}
OTP_BUCK0_CFG_PFM_PULSE_CNT_754: {name: CFG_PFM_PULSE_CNT, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_2, reg_addr: 16397, otp_owner: design, value: 3, bw: 4, desc: 'Number of pulses in a PFM burst , Number of pulses =  (cfg_PFM_pulse_cnt+1)', htmldesc: 'Number of pulses in a PFM burst ,<br>Number of pulses =  (cfg_PFM_pulse_cnt+1)', idx: 1700, offset: 28, otp_b0: 0, otp_a0: 150, otpreg_add: 754, otpreg_ofs: 0}
OTP_BUCK0_CFG_FORCE_PWM_CNT_RES_754: {name: CFG_FORCE_PWM_CNT_RES, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_2, reg_addr: 16397, otp_owner: design, value: 1, bw: 1, desc: Option to force PWM ZD count to zero whenever any of the HP phases are on, htmldesc: Option to force PWM ZD count to zero whenever any of the HP phases are on, idx: 1701, offset: 0, otp_b0: 0, otp_a0: 151, otpreg_add: 754, otpreg_ofs: 7}
OTP_BUCK0_CFG_2PFM_755: {name: CFG_2PFM, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_3, reg_addr: 16398, otp_owner: design, value: 0, bw: 2, desc: '0 - go to PFM due to zxc count comparator request,  1 - go to PFM due to vdn comparator request, 2 - go to PFM if ANY of the 2 comparators requests, 3 - go to PFM only if BOTH comparators request.', htmldesc: '0 - go to PFM due to zxc count comparator request, <br>1 - go to PFM due to vdn comparator request,<br>2 - go to PFM if ANY of the 2 comparators requests,<br>3 - go to PFM only if BOTH comparators request.', idx: 1702, offset: 1, otp_b0: 0,
  otp_a0: 151, otpreg_add: 755, otpreg_ofs: 0}
OTP_BUCK0_CFG_PH_DN_TIMER_755: {name: CFG_PH_DN_TIMER, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_3, reg_addr: 16398, otp_owner: design, value: 7, bw: 5, desc: 'Timer to shed phases, = (1.25 + cfg_ph_dn_timer) * 250ns', htmldesc: 'Timer to shed phases,<br>= (1.25 + cfg_ph_dn_timer) * 250ns', idx: 1703, offset: 3, otp_b0: 0, otp_a0: 151, otpreg_add: 755, otpreg_ofs: 3}
OTP_BUCK0_CFG_BLANK_VUP0_SET_756: {name: CFG_BLANK_VUP0_SET, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_4, reg_addr: 16399, otp_owner: design, value: 10, bw: 4, desc: 'blanking time for vup0 after PWM1 transition,  (cfg_blank_vup0_set+1)*125ns', htmldesc: 'blanking time for vup0 after PWM1 transition,<br> (cfg_blank_vup0_set+1)*125ns', idx: 1704, offset: 8, otp_b0: 0, otp_a0: 151, otpreg_add: 756, otpreg_ofs: 0}
OTP_BUCK0_CFG_COMP_STBY_756: {name: CFG_COMP_STBY, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_4, reg_addr: 16399, otp_owner: design, value: 3, bw: 3, desc: 'Time for up/dn DACs to settle,  = (625ns + cfg_comp_stby*125ns)', htmldesc: 'Time for up/dn DACs to settle,<br> = (625ns + cfg_comp_stby*125ns)', idx: 1705, offset: 12, otp_b0: 0, otp_a0: 151, otpreg_add: 756, otpreg_ofs: 5}
OTP_BUCK0_CFG_PANIC_IN_PFM_757: {name: CFG_PANIC_IN_PFM, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_5, reg_addr: 16400, otp_owner: design, value: 0, bw: 3, desc: '00x - panic from PFM to PWM5. If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) , 010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 011 - panic from PFM to PWM3, 10x - panic from PFM to PWM1 (test configuration), 11x - ignore panic in PFM (test configuration)', htmldesc: '00x - panic from PFM to PWM5.
    If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) ,<br>010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>011 - panic from PFM to PWM3,<br>10x - panic from PFM to PWM1 (test configuration),<br>11x - ignore panic in PFM (test configuration)', idx: 1706, offset: 15, otp_b0: 0, otp_a0: 151, otpreg_add: 757, otpreg_ofs: 0}
OTP_BUCK0_CFG_PANIC_IN_PWM1_757: {name: CFG_PANIC_IN_PWM1, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_5, reg_addr: 16400, otp_owner: design, value: 0, bw: 2, desc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default), 01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 10 - panic from PWM1 to PWM3, 11 - ignore panic in PWM1 (test configuration)', htmldesc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition
    is detected will go to PWM3 instead (default),<br>01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>10 - panic from PWM1 to PWM3,<br>11 - ignore panic in PWM1 (test configuration)', idx: 1707, offset: 18, otp_b0: 0, otp_a0: 151, otpreg_add: 757, otpreg_ofs: 3}
OTP_BUCK0_CFG_LP_PWM_MODE_757: {name: CFG_LP_PWM_MODE, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_5, reg_addr: 16400, otp_owner: design, value: 1, bw: 2, desc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3 1 - if the LP PWM comparator is triggered in PFM we move to PWM1 1x- Disable PFM to PWM transition due to LP PWM comparator, htmldesc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3<br>1 - if the LP PWM comparator is triggered in PFM we move to PWM1<br>1x- Disable PFM to PWM transition due to LP PWM comparator, idx: 1708, offset: 20, otp_b0: 0, otp_a0: 151,
  otpreg_add: 757, otpreg_ofs: 6}
OTP_BUCK0_CFG_DISABLE_PH_ADD_758: {name: CFG_DISABLE_PH_ADD, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_6, reg_addr: 16401, otp_owner: design, value: 0, bw: 2, desc: 'Disable phase adding feature, 00 -- Allow phase adding , 01 -- Disable phase adding due to up0 , 10 -- Disable phase adding due to up1 , 11 -- Disable all phase adding', htmldesc: 'Disable phase adding feature,<br>00 -- Allow phase adding ,<br>01 -- Disable phase adding due to up0 ,<br>10 -- Disable phase adding due to up1 ,<br>11 -- Disable all phase adding', idx: 1709, offset: 22, otp_b0: 0, otp_a0: 151, otpreg_add: 758, otpreg_ofs: 0}
OTP_BUCK0_CFG_DISABLE_PH_SHED_758: {name: CFG_DISABLE_PH_SHED, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_6, reg_addr: 16401, otp_owner: design, value: 0, bw: 1, desc: Disable phase shedding feature, htmldesc: Disable phase shedding feature, idx: 1710, offset: 24, otp_b0: 0, otp_a0: 151, otpreg_add: 758, otpreg_ofs: 2}
OTP_BUCK0_CFG_DISABLE_MODE_PFM_758: {name: CFG_DISABLE_MODE_PFM, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_6, reg_addr: 16401, otp_owner: design, value: 0, bw: 1, desc: Disable PFM mode, htmldesc: Disable PFM mode, idx: 1711, offset: 25, otp_b0: 0, otp_a0: 151, otpreg_add: 758, otpreg_ofs: 3}
OTP_BUCK0_CFG_DISABLE_MODE_PWM1_758: {name: CFG_DISABLE_MODE_PWM1, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_6, reg_addr: 16401, otp_owner: design, value: 0, bw: 1, desc: Disable PWM1 mode, htmldesc: Disable PWM1 mode, idx: 1712, offset: 26, otp_b0: 0, otp_a0: 151, otpreg_add: 758, otpreg_ofs: 4}
OTP_BUCK0_CFG_DISABLE_MODE_PWM3_758: {name: CFG_DISABLE_MODE_PWM3, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_6, reg_addr: 16401, otp_owner: design, value: 0, bw: 1, desc: Disable PWM3 mode, htmldesc: Disable PWM3 mode, idx: 1713, offset: 27, otp_b0: 0, otp_a0: 151, otpreg_add: 758, otpreg_ofs: 5}
OTP_BUCK0_CFG_DISABLE_MODE_PWM5_758: {name: CFG_DISABLE_MODE_PWM5, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_6, reg_addr: 16401, otp_owner: design, value: 0, bw: 1, desc: Disable PWM5 mode, htmldesc: Disable PWM5 mode, idx: 1714, offset: 28, otp_b0: 0, otp_a0: 151, otpreg_add: 758, otpreg_ofs: 6}
OTP_BUCK0_CFG_EN_RST_FILTER_759: {name: CFG_EN_RST_FILTER, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_7, reg_addr: 16402, otp_owner: design, value: 0, bw: 1, desc: enable glitch filter on reset signals, htmldesc: enable glitch filter on reset signals, idx: 1715, offset: 29, otp_b0: 0, otp_a0: 151, otpreg_add: 759, otpreg_ofs: 0}
OTP_BUCK0_CFG_FORCE_CCM_MODE_759: {name: CFG_FORCE_CCM_MODE, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_7, reg_addr: 16402, otp_owner: design, value: 0, bw: 1, desc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', htmldesc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', idx: 1716, offset: 30, otp_b0: 0, otp_a0: 151, otpreg_add: 759, otpreg_ofs: 1}
OTP_BUCK0_CFG_FORCE_CCM_TRIG_759: {name: CFG_FORCE_CCM_TRIG, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_7, reg_addr: 16402, otp_owner: design, value: 0, bw: 1, desc: trigger the same action as if the force_ccm_i input was asserted, htmldesc: trigger the same action as if the force_ccm_i input was asserted, idx: 1717, offset: 31, otp_b0: 0, otp_a0: 151, otpreg_add: 759, otpreg_ofs: 2}
OTP_BUCK0_CFG_ZXC_FREE_RUN_759: {name: CFG_ZXC_FREE_RUN, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_7, reg_addr: 16402, otp_owner: design, value: 0, bw: 1, desc: '0: result update at the end of each window. 1 - result update on the go.', htmldesc: '0: result update at the end of each window. 1 - result update on the go.', idx: 1718, offset: 0, otp_b0: 0, otp_a0: 152, otpreg_add: 759, otpreg_ofs: 3}
OTP_BUCK0_CFG_PWM3_DN_759: {name: CFG_PWM3_DN, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_7, reg_addr: 16402, otp_owner: design, value: 3, bw: 2, desc: '0 - go down due to vdn comparator request, 1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck. 2 - go down due to zxc count or vdn comparators requests, 3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', htmldesc: '0 - go down due
    to vdn comparator request,<br>1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.<br>2 - go down due to zxc count or vdn comparators requests,<br>3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', idx: 1719, offset: 1, otp_b0: 0, otp_a0: 152, otpreg_add: 759, otpreg_ofs: 4}
OTP_BUCK0_CFG_PWM5_DN_759: {name: CFG_PWM5_DN, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_7, reg_addr: 16402, otp_owner: design, value: 0, bw: 2, desc: '0 - go down due to vdn comparator request, 1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck. 2 - go down due to zxc count or vdn comparators requests, 3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', htmldesc: '0 - go down due
    to vdn comparator request,<br>1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.<br>2 - go down due to zxc count or vdn comparators requests,<br>3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', idx: 1720, offset: 3, otp_b0: 0, otp_a0: 152, otpreg_add: 759, otpreg_ofs: 6}
OTP_BUCK0_CFG_PH_ZXC_LIM_760: {name: CFG_PH_ZXC_LIM, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_8, reg_addr: 16403, otp_owner: design, value: 16, bw: 6, desc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., htmldesc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., idx: 1721,
  offset: 5, otp_b0: 0, otp_a0: 152, otpreg_add: 760, otpreg_ofs: 0}
OTP_BUCK0_CFG_PWM_STARTUP_760: {name: CFG_PWM_STARTUP, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_8, reg_addr: 16403, otp_owner: design, value: 0, bw: 2, desc: Select PWM fast startup state. 0 - PWM1 1 - PWM3 2 - PWM5 3 - unused (do not write this code), htmldesc: Select PWM fast startup state.<br>0 - PWM1<br>1 - PWM3<br>2 - PWM5<br>3 - unused (do not write this code), idx: 1722, offset: 11, otp_b0: 0, otp_a0: 152, otpreg_add: 760, otpreg_ofs: 6}
OTP_BUCK0_CFG_PWM1_OV_MODE_761: {name: CFG_PWM1_OV_MODE, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_11, reg_addr: 16406, otp_owner: system, value: 0, bw: 3, desc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher PWM state if the panic comparator or an up comparator triggers 1 .. 7 move to higher PWM state after 1..7us ( comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', htmldesc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher
    PWM state if the panic comparator or an up comparator triggers<br>1 .. 7 move to higher PWM state after 1..7us ( comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', idx: 1723, offset: 13, otp_b0: 0, otp_a0: 152, otpreg_add: 761, otpreg_ofs: 0}
OTP_BUCK0_CFG_PWM3_OV_MODE_761: {name: CFG_PWM3_OV_MODE, inst_name: BUCK0, reg_name: BUCK0_DIG_MDSW_CNTRL_11, reg_addr: 16406, otp_owner: system, value: 0, bw: 3, desc: 0 - allow OV condition in PWM3 1 .. 7 move to higher PWM state after 1..7us (comp must be enabled for this to work), htmldesc: 0 - allow OV condition in PWM3<br>1 .. 7 move to higher PWM state after 1..7us (comp must be enabled for this to work), idx: 1724, offset: 16, otp_b0: 0, otp_a0: 152, otpreg_add: 761, otpreg_ofs: 3}
OTP_BUCK0_CFG_LFSR_EN_762: {name: CFG_LFSR_EN, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_0, reg_addr: 16407, otp_owner: system, value: 0, bw: 1, desc: Enable LFSR, htmldesc: Enable LFSR, idx: 1725, offset: 19, otp_b0: 0, otp_a0: 152, otpreg_add: 762, otpreg_ofs: 0}
OTP_BUCK0_CFG_FREQ_AVOID_EN_762: {name: CFG_FREQ_AVOID_EN, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_0, reg_addr: 16407, otp_owner: system, value: 0, bw: 1, desc: Enable frequency avoidance, htmldesc: Enable frequency avoidance, idx: 1726, offset: 20, otp_b0: 0, otp_a0: 152, otpreg_add: 762, otpreg_ofs: 1}
OTP_BUCK0_FREQ_LFSR_IP_EN_762: {name: FREQ_LFSR_IP_EN, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_0, reg_addr: 16407, otp_owner: system, value: 0, bw: 1, desc: Enable peak current modultaion by lfsr, htmldesc: Enable peak current modultaion by lfsr, idx: 1727, offset: 21, otp_b0: 0, otp_a0: 152, otpreg_add: 762, otpreg_ofs: 2}
OTP_BUCK0_FREQ_LFSR_NP_EN_762: {name: FREQ_LFSR_NP_EN, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_0, reg_addr: 16407, otp_owner: system, value: 0, bw: 1, desc: Enable number of pulses modulation by lfsr, htmldesc: Enable number of pulses modulation by lfsr, idx: 1728, offset: 22, otp_b0: 0, otp_a0: 152, otpreg_add: 762, otpreg_ofs: 3}
OTP_BUCK0_CFG_ADC_PULSE_CNT_EN_762: {name: CFG_ADC_PULSE_CNT_EN, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_0, reg_addr: 16407, otp_owner: design, value: 1, bw: 1, desc: Enable PFM pulse counting in PFM (which is pollable via the ADC), htmldesc: Enable PFM pulse counting in PFM (which is pollable via the ADC), idx: 1729, offset: 23, otp_b0: 0, otp_a0: 152, otpreg_add: 762, otpreg_ofs: 7}
OTP_BUCK0_RTC_TIME_WINDOW_CFG_763: {name: RTC_TIME_WINDOW_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_1, reg_addr: 16408, otp_owner: system, value: 0, bw: 6, desc: 'RTC Time Window (#number of XTAL clock cycles) where meassurements are taken Note: The value 0 disables the frequency measurement', htmldesc: 'RTC Time Window (#number of XTAL clock cycles) where meassurements are taken<br>Note: The value 0 disables the frequency measurement', idx: 1730, offset: 24, otp_b0: 0, otp_a0: 152, otpreg_add: 763, otpreg_ofs: 0}
OTP_BUCK0_FREQ_IP_REL_MIN_CFG_764: {name: FREQ_IP_REL_MIN_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_2, reg_addr: 16409, otp_owner: system, value: 7, bw: 3, desc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 1731, offset: 30, otp_b0: 0, otp_a0: 152, otpreg_add: 764, otpreg_ofs: 0}
OTP_BUCK0_FREQ_IP_REL_MAX_CFG_764: {name: FREQ_IP_REL_MAX_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_2, reg_addr: 16409, otp_owner: system, value: 7, bw: 3, desc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 1732, offset: 1, otp_b0: 0, otp_a0: 153, otpreg_add: 764, otpreg_ofs: 3}
OTP_BUCK0_FREQ_NP_REL_MIN_CFG_764: {name: FREQ_NP_REL_MIN_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_2, reg_addr: 16409, otp_owner: system, value: 3, bw: 2, desc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 1733, offset: 4, otp_b0: 0, otp_a0: 153, otpreg_add: 764, otpreg_ofs: 6}
OTP_BUCK0_FREQ_NP_REL_MAX_CFG_765: {name: FREQ_NP_REL_MAX_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_3, reg_addr: 16410, otp_owner: system, value: 3, bw: 2, desc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 1734, offset: 6, otp_b0: 0, otp_a0: 153, otpreg_add: 765, otpreg_ofs: 0}
OTP_BUCK0_FREQ_0_IP_REL_CFG_765: {name: FREQ_0_IP_REL_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_3, reg_addr: 16410, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 0 is hit), htmldesc: Offset of IPeak (if window 0 is hit), idx: 1735, offset: 8, otp_b0: 0, otp_a0: 153, otpreg_add: 765, otpreg_ofs: 2}
OTP_BUCK0_FREQ_1_IP_REL_CFG_765: {name: FREQ_1_IP_REL_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_3, reg_addr: 16410, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 1 is hit), htmldesc: Offset of IPeak (if window 1 is hit), idx: 1736, offset: 11, otp_b0: 0, otp_a0: 153, otpreg_add: 765, otpreg_ofs: 5}
OTP_BUCK0_FREQ_2_IP_REL_CFG_766: {name: FREQ_2_IP_REL_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_4, reg_addr: 16411, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 2 is hit), htmldesc: Offset of IPeak (if window 2 is hit), idx: 1737, offset: 14, otp_b0: 0, otp_a0: 153, otpreg_add: 766, otpreg_ofs: 2}
OTP_BUCK0_FREQ_3_IP_REL_CFG_766: {name: FREQ_3_IP_REL_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_4, reg_addr: 16411, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 3 is hit), htmldesc: Offset of IPeak (if window 3 is hit), idx: 1738, offset: 17, otp_b0: 0, otp_a0: 153, otpreg_add: 766, otpreg_ofs: 5}
OTP_BUCK0_FREQ_0_NP_REL_CFG_767: {name: FREQ_0_NP_REL_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_5, reg_addr: 16412, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 0 is hit), htmldesc: Offset of number of pulses (if window 0 is hit), idx: 1739, offset: 20, otp_b0: 0, otp_a0: 153, otpreg_add: 767, otpreg_ofs: 0}
OTP_BUCK0_FREQ_1_NP_REL_CFG_767: {name: FREQ_1_NP_REL_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_5, reg_addr: 16412, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 1 is hit), htmldesc: Offset of number of pulses (if window 1 is hit), idx: 1740, offset: 22, otp_b0: 0, otp_a0: 153, otpreg_add: 767, otpreg_ofs: 2}
OTP_BUCK0_FREQ_2_NP_REL_CFG_767: {name: FREQ_2_NP_REL_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_5, reg_addr: 16412, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 2 is hit), htmldesc: Offset of number of pulses (if window 2 is hit), idx: 1741, offset: 24, otp_b0: 0, otp_a0: 153, otpreg_add: 767, otpreg_ofs: 4}
OTP_BUCK0_FREQ_3_NP_REL_CFG_767: {name: FREQ_3_NP_REL_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_5, reg_addr: 16412, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 3 is hit), htmldesc: Offset of number of pulses (if window 3 is hit), idx: 1742, offset: 26, otp_b0: 0, otp_a0: 153, otpreg_add: 767, otpreg_ofs: 6}
OTP_BUCK0_FREQ_0_OFFSET_CFG_768: {name: FREQ_0_OFFSET_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_6, reg_addr: 16413, otp_owner: system, value: 0, bw: 3, desc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 1743, offset: 28, otp_b0: 0, otp_a0: 153, otpreg_add: 768, otpreg_ofs: 0}
OTP_BUCK0_FREQ_1_OFFSET_CFG_768: {name: FREQ_1_OFFSET_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_6, reg_addr: 16413, otp_owner: system, value: 0, bw: 3, desc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 1744, offset: 31, otp_b0: 0, otp_a0: 153, otpreg_add: 768, otpreg_ofs: 5}
OTP_BUCK0_FREQ_2_OFFSET_CFG_769: {name: FREQ_2_OFFSET_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_7, reg_addr: 16414, otp_owner: system, value: 0, bw: 3, desc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 1745, offset: 2, otp_b0: 0, otp_a0: 154, otpreg_add: 769, otpreg_ofs: 0}
OTP_BUCK0_FREQ_3_OFFSET_CFG_769: {name: FREQ_3_OFFSET_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_7, reg_addr: 16414, otp_owner: system, value: 0, bw: 3, desc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 1746, offset: 5, otp_b0: 0, otp_a0: 154, otpreg_add: 769, otpreg_ofs: 5}
OTP_BUCK0_FREQ_0_MIN_COUNT_CFG_770: {name: FREQ_0_MIN_COUNT_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_8, reg_addr: 16415, otp_owner: system, value: 0, bw: 8, desc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 1747, offset: 8, otp_b0: 0, otp_a0: 154, otpreg_add: 770, otpreg_ofs: 0}
OTP_BUCK0_FREQ_1_MIN_COUNT_CFG_771: {name: FREQ_1_MIN_COUNT_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_9, reg_addr: 16416, otp_owner: system, value: 0, bw: 8, desc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 1748, offset: 16, otp_b0: 0, otp_a0: 154, otpreg_add: 771, otpreg_ofs: 0}
OTP_BUCK0_FREQ_2_MIN_COUNT_CFG_772: {name: FREQ_2_MIN_COUNT_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_10, reg_addr: 16417, otp_owner: system, value: 0, bw: 8, desc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 1749, offset: 24, otp_b0: 0, otp_a0: 154, otpreg_add: 772, otpreg_ofs: 0}
OTP_BUCK0_FREQ_3_MIN_COUNT_CFG_773: {name: FREQ_3_MIN_COUNT_CFG, inst_name: BUCK0, reg_name: BUCK0_DIG_FA_CNTRL_11, reg_addr: 16418, otp_owner: system, value: 0, bw: 8, desc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 1750, offset: 0, otp_b0: 0, otp_a0: 155, otpreg_add: 773, otpreg_ofs: 0}
OTP_BUCK0_CFG_SERVO_CLK_774: {name: CFG_SERVO_CLK, inst_name: BUCK0, reg_name: BUCK0_DIG_SERVO_CNTRL_0, reg_addr: 16419, otp_owner: design, value: 1, bw: 4, desc: 'servo clock frequency,  Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', htmldesc: 'servo clock frequency, <br>Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', idx: 1751, offset: 8, otp_b0: 0, otp_a0: 155, otpreg_add: 774, otpreg_ofs: 0}
OTP_BUCK0_CFG_SERVO_BLANK_TIME_774: {name: CFG_SERVO_BLANK_TIME, inst_name: BUCK0, reg_name: BUCK0_DIG_SERVO_CNTRL_0, reg_addr: 16419, otp_owner: design, value: 3, bw: 4, desc: initial blank time for servo loop to react, htmldesc: initial blank time for servo loop to react, idx: 1752, offset: 12, otp_b0: 0, otp_a0: 155, otpreg_add: 774, otpreg_ofs: 4}
OTP_BUCK0_CFG_SERVO_PRESET_775: {name: CFG_SERVO_PRESET, inst_name: BUCK0, reg_name: BUCK0_DIG_SERVO_CNTRL_1, reg_addr: 16420, otp_owner: design, value: 0, bw: 8, desc: Preset value for Servo, htmldesc: Preset value for Servo, idx: 1753, offset: 16, otp_b0: 0, otp_a0: 155, otpreg_add: 775, otpreg_ofs: 0}
OTP_BUCK0_CFG_EN_SERVO_776: {name: CFG_EN_SERVO, inst_name: BUCK0, reg_name: BUCK0_DIG_SERVO_CNTRL_2, reg_addr: 16421, otp_owner: system, value: 0, bw: 1, desc: Enable Digital servo feature (Buck 0/ 1 Test mode only), htmldesc: Enable Digital servo feature (Buck 0/ 1 Test mode only), idx: 1754, offset: 24, otp_b0: 0, otp_a0: 155, otpreg_add: 776, otpreg_ofs: 0}
OTP_BUCK0_CFG_DISABLE_SERVO_MSB_776: {name: CFG_DISABLE_SERVO_MSB, inst_name: BUCK0, reg_name: BUCK0_DIG_SERVO_CNTRL_2, reg_addr: 16421, otp_owner: design, value: 0, bw: 1, desc: Disable msb counting in servo, htmldesc: Disable msb counting in servo, idx: 1755, offset: 25, otp_b0: 0, otp_a0: 155, otpreg_add: 776, otpreg_ofs: 7}
OTP_BUCK0_CFG_OT_ABS_EN_PWM1_777: {name: CFG_OT_ABS_EN_PWM1, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_0, reg_addr: 16422, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM1/3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM1/3/5 mode, idx: 1756, offset: 26, otp_b0: 0, otp_a0: 155, otpreg_add: 777, otpreg_ofs: 0}
OTP_BUCK0_CFG_OT_ABS_EN_PWM3_777: {name: CFG_OT_ABS_EN_PWM3, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_0, reg_addr: 16422, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM3/5 mode, idx: 1757, offset: 27, otp_b0: 0, otp_a0: 155, otpreg_add: 777, otpreg_ofs: 1}
OTP_BUCK0_CFG_OT_ABS_EN_PWM5_777: {name: CFG_OT_ABS_EN_PWM5, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_0, reg_addr: 16422, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM5 mode, htmldesc: enable over-temperature shutdown comparator in PWM5 mode, idx: 1758, offset: 28, otp_b0: 0, otp_a0: 155, otpreg_add: 777, otpreg_ofs: 2}
OTP_BUCK0_CFG_OT_ABS_EN_777: {name: CFG_OT_ABS_EN, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_0, reg_addr: 16422, otp_owner: design, value: 0, bw: 1, desc: enable the ot_abs comparator when BUCK is enabled, htmldesc: enable the ot_abs comparator when BUCK is enabled, idx: 1759, offset: 29, otp_b0: 0, otp_a0: 155, otpreg_add: 777, otpreg_ofs: 3}
OTP_BUCK0_CFG_OT_WARN_EN_PWM1_777: {name: CFG_OT_WARN_EN_PWM1, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_0, reg_addr: 16422, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM1/3/5 mode, htmldesc: enable over-temperature warning comparator in PWM1/3/5 mode, idx: 1760, offset: 30, otp_b0: 0, otp_a0: 155, otpreg_add: 777, otpreg_ofs: 4}
OTP_BUCK0_CFG_OT_WARN_EN_PWM3_777: {name: CFG_OT_WARN_EN_PWM3, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_0, reg_addr: 16422, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM3/5 mode, htmldesc: enable over-temperature warning comparator in PWM3/5 mode, idx: 1761, offset: 31, otp_b0: 0, otp_a0: 155, otpreg_add: 777, otpreg_ofs: 5}
OTP_BUCK0_CFG_OT_WARN_EN_PWM5_777: {name: CFG_OT_WARN_EN_PWM5, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_0, reg_addr: 16422, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM5 mode, htmldesc: enable over-temperature warning comparator in PWM5 mode, idx: 1762, offset: 0, otp_b0: 0, otp_a0: 156, otpreg_add: 777, otpreg_ofs: 6}
OTP_BUCK0_CFG_OT_WARN_EN_777: {name: CFG_OT_WARN_EN, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_0, reg_addr: 16422, otp_owner: design, value: 0, bw: 1, desc: enable the ot_warn comparator when BUCK is enabled, htmldesc: enable the ot_warn comparator when BUCK is enabled, idx: 1763, offset: 1, otp_b0: 0, otp_a0: 156, otpreg_add: 777, otpreg_ofs: 7}
OTP_BUCK0_CFG_OT_WARN_BLANK_778: {name: CFG_OT_WARN_BLANK, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_1, reg_addr: 16423, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature warning event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature warning event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 1764, offset: 2, otp_b0: 0, otp_a0: 156, otpreg_add: 778, otpreg_ofs: 0}
OTP_BUCK0_CFG_OT_WARN_DEB_778: {name: CFG_OT_WARN_DEB, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_1, reg_addr: 16423, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature warning event after turning on the comparator. 0 - no deb 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature warning event after turning on the comparator.<br>0 - no deb<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 1765, offset: 4, otp_b0: 0, otp_a0: 156, otpreg_add: 778, otpreg_ofs: 2}
OTP_BUCK0_CFG_OT_ABS_BLANK_778: {name: CFG_OT_ABS_BLANK, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_1, reg_addr: 16423, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature shutdown event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature shutdown event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 1766, offset: 6, otp_b0: 0, otp_a0: 156, otpreg_add: 778, otpreg_ofs: 4}
OTP_BUCK0_CFG_OT_ABS_DEB_778: {name: CFG_OT_ABS_DEB, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_1, reg_addr: 16423, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature shutdown event after turning on the comparator. 0 - no deb 1 - 16-32us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature shutdown event after turning on the comparator.<br>0 - no deb<br>1 - 16-32us<br>2 - 96-112us<br>3 - 192-208us, idx: 1767, offset: 8, otp_b0: 0, otp_a0: 156, otpreg_add: 778, otpreg_ofs: 6}
OTP_BUCK0_CFG_OT_WARN_THR_LO_779: {name: CFG_OT_WARN_THR_LO, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_2, reg_addr: 16424, otp_owner: design, value: 4, bw: 4, desc: Lower threshold for over-temperature warning event 80C + code*5C, htmldesc: Lower threshold for over-temperature warning event<br>80C + code*5C, idx: 1768, offset: 10, otp_b0: 0, otp_a0: 156, otpreg_add: 779, otpreg_ofs: 0}
OTP_BUCK0_CFG_OT_WARN_THR_HI_779: {name: CFG_OT_WARN_THR_HI, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_2, reg_addr: 16424, otp_owner: design, value: 6, bw: 4, desc: Upper threshold for over-temperature warning event 80C + code*5C, htmldesc: Upper threshold for over-temperature warning event<br>80C + code*5C, idx: 1769, offset: 14, otp_b0: 0, otp_a0: 156, otpreg_add: 779, otpreg_ofs: 4}
OTP_BUCK0_CFG_OT_ABS_THR_LO_780: {name: CFG_OT_ABS_THR_LO, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_3, reg_addr: 16425, otp_owner: design, value: 10, bw: 4, desc: Lower threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Lower threshold for over-temperature shutdown event<br>80C + code*5C, idx: 1770, offset: 18, otp_b0: 0, otp_a0: 156, otpreg_add: 780, otpreg_ofs: 0}
OTP_BUCK0_CFG_OT_ABS_THR_HI_780: {name: CFG_OT_ABS_THR_HI, inst_name: BUCK0, reg_name: BUCK0_DIG_OT_CTRL_3, reg_addr: 16425, otp_owner: design, value: 12, bw: 4, desc: Upper threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Upper threshold for over-temperature shutdown event<br>80C + code*5C, idx: 1771, offset: 22, otp_b0: 0, otp_a0: 156, otpreg_add: 780, otpreg_ofs: 4}
OTP_BUCK0_ILIM_POS_MASK_781: {name: ILIM_POS_MASK, inst_name: BUCK0, reg_name: BUCK0_DIG_EVTS_0, reg_addr: 16426, otp_owner: design, value: 0, bw: 4, desc: 'bit [0] ---> mask lp positive limilt ,  bit [1] ----> mask hp13 positive ilimit ,  bit[2] ---->mask hp24 positive ilimit ,  Bit [3] ---> mask imax_abs', htmldesc: 'bit [0] ---> mask lp positive limilt ,<br> bit [1] ----> mask hp13 positive ilimit ,<br> bit[2] ---->mask hp24 positive ilimit ,<br> Bit [3] ---> mask imax_abs', idx: 1772, offset: 26, otp_b0: 0, otp_a0: 156, otpreg_add: 781, otpreg_ofs: 0}
OTP_BUCK0_ILIM_NEG_MASK_781: {name: ILIM_NEG_MASK, inst_name: BUCK0, reg_name: BUCK0_DIG_EVTS_0, reg_addr: 16426, otp_owner: design, value: 0, bw: 3, desc: ' bit [0] ---> mask lp negative limilt ,  bit [1] ----> mask hp13 negative ilimit ,  bit[2] ---->mask hp24 negative ilimit', htmldesc: ' bit [0] ---> mask lp negative limilt ,<br> bit [1] ----> mask hp13 negative ilimit ,<br> bit[2] ---->mask hp24 negative ilimit ', idx: 1773, offset: 30, otp_b0: 0, otp_a0: 156, otpreg_add: 781, otpreg_ofs: 5}
OTP_BUCK0_CFG_VCOMMON_TRIM_782: {name: CFG_VCOMMON_TRIM, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_0, reg_addr: 16432, otp_owner: trim, value: 84, bw: 7, desc: Trim for vcommon Vcommon = 662.5mV - (3.125*x)mV, htmldesc: Trim for vcommon Vcommon = 662.5mV - (3.125*x)mV, idx: 1774, offset: 1, otp_b0: 0, otp_a0: 157, otpreg_add: 782, otpreg_ofs: 1}
OTP_BUCK0_CFG_VID_RTRIM_783: {name: CFG_VID_RTRIM, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_1, reg_addr: 16433, otp_owner: trim, value: 0, bw: 5, desc: Gain trim for VID DAC, htmldesc: Gain trim for VID DAC, idx: 1775, offset: 8, otp_b0: 0, otp_a0: 157, otpreg_add: 783, otpreg_ofs: 0}
OTP_BUCK0_CFG_EN_VD_COMP_0_784: {name: CFG_EN_VD_COMP_0, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_2, reg_addr: 16434, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator0, htmldesc: Enable Vdroop comparator0, idx: 1776, offset: 13, otp_b0: 0, otp_a0: 157, otpreg_add: 784, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP0_BLANK_SEL_784: {name: CFG_VDROOP0_BLANK_SEL, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_2, reg_addr: 16434, otp_owner: system, value: 0, bw: 3, desc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 1777, offset: 14, otp_b0: 0, otp_a0: 157, otpreg_add: 784, otpreg_ofs: 5}
OTP_BUCK0_CFG_EN_VD_COMP_1_785: {name: CFG_EN_VD_COMP_1, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_3, reg_addr: 16435, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator1, htmldesc: Enable Vdroop comparator1, idx: 1778, offset: 17, otp_b0: 0, otp_a0: 157, otpreg_add: 785, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP1_BLANK_SEL_785: {name: CFG_VDROOP1_BLANK_SEL, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_3, reg_addr: 16435, otp_owner: system, value: 0, bw: 3, desc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 1779, offset: 18, otp_b0: 0, otp_a0: 157, otpreg_add: 785, otpreg_ofs: 5}
OTP_BUCK0_CFG_VD_CMP1_R_786: {name: CFG_VD_CMP1_R, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_4, reg_addr: 16436, otp_owner: system, value: 0, bw: 4, desc: 'Vdroop1 input filter R setting, R(vd_cmp1) = 212.6K/cfg_vd_cmp1_r', htmldesc: 'Vdroop1 input filter R setting,<br>R(vd_cmp1) = 212.6K/cfg_vd_cmp1_r<br>', idx: 1780, offset: 21, otp_b0: 0, otp_a0: 157, otpreg_add: 786, otpreg_ofs: 0}
OTP_BUCK0_CFG_VD_CMP0_R_786: {name: CFG_VD_CMP0_R, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_4, reg_addr: 16436, otp_owner: system, value: 0, bw: 4, desc: 'Vdroop1 input filter R setting, R = 212.6K/cfg_vd_cmp0_r', htmldesc: 'Vdroop1 input filter R setting,<br>R = 212.6K/cfg_vd_cmp0_r<br>', idx: 1781, offset: 25, otp_b0: 0, otp_a0: 157, otpreg_add: 786, otpreg_ofs: 4}
OTP_BUCK0_CFG_VD_CMP1_C_787: {name: CFG_VD_CMP1_C, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_5, reg_addr: 16437, otp_owner: system, value: 0, bw: 5, desc: 'Vdroop comparator C setting, C = 305f + 21.4f*cfg_vd_cmp1_c', htmldesc: 'Vdroop comparator C setting,<br>C = 305f + 21.4f*cfg_vd_cmp1_c<br>', formula: 'var:x, range:0:31, func:305+21.4*x, unit:f', idx: 1782, offset: 29, otp_b0: 0, otp_a0: 157, otpreg_add: 787, otpreg_ofs: 0}
OTP_BUCK0_CFG_VD_CMP0_C_788: {name: CFG_VD_CMP0_C, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_6, reg_addr: 16438, otp_owner: system, value: 0, bw: 5, desc: 'Vdroop comparator C setting, C = 305f + 21.4f*cfg_vd_cmp0_c', htmldesc: 'Vdroop comparator C setting,<br>C = 305f + 21.4f*cfg_vd_cmp0_c<br>', idx: 1783, offset: 2, otp_b0: 0, otp_a0: 158, otpreg_add: 788, otpreg_ofs: 0}
OTP_BUCK0_CFG_VD_CMP0_TR_789: {name: CFG_VD_CMP0_TR, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_7, reg_addr: 16439, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator offset trim, htmldesc: 'Vdroop comparator offset trim ', idx: 1784, offset: 7, otp_b0: 0, otp_a0: 158, otpreg_add: 789, otpreg_ofs: 0}
OTP_BUCK0_CFG_VD_CMP1_TR_790: {name: CFG_VD_CMP1_TR, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_8, reg_addr: 16440, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator offset trim, htmldesc: Vdroop comparator offset trim, idx: 1785, offset: 13, otp_b0: 0, otp_a0: 158, otpreg_add: 790, otpreg_ofs: 0}
OTP_BUCK0_CFG_GM_LL_SET_791: {name: CFG_GM_LL_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_9, reg_addr: 16441, otp_owner: trim, value: 6, bw: 4, desc: Setting for load line (GM), htmldesc: Setting for load line (GM), idx: 1786, offset: 19, otp_b0: 0, otp_a0: 158, otpreg_add: 791, otpreg_ofs: 0}
OTP_BUCK0_CFG_GM_BIAS_791: {name: CFG_GM_BIAS, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_9, reg_addr: 16441, otp_owner: design, value: 5, bw: 3, desc: Setting for bias currents in GM, htmldesc: Setting for bias currents in GM, idx: 1787, offset: 23, otp_b0: 0, otp_a0: 158, otpreg_add: 791, otpreg_ofs: 5}
OTP_BUCK0_CFG_GM_GAIN_792: {name: CFG_GM_GAIN, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_10, reg_addr: 16442, otp_owner: design, value: 15, bw: 4, desc: GM gain, htmldesc: GM gain, idx: 1788, offset: 26, otp_b0: 0, otp_a0: 158, otpreg_add: 792, otpreg_ofs: 0}
OTP_BUCK0_CFG_GAIN_ADJUST_PWM3_792: {name: CFG_GAIN_ADJUST_PWM3, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_10, reg_addr: 16442, otp_owner: design, value: 4, bw: 4, desc: Gain adjustment for PWM3, htmldesc: Gain adjustment for PWM3, idx: 1789, offset: 30, otp_b0: 0, otp_a0: 158, otpreg_add: 792, otpreg_ofs: 4}
OTP_BUCK0_CFG_MIRROR_RATIO5_793: {name: CFG_MIRROR_RATIO5, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_11, reg_addr: 16443, otp_owner: design, value: 3, bw: 3, desc: 'Gain of one HP phase to LP phase in PWM5 HP/LP, 0 -> 1.5, 1-> 2, 2 ->2.5, 3 -> 3, 4 -> 3.5, 5 -> 4 , 6 -> 5, 7 -> 6', htmldesc: 'Gain of one HP phase to LP phase in PWM5 HP/LP,<br>0 -> 1.5,<br>1-> 2,<br>2 ->2.5,<br>3 -> 3,<br>4 -> 3.5,<br>5 -> 4 ,<br>6 -> 5,<br>7 -> 6', idx: 1790, offset: 2, otp_b0: 0, otp_a0: 159, otpreg_add: 793, otpreg_ofs: 0}
OTP_BUCK0_CFG_SEL_SC_EA_CAS_793: {name: CFG_SEL_SC_EA_CAS, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_11, reg_addr: 16443, otp_owner: design, value: 0, bw: 1, desc: 'Select slope compensation v2i clamp feature. 0: clamp to 350 mV; 1: no clamp', htmldesc: 'Select slope compensation v2i clamp feature. 0: clamp to 350 mV; 1: no clamp', idx: 1791, offset: 5, otp_b0: 0, otp_a0: 159, otpreg_add: 793, otpreg_ofs: 3}
OTP_BUCK0_CFG_MIRROR_RATIO3_793: {name: CFG_MIRROR_RATIO3, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_11, reg_addr: 16443, otp_owner: design, value: 3, bw: 3, desc: 'Gain of one HP phase to LP phase in PWM3 HP/LP, 0 -> 1.5, 1-> 2, 2 ->2.5, 3 -> 3, 4 -> 3.5, 5 -> 4 , 6 -> 5 7 -> 6', htmldesc: 'Gain of one HP phase to LP phase in PWM3 HP/LP,<br>0 -> 1.5,<br>1-> 2,<br>2 ->2.5,<br>3 -> 3,<br>4 -> 3.5,<br>5 -> 4 ,<br>6 -> 5<br>7 -> 6', idx: 1792, offset: 6, otp_b0: 0, otp_a0: 159, otpreg_add: 793, otpreg_ofs: 4}
OTP_BUCK0_CFG_SEL_PWM35_STARTUP_MODE_793: {name: CFG_SEL_PWM35_STARTUP_MODE, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_11, reg_addr: 16443, otp_owner: design, value: 0, bw: 1, desc: 'Select PWM3/5 startup mode. In the startup process, 0: PWM3/5 directly to VSEL; 1: PWM3/5 to 400 mV and then DVC up to VSEL. After startup is done, it is always reset to 0.', htmldesc: 'Select PWM3/5 startup mode. In the startup process, 0: PWM3/5 directly to VSEL; 1: PWM3/5 to 400 mV and then DVC up to VSEL. After startup is done, it is always reset to 0.', idx: 1793, offset: 9, otp_b0: 0, otp_a0: 159, otpreg_add: 793,
  otpreg_ofs: 7}
OTP_BUCK0_CFG_MIRROR_RATIO1_794: {name: CFG_MIRROR_RATIO1, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_12, reg_addr: 16444, otp_owner: design, value: 4, bw: 3, desc: Gain of LP when in PWM1 = (1+code)/8, htmldesc: Gain of LP when in PWM1 = (1+code)/8, idx: 1794, offset: 10, otp_b0: 0, otp_a0: 159, otpreg_add: 794, otpreg_ofs: 0}
OTP_BUCK0_CFG_IMAX_SET_794: {name: CFG_IMAX_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_12, reg_addr: 16444, otp_owner: design, value: 8, bw: 5, desc: set the max output current of GM, htmldesc: set the max output current of GM, idx: 1795, offset: 13, otp_b0: 0, otp_a0: 159, otpreg_add: 794, otpreg_ofs: 3}
OTP_BUCK0_CFG_EN_UVP_CMP_795: {name: CFG_EN_UVP_CMP, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_13, reg_addr: 16445, otp_owner: design, value: 1, bw: 1, desc: Enable undervoltage comparator, htmldesc: Enable undervoltage comparator, idx: 1796, offset: 18, otp_b0: 0, otp_a0: 159, otpreg_add: 795, otpreg_ofs: 0}
OTP_BUCK0_CFG_EN_OVP_CMP_795: {name: CFG_EN_OVP_CMP, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_13, reg_addr: 16445, otp_owner: design, value: 1, bw: 1, desc: Enable overvoltage comparator, htmldesc: Enable overvoltage comparator, idx: 1797, offset: 19, otp_b0: 0, otp_a0: 159, otpreg_add: 795, otpreg_ofs: 1}
OTP_BUCK0_CFG_PFM_OS_SET_795: {name: CFG_PFM_OS_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_13, reg_addr: 16445, otp_owner: trim, value: 14, bw: 5, desc: 'PFM  offset , PFM_target = Vout - (cfg_pfm_os_set - 15) * 3mV', htmldesc: 'PFM  offset ,<br>PFM_target = Vout - (cfg_pfm_os_set - 15) * 3mV', idx: 1798, offset: 20, otp_b0: 0, otp_a0: 159, otpreg_add: 795, otpreg_ofs: 3}
OTP_BUCK0_CFG_EN_IMAX_ALARM_COMP_796: {name: CFG_EN_IMAX_ALARM_COMP, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_14, reg_addr: 16446, otp_owner: system, value: 1, bw: 1, desc: enable imax alarm comparator, htmldesc: enable imax alarm comparator, idx: 1799, offset: 25, otp_b0: 0, otp_a0: 159, otpreg_add: 796, otpreg_ofs: 0}
OTP_BUCK0_CFG_EN_IMAX_ALARM_DAC_796: {name: CFG_EN_IMAX_ALARM_DAC, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_14, reg_addr: 16446, otp_owner: design, value: 1, bw: 1, desc: enable imax alarm dac, htmldesc: enable imax alarm dac, idx: 1800, offset: 26, otp_b0: 0, otp_a0: 159, otpreg_add: 796, otpreg_ofs: 1}
OTP_BUCK0_CFG_PANIC_OS_SET_796: {name: CFG_PANIC_OS_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_14, reg_addr: 16446, otp_owner: trim, value: 14, bw: 5, desc: ' Panic offset , Panic_target = VOUT -  (cfg_panic_os_set - 11) * 3mV', htmldesc: ' Panic offset ,<br>Panic_target = VOUT -  (cfg_panic_os_set - 11) * 3mV ', idx: 1801, offset: 27, otp_b0: 0, otp_a0: 159, otpreg_add: 796, otpreg_ofs: 3}
OTP_BUCK0_CFG_OUVP_SET_797: {name: CFG_OUVP_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_15, reg_addr: 16447, otp_owner: design, value: 0, bw: 2, desc: 'lower bit sets the undervoltage level higer bit the overvoltage (50mV,100mV)', htmldesc: 'lower bit sets the undervoltage level higer bit the overvoltage (50mV,100mV)', idx: 1802, offset: 0, otp_b0: 0, otp_a0: 160, otpreg_add: 797, otpreg_ofs: 0}
OTP_BUCK0_CFG_SERVO_OS_SET_797: {name: CFG_SERVO_OS_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_15, reg_addr: 16447, otp_owner: design, value: 12, bw: 5, desc: 'servo msb offset , SERVO_UPPER_LVL  = VOUT - (cfg_servo_os_set-15)*3mV', htmldesc: 'servo msb offset ,<br>SERVO_UPPER_LVL  = VOUT - (cfg_servo_os_set-15)*3mV', idx: 1803, offset: 2, otp_b0: 0, otp_a0: 160, otpreg_add: 797, otpreg_ofs: 3}
OTP_BUCK0_CFG_SC_OS_SET_798: {name: CFG_SC_OS_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_16, reg_addr: 16448, otp_owner: trim, value: 0, bw: 4, desc: 'slope comp offset correction (Use the same code as "cfg_sc_R0_trim", SS: 10, FF: 5)', htmldesc: 'slope comp offset correction (Use the same code as "cfg_sc_R0_trim", SS: 10, FF: 5)', idx: 1804, offset: 7, otp_b0: 0, otp_a0: 160, otpreg_add: 798, otpreg_ofs: 0}
OTP_BUCK0_CFG_IMAX_ALARM_SET_798: {name: CFG_IMAX_ALARM_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_16, reg_addr: 16448, otp_owner: system, value: 12, bw: 4, desc: 'max current alarm I_LIMIT, I_LIMIT(5PH) = 13.5A + (cfg_imax_alarm_set * 0.8)A', htmldesc: 'max current alarm I_LIMIT,<br>I_LIMIT(5PH) = 13.5A + (cfg_imax_alarm_set * 0.8)A', idx: 1805, offset: 11, otp_b0: 0, otp_a0: 160, otpreg_add: 798, otpreg_ofs: 4}
OTP_BUCK0_CFG_SC_L_SET_799: {name: CFG_SC_L_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_17, reg_addr: 16449, otp_owner: design, value: 0, bw: 2, desc: 'Common slope compensation L setting (0: CL = 110nH, k = 0.6, 2: UCL = 100nH)', htmldesc: 'Common slope compensation L setting (0: CL = 110nH, k = 0.6, 2: UCL = 100nH)', idx: 1806, offset: 15, otp_b0: 0, otp_a0: 160, otpreg_add: 799, otpreg_ofs: 0}
OTP_BUCK0_CFG_SC_R0_TRIM_799: {name: CFG_SC_R0_TRIM, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_17, reg_addr: 16449, otp_owner: trim, value: 0, bw: 4, desc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', htmldesc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', idx: 1807, offset: 17, otp_b0: 0, otp_a0: 160, otpreg_add: 799, otpreg_ofs: 4}
OTP_BUCK0_CFG_STBY_IMAX_ALARM_DAC_800: {name: CFG_STBY_IMAX_ALARM_DAC, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_18, reg_addr: 16450, otp_owner: design, value: 1, bw: 1, desc: sandby for Imax alarm dac, htmldesc: sandby for Imax alarm dac, idx: 1808, offset: 21, otp_b0: 0, otp_a0: 160, otpreg_add: 800, otpreg_ofs: 0}
OTP_BUCK0_CFG_UPSTATE0_SET_800: {name: CFG_UPSTATE0_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_18, reg_addr: 16450, otp_owner: trim, value: 29, bw: 6, desc: 'Setting for State0 up comparator, Idac = (code *0.833u) + 25', htmldesc: 'Setting for State0 up comparator,<br>Idac = (code *0.833u) + 25', idx: 1809, offset: 22, otp_b0: 0, otp_a0: 160, otpreg_add: 800, otpreg_ofs: 2}
OTP_BUCK0_CFG_STBY_IMAX_ALARM_COMP_801: {name: CFG_STBY_IMAX_ALARM_COMP, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_19, reg_addr: 16451, otp_owner: design, value: 1, bw: 1, desc: standby for imax alarm comparator, htmldesc: standby for imax alarm comparator, idx: 1810, offset: 28, otp_b0: 0, otp_a0: 160, otpreg_add: 801, otpreg_ofs: 0}
OTP_BUCK0_CFG_UPSTATE1_SET_801: {name: CFG_UPSTATE1_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_19, reg_addr: 16451, otp_owner: trim, value: 24, bw: 6, desc: 'Setting for State1 up comparator, Idac = (code *1.677u) + 25u', htmldesc: 'Setting for State1 up comparator,<br>Idac = (code *1.677u) + 25u', idx: 1811, offset: 29, otp_b0: 0, otp_a0: 160, otpreg_add: 801, otpreg_ofs: 2}
OTP_BUCK0_CFG_BLANK_IMAX_ABS_802: {name: CFG_BLANK_IMAX_ABS, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_20, reg_addr: 16452, otp_owner: trim, value: 1, bw: 1, desc: blank imax_abs for 250ns after panic from pfm, htmldesc: blank imax_abs for 250ns after panic from pfm, idx: 1812, offset: 3, otp_b0: 0, otp_a0: 161, otpreg_add: 802, otpreg_ofs: 0}
OTP_BUCK0_CFG_BLANK_IMAX_ALARM_802: {name: CFG_BLANK_IMAX_ALARM, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_20, reg_addr: 16452, otp_owner: design, value: 0, bw: 1, desc: blank the imax alarm signal, htmldesc: blank the imax alarm signal, idx: 1813, offset: 4, otp_b0: 0, otp_a0: 161, otpreg_add: 802, otpreg_ofs: 1}
OTP_BUCK0_CFG_DNSTATE0_SET_802: {name: CFG_DNSTATE0_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_20, reg_addr: 16452, otp_owner: trim, value: 14, bw: 6, desc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), htmldesc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), idx: 1814, offset: 5, otp_b0: 0, otp_a0: 161, otpreg_add: 802, otpreg_ofs: 2}
OTP_BUCK0_CFG_DNSTATE1_SET_803: {name: CFG_DNSTATE1_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_21, reg_addr: 16453, otp_owner: trim, value: 23, bw: 6, desc: 'Setting for State1 dn comparator, Idac = (code * 0.833u) + 25u', htmldesc: 'Setting for State1 dn comparator,<br>Idac = (code * 0.833u) + 25u', formula: 'var:x, range:0:63, func:45+0.833*x, unit:uA', idx: 1815, offset: 11, otp_b0: 0, otp_a0: 161, otpreg_add: 803, otpreg_ofs: 2}
OTP_BUCK0_CFG_DNSTATE2_SET_804: {name: CFG_DNSTATE2_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_22, reg_addr: 16454, otp_owner: trim, value: 20, bw: 6, desc: 'Setting for State2 dn comparator, Idac = (code*1.677u) + 45u', htmldesc: 'Setting for State2 dn comparator,<br>Idac = (code*1.677u) + 45u', formula: 'var:x, range:0:63, func:45+1.677*x, unit:uA', idx: 1816, offset: 17, otp_b0: 0, otp_a0: 161, otpreg_add: 804, otpreg_ofs: 2}
OTP_BUCK0_CFG_CAL_DAC_SET_1_805: {name: CFG_CAL_DAC_SET_1, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_23, reg_addr: 16455, otp_owner: trim, value: 24, bw: 8, desc: Calibration/servo dac setting (override) in PWM1 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM1 when servo is off, idx: 1817, offset: 23, otp_b0: 0, otp_a0: 161, otpreg_add: 805, otpreg_ofs: 0}
OTP_BUCK0_CFG_CAL_DAC_SET_3_806: {name: CFG_CAL_DAC_SET_3, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_24, reg_addr: 16456, otp_owner: trim, value: 35, bw: 8, desc: Calibration/servo dac setting (override) in PWM3 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM3 when servo is off, idx: 1818, offset: 31, otp_b0: 0, otp_a0: 161, otpreg_add: 806, otpreg_ofs: 0}
OTP_BUCK0_CFG_CAL_DAC_SET_5_807: {name: CFG_CAL_DAC_SET_5, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_25, reg_addr: 16457, otp_owner: trim, value: 30, bw: 8, desc: Calibration/servo dac setting (override) in PWM5 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM5 when servo is off, idx: 1819, offset: 7, otp_b0: 0, otp_a0: 162, otpreg_add: 807, otpreg_ofs: 0}
OTP_BUCK0_IDEM_REF_GTRIM_808: {name: IDEM_REF_GTRIM, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_31, reg_addr: 16463, otp_owner: trim, value: 0, bw: 4, desc: idem to idem_ref gain trim, htmldesc: idem to idem_ref gain trim, idx: 1820, offset: 15, otp_b0: 0, otp_a0: 162, otpreg_add: 808, otpreg_ofs: 0}
OTP_BUCK0_IDEM_REF_OTRIM_808: {name: IDEM_REF_OTRIM, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_31, reg_addr: 16463, otp_owner: design, value: 0, bw: 4, desc: idem to idem_ref offset trim, htmldesc: idem to idem_ref offset trim, idx: 1821, offset: 19, otp_b0: 0, otp_a0: 162, otpreg_add: 808, otpreg_ofs: 4}
OTP_BUCK0_CFG_DN2_PWM1_809: {name: CFG_DN2_PWM1, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_32, reg_addr: 16464, otp_owner: design, value: 1, bw: 1, desc: PWM3-PWM1 phase shed is done in 2 steps, htmldesc: PWM3-PWM1 phase shed is done in 2 steps, idx: 1822, offset: 23, otp_b0: 0, otp_a0: 162, otpreg_add: 809, otpreg_ofs: 0}
OTP_BUCK0_CFG_DN2_PWM1_SET_809: {name: CFG_DN2_PWM1_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_32, reg_addr: 16464, otp_owner: design, value: 2, bw: 3, desc: PWM3-PWM1 mirror setting, htmldesc: PWM3-PWM1 mirror setting, idx: 1823, offset: 24, otp_b0: 0, otp_a0: 162, otpreg_add: 809, otpreg_ofs: 1}
OTP_BUCK0_CFG_EN_DN1_FULLRANGE_809: {name: CFG_EN_DN1_FULLRANGE, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_32, reg_addr: 16464, otp_owner: design, value: 1, bw: 1, desc: Enable full range of dn1 dac, htmldesc: Enable full range of dn1 dac, idx: 1824, offset: 27, otp_b0: 0, otp_a0: 162, otpreg_add: 809, otpreg_ofs: 4}
OTP_BUCK0_CFG_PANIC_PWM1_OS_809: {name: CFG_PANIC_PWM1_OS, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_32, reg_addr: 16464, otp_owner: design, value: 2, bw: 2, desc: panic offset delta from panic_os_set in PFM, htmldesc: panic offset delta from panic_os_set in PFM, idx: 1825, offset: 28, otp_b0: 0, otp_a0: 162, otpreg_add: 809, otpreg_ofs: 5}
OTP_BUCK0_CFG_GM_IOFF_TRIM_810: {name: CFG_GM_IOFF_TRIM, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_33, reg_addr: 16465, otp_owner: trim, value: 18, bw: 5, desc: GM offset current trim, htmldesc: GM offset current trim, idx: 1826, offset: 30, otp_b0: 0, otp_a0: 162, otpreg_add: 810, otpreg_ofs: 0}
OTP_BUCK0_DIS_GM_BST_810: {name: DIS_GM_BST, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_33, reg_addr: 16465, otp_owner: design, value: 0, bw: 1, desc: disable the auxiliary gm boost, htmldesc: disable the auxiliary gm boost, idx: 1827, offset: 3, otp_b0: 0, otp_a0: 163, otpreg_add: 810, otpreg_ofs: 6}
OTP_BUCK0_EN_IMAX_LRANGE_810: {name: EN_IMAX_LRANGE, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_33, reg_addr: 16465, otp_owner: design, value: 0, bw: 1, desc: Enable the low range of the Imax_Alarm DAC, htmldesc: Enable the low range of the Imax_Alarm DAC, idx: 1828, offset: 4, otp_b0: 0, otp_a0: 163, otpreg_add: 810, otpreg_ofs: 7}
OTP_BUCK0_CFG_GM_BOOST_811: {name: CFG_GM_BOOST, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_34, reg_addr: 16466, otp_owner: design, value: 3, bw: 4, desc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), htmldesc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), idx: 1829, offset: 5, otp_b0: 0, otp_a0: 163, otpreg_add: 811, otpreg_ofs: 4}
OTP_BUCK0_CFG_GM_CLAMP_812: {name: CFG_GM_CLAMP, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_35, reg_addr: 16467, otp_owner: design, value: 1, bw: 3, desc: 'Absoulte maximum current from gm, Clamp offset = 0.25 * (x)', htmldesc: 'Absoulte maximum current from gm,<br>Clamp offset = 0.25 * (x)', idx: 1830, offset: 9, otp_b0: 0, otp_a0: 163, otpreg_add: 812, otpreg_ofs: 0}
OTP_BUCK0_CFG_IMAX_ALARM_EXT_812: {name: CFG_IMAX_ALARM_EXT, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_35, reg_addr: 16467, otp_owner: system, value: 0, bw: 1, desc: 'Imax alarm filter output is ored with (cfg_imax_alarm_ext = 0): nothing or (cfg_imax_alarm_ext = 1): Imax abs', htmldesc: 'Imax alarm filter output is ored with (cfg_imax_alarm_ext = 0): nothing or (cfg_imax_alarm_ext = 1): Imax abs', idx: 1831, offset: 12, otp_b0: 0, otp_a0: 163, otpreg_add: 812, otpreg_ofs: 3}
OTP_BUCK0_CFG_IMAX_ABS_THR_SET_812: {name: CFG_IMAX_ABS_THR_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_35, reg_addr: 16467, otp_owner: system, value: 10, bw: 4, desc: Imax = 21.9 + (0.6*x) A, htmldesc: Imax = 21.9 + (0.6*x) A, idx: 1832, offset: 13, otp_b0: 0, otp_a0: 163, otpreg_add: 812, otpreg_ofs: 4}
OTP_BUCK0_CFG_IN_PWM_STARTUP_SET_813: {name: CFG_IN_PWM_STARTUP_SET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_36, reg_addr: 16468, otp_owner: design, value: 0, bw: 2, desc: PWM startup Imax range settings, htmldesc: PWM startup Imax range settings, idx: 1833, offset: 17, otp_b0: 0, otp_a0: 163, otpreg_add: 813, otpreg_ofs: 0}
OTP_BUCK0_OTP_SPARE3_814: {name: OTP_SPARE3, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_37, reg_addr: 16469, otp_owner: design, value: 0, bw: 8, desc: Spare otp in dig space, htmldesc: Spare otp in dig space, idx: 1834, offset: 19, otp_b0: 0, otp_a0: 163, otpreg_add: 814, otpreg_ofs: 0}
OTP_BUCK0_IMAX_ALARM_OFFSET_TRIM_815: {name: IMAX_ALARM_OFFSET_TRIM, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_39, reg_addr: 16471, otp_owner: trim, value: 4, bw: 3, desc: 'Offset trim for Imax alarm, 5PH : LSB =>0.8A, Range => -3.17A : 2.38A', htmldesc: 'Offset trim for Imax alarm,<br>5PH : LSB =>0.8A, Range => -3.17A : 2.38A', idx: 1835, offset: 27, otp_b0: 0, otp_a0: 163, otpreg_add: 815, otpreg_ofs: 0}
OTP_BUCK0_IMAX_ABS_THR_TRIM_815: {name: IMAX_ABS_THR_TRIM, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_39, reg_addr: 16471, otp_owner: trim, value: 12, bw: 4, desc: 'Offset trim for Imax abs, 5PH : LSB =>0.6A, Range => -7.2A : 2.4A', htmldesc: 'Offset trim for Imax abs,<br>5PH : LSB =>0.6A, Range => -7.2A : 2.4A', idx: 1836, offset: 30, otp_b0: 0, otp_a0: 163, otpreg_add: 815, otpreg_ofs: 4}
OTP_BUCK0_PWM_STUP_OFFSET_816: {name: PWM_STUP_OFFSET, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_40, reg_addr: 16472, otp_owner: design, value: 4, bw: 3, desc: PWM_Startup_thr = PFM_target - (3.125mV*x), htmldesc: PWM_Startup_thr = PFM_target - (3.125mV*x), idx: 1837, offset: 2, otp_b0: 0, otp_a0: 164, otpreg_add: 816, otpreg_ofs: 0}
OTP_BUCK0_CFG_OT_GAIN_TR_816: {name: CFG_OT_GAIN_TR, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_40, reg_addr: 16472, otp_owner: trim, value: 15, bw: 5, desc: Over-temperature gain trim, htmldesc: Over-temperature gain trim, idx: 1838, offset: 5, otp_b0: 0, otp_a0: 164, otpreg_add: 816, otpreg_ofs: 3}
OTP_BUCK0_CFG_VDROOP0_VID_BAND0_817: {name: CFG_VDROOP0_VID_BAND0, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_41, reg_addr: 16473, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band0 select (vid < cfg_vdroop0_vid_band0: comparator disabled)', htmldesc: 'Vdroop0 comparator vid band0 select<br>(vid < cfg_vdroop0_vid_band0: comparator disabled)', idx: 1839, offset: 10, otp_b0: 0, otp_a0: 164, otpreg_add: 817, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP0_VID_BAND1_818: {name: CFG_VDROOP0_VID_BAND1, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_42, reg_addr: 16474, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band1 select (vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', htmldesc: 'Vdroop0 comparator vid band1 select<br>(vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', idx: 1840, offset: 18, otp_b0: 0, otp_a0: 164, otpreg_add: 818, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP0_VID_BAND2_819: {name: CFG_VDROOP0_VID_BAND2, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_43, reg_addr: 16475, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band2 select (vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', htmldesc: 'Vdroop0 comparator vid band2 select<br>(vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', idx: 1841, offset: 26, otp_b0: 0, otp_a0: 164, otpreg_add: 819, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP0_VID_BAND3_820: {name: CFG_VDROOP0_VID_BAND3, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_44, reg_addr: 16476, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band3 select (vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2) (vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', htmldesc: 'Vdroop0 comparator vid band3 select<br>(vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2)<br>(vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', idx: 1842, offset: 2, otp_b0: 0, otp_a0: 165,
  otpreg_add: 820, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP1_VID_BAND0_821: {name: CFG_VDROOP1_VID_BAND0, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_45, reg_addr: 16477, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band0 select (vid < cfg_vdroop1_vid_band0: comparator disabled)', htmldesc: 'Vdroop1 comparator vid band0 select<br>(vid < cfg_vdroop1_vid_band0: comparator disabled)', idx: 1843, offset: 10, otp_b0: 0, otp_a0: 165, otpreg_add: 821, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP1_VID_BAND1_822: {name: CFG_VDROOP1_VID_BAND1, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_46, reg_addr: 16478, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band1 select (vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', htmldesc: 'Vdroop1 comparator vid band1 select<br>(vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', idx: 1844, offset: 18, otp_b0: 0, otp_a0: 165, otpreg_add: 822, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP1_VID_BAND2_823: {name: CFG_VDROOP1_VID_BAND2, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_47, reg_addr: 16479, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band2 select (vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', htmldesc: 'Vdroop1 comparator vid band2 select<br>(vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', idx: 1845, offset: 26, otp_b0: 0, otp_a0: 165, otpreg_add: 823, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP1_VID_BAND3_824: {name: CFG_VDROOP1_VID_BAND3, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_48, reg_addr: 16480, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band3 select (vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2) (vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', htmldesc: 'Vdroop1 comparator vid band3 select<br>(vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2)<br>(vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', idx: 1846, offset: 2, otp_b0: 0, otp_a0: 166,
  otpreg_add: 824, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP0_THR0_825: {name: CFG_VDROOP0_THR0, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_49, reg_addr: 16481, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 0, htmldesc: Vdroop0 comparator threshold 0, idx: 1847, offset: 10, otp_b0: 0, otp_a0: 166, otpreg_add: 825, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP0_THR1_826: {name: CFG_VDROOP0_THR1, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_50, reg_addr: 16482, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 1, htmldesc: Vdroop0 comparator threshold 1, idx: 1848, offset: 15, otp_b0: 0, otp_a0: 166, otpreg_add: 826, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP0_THR2_827: {name: CFG_VDROOP0_THR2, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_51, reg_addr: 16483, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 2, htmldesc: Vdroop0 comparator threshold 2, idx: 1849, offset: 20, otp_b0: 0, otp_a0: 166, otpreg_add: 827, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP0_THR3_828: {name: CFG_VDROOP0_THR3, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_52, reg_addr: 16484, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 3, htmldesc: Vdroop0 comparator threshold 3, idx: 1850, offset: 25, otp_b0: 0, otp_a0: 166, otpreg_add: 828, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP1_THR0_829: {name: CFG_VDROOP1_THR0, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_53, reg_addr: 16485, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 0, htmldesc: Vdroop1 comparator threshold 0, idx: 1851, offset: 30, otp_b0: 0, otp_a0: 166, otpreg_add: 829, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP1_THR1_830: {name: CFG_VDROOP1_THR1, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_54, reg_addr: 16486, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 1, htmldesc: Vdroop1 comparator threshold 1, idx: 1852, offset: 3, otp_b0: 0, otp_a0: 167, otpreg_add: 830, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP1_THR2_831: {name: CFG_VDROOP1_THR2, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_56, reg_addr: 16487, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 2, htmldesc: Vdroop1 comparator threshold 2, idx: 1853, offset: 8, otp_b0: 0, otp_a0: 167, otpreg_add: 831, otpreg_ofs: 0}
OTP_BUCK0_CFG_VDROOP1_THR3_832: {name: CFG_VDROOP1_THR3, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_57, reg_addr: 16488, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 3, htmldesc: Vdroop1 comparator threshold 3, idx: 1854, offset: 13, otp_b0: 0, otp_a0: 167, otpreg_add: 832, otpreg_ofs: 0}
OTP_BUCK0_CFG_UP_STEP_833: {name: CFG_UP_STEP, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_58, reg_addr: 16489, otp_owner: system, value: 0, bw: 4, desc: 'imax_alarm filter up step trim 0: as long as imax_alarm is 1 increase filter counter by this value + 1 on every gclk clock cycle', htmldesc: 'imax_alarm filter up step trim 0: as long as imax_alarm is 1 increase filter counter by this value + 1 on every gclk clock cycle', idx: 1855, offset: 18, otp_b0: 0, otp_a0: 167, otpreg_add: 833, otpreg_ofs: 0}
OTP_BUCK0_CFG_DN_STEP_833: {name: CFG_DN_STEP, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_58, reg_addr: 16489, otp_owner: system, value: 0, bw: 4, desc: 'imax_alarm filter down step trim 0: as long as imax_alarm is 0 decrease filter counter by (this value + 1) on every gclk clock cycle', htmldesc: 'imax_alarm filter down step trim 0: as long as imax_alarm is 0 decrease filter counter by (this value + 1) on every gclk clock cycle', idx: 1856, offset: 22, otp_b0: 0, otp_a0: 167, otpreg_add: 833, otpreg_ofs: 4}
OTP_BUCK0_CFG_SET_TRIG7T0_834: {name: CFG_SET_TRIG7T0, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_59, reg_addr: 16490, otp_owner: system, value: 0, bw: 8, desc: counter limit bit 7 to 0. If counter value equal or bigger to this value trigger filter output as long as not already triggered. The value 0 disables the filter and the output would follow the asynchronous imax_alarm signal from the analog., htmldesc: counter limit bit 7 to 0. If counter value equal or bigger to this value trigger filter output as long as not already triggered.<br>The value 0 disables the filter and the output would follow
    the asynchronous imax_alarm signal from the analog., idx: 1857, offset: 26, otp_b0: 0, otp_a0: 167, otpreg_add: 834, otpreg_ofs: 0}
OTP_BUCK0_CFG_CLEAR_TRIG7T0_835: {name: CFG_CLEAR_TRIG7T0, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_60, reg_addr: 16491, otp_owner: system, value: 0, bw: 8, desc: counter limit bit 7 to 0. If counter value equal or smaller to this value clear the filter output when already triggered. If 0 we immediately clear the counter itself after every trigger., htmldesc: counter limit bit 7 to 0. If counter value equal or smaller to this value clear the filter output when already triggered.<br>If 0 we immediately clear the counter itself after every trigger., idx: 1858, offset: 2, otp_b0: 0, otp_a0: 168, otpreg_add: 835,
  otpreg_ofs: 0}
OTP_BUCK0_CFG_SET_TRIG11T8_836: {name: CFG_SET_TRIG11T8, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_61, reg_addr: 16492, otp_owner: system, value: 0, bw: 4, desc: counter limit bit 11 to 8. If counter value equal or bigger to this value trigger filter output as long as not already triggered. The value 0 disables the filter and the output would follow the asynchronous imax_alarm signal from the analog., htmldesc: counter limit bit 11 to 8. If counter value equal or bigger to this value trigger filter output as long as not already triggered.<br>The value 0 disables the filter and the output would follow
    the asynchronous imax_alarm signal from the analog., idx: 1859, offset: 10, otp_b0: 0, otp_a0: 168, otpreg_add: 836, otpreg_ofs: 0}
OTP_BUCK0_CFG_CLEAR_TRIG11T8_836: {name: CFG_CLEAR_TRIG11T8, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_61, reg_addr: 16492, otp_owner: system, value: 0, bw: 4, desc: counter limit bit 11 to 8. If counter value equal or smaller to this value clear the filter output when already triggered. If 0 we immediately clear the counter itself after every trigger., htmldesc: counter limit bit 11 to 8. If counter value equal or smaller to this value clear the filter output when already triggered.<br>If 0 we immediately clear the counter itself after every trigger., idx: 1860, offset: 14, otp_b0: 0, otp_a0: 168,
  otpreg_add: 836, otpreg_ofs: 4}
OTP_BUCK0_OTP_SPARE1_837: {name: OTP_SPARE1, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_62, reg_addr: 16493, otp_owner: design, value: 0, bw: 1, desc: Spare bit, htmldesc: Spare bit, idx: 1861, offset: 18, otp_b0: 0, otp_a0: 168, otpreg_add: 837, otpreg_ofs: 0}
OTP_BUCK0_OTP_SPARE2_837: {name: OTP_SPARE2, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_62, reg_addr: 16493, otp_owner: design, value: 1, bw: 1, desc: Spare bit, htmldesc: Spare bit, idx: 1862, offset: 19, otp_b0: 0, otp_a0: 168, otpreg_add: 837, otpreg_ofs: 1}
OTP_BUCK0_EN_LP_OT_COMP_837: {name: EN_LP_OT_COMP, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_62, reg_addr: 16493, otp_owner: design, value: 1, bw: 1, desc: Enable the low-power mode for over-temperature comparators, htmldesc: Enable the low-power mode for over-temperature comparators, idx: 1863, offset: 20, otp_b0: 0, otp_a0: 168, otpreg_add: 837, otpreg_ofs: 2}
OTP_BUCK0_EN_IMAX_ABS_COMP_837: {name: EN_IMAX_ABS_COMP, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_62, reg_addr: 16493, otp_owner: design, value: 0, bw: 1, desc: Enable the imax abs comparator, htmldesc: Enable the imax abs comparator, idx: 1864, offset: 21, otp_b0: 0, otp_a0: 168, otpreg_add: 837, otpreg_ofs: 3}
OTP_BUCK0_CFG_SC_RDAC_CLAMP_TR_837: {name: CFG_SC_RDAC_CLAMP_TR, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_62, reg_addr: 16493, otp_owner: trim, value: 8, bw: 4, desc: Slope compensation current generation clamp trim, htmldesc: Slope compensation current generation clamp trim, idx: 1865, offset: 22, otp_b0: 0, otp_a0: 168, otpreg_add: 837, otpreg_ofs: 4}
OTP_BUCK0_CFG_OT_WARN_TR_838: {name: CFG_OT_WARN_TR, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_63, reg_addr: 16494, otp_owner: trim, value: 16, bw: 5, desc: Over-temperature warning comparator offset trim, htmldesc: Over-temperature warning comparator offset trim, idx: 1866, offset: 26, otp_b0: 0, otp_a0: 168, otpreg_add: 838, otpreg_ofs: 0}
OTP_BUCK0_CFG_OT_IDAC_TR_838: {name: CFG_OT_IDAC_TR, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_63, reg_addr: 16494, otp_owner: trim, value: 4, bw: 3, desc: Temperature sensor bias current trim, htmldesc: Temperature sensor bias current trim, idx: 1867, offset: 31, otp_b0: 0, otp_a0: 168, otpreg_add: 838, otpreg_ofs: 5}
OTP_BUCK0_CFG_OT_ABS_TR_839: {name: CFG_OT_ABS_TR, inst_name: BUCK0, reg_name: BUCK0_REF_CFG_64, reg_addr: 16495, otp_owner: trim, value: 16, bw: 5, desc: Over-temperature protection comparator offset trim, htmldesc: Over-temperature protection comparator offset trim, idx: 1868, offset: 2, otp_b0: 0, otp_a0: 169, otpreg_add: 839, otpreg_ofs: 0}
OTP_BUCK0_CFG_ENABLE_LP_840: {name: CFG_ENABLE_LP, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_0, reg_addr: 16496, otp_owner: design, value: 1, bw: 1, desc: enable low power phase, htmldesc: enable low power phase, idx: 1869, offset: 7, otp_b0: 0, otp_a0: 169, otpreg_add: 840, otpreg_ofs: 0}
OTP_BUCK0_CFG_ISOFT_START_841: {name: CFG_ISOFT_START, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_1, reg_addr: 16497, otp_owner: system, value: 4, bw: 4, desc: 'Soft Start Peak Current , ILpeak = 300mA (cfg_isoft_start)*100mA', htmldesc: 'Soft Start Peak Current ,<br>ILpeak = 300mA (cfg_isoft_start)*100mA', idx: 1870, offset: 8, otp_b0: 0, otp_a0: 169, otpreg_add: 841, otpreg_ofs: 0}
OTP_BUCK0_CFG_FAST_STARTUP_CURRENT_LIMIT_841: {name: CFG_FAST_STARTUP_CURRENT_LIMIT, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_1, reg_addr: 16497, otp_owner: trim, value: 12, bw: 4, desc: 'Fast startup current limit, PFM FAST STARTUP --> ILpeak = 300mA + (code*100mA), PWM FAST STARTUP --> ILvalley = -0.51A + (0.24*code)A', htmldesc: 'Fast startup current limit,<br>PFM FAST STARTUP --> ILpeak = 300mA + (code*100mA),<br>PWM FAST STARTUP --> ILvalley = -0.51A + (0.24*code)A', idx: 1871, offset: 12, otp_b0: 0, otp_a0: 169, otpreg_add: 841, otpreg_ofs: 4}
OTP_BUCK0_TR_CSA_GAIN_842: {name: TR_CSA_GAIN, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_2, reg_addr: 16498, otp_owner: trim, value: 0, bw: 4, desc: Current sense amplifier gain error trim -20% (code=7) to +35%(code=8) range with 2.5% LSB, htmldesc: Current sense amplifier gain error trim -20% (code=7) to +35%(code=8) range with 2.5% LSB, idx: 1872, offset: 16, otp_b0: 0, otp_a0: 169, otpreg_add: 842, otpreg_ofs: 0}
OTP_BUCK0_TR_LS_CS_OS_842: {name: TR_LS_CS_OS, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_2, reg_addr: 16498, otp_owner: trim, value: 7, bw: 4, desc: Current sense amplifier offset trim( 24uA +code*3uA)*12.8k  referred to IL, htmldesc: Current sense amplifier offset trim( 24uA +code*3uA)*12.8k  referred to IL, idx: 1873, offset: 20, otp_b0: 0, otp_a0: 169, otpreg_add: 842, otpreg_ofs: 4}
OTP_BUCK0_CFG_INEG_LIMIT_SET_843: {name: CFG_INEG_LIMIT_SET, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_3, reg_addr: 16499, otp_owner: design, value: 4, bw: 5, desc: 'Negative current limit setting -486mA+code*12.8mA, initial offset change with tr_ls_cs_os', htmldesc: 'Negative current limit setting -486mA+code*12.8mA, initial offset change with tr_ls_cs_os', idx: 1874, offset: 24, otp_b0: 0, otp_a0: 169, otpreg_add: 843, otpreg_ofs: 0}
OTP_BUCK0_TR_LSON_BLANK_843: {name: TR_LSON_BLANK, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_3, reg_addr: 16499, otp_owner: trim, value: 2, bw: 2, desc: 'LS ON blanking delay for negative current limit 14ns, 26ns, 38ns, 50ns', htmldesc: 'LS ON blanking delay for negative current limit 14ns, 26ns, 38ns, 50ns', idx: 1875, offset: 29, otp_b0: 0, otp_a0: 169, otpreg_add: 843, otpreg_ofs: 6}
OTP_BUCK0_CFG_HS_ILIM_SET_844: {name: CFG_HS_ILIM_SET, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_4, reg_addr: 16500, otp_owner: trim, value: 0, bw: 6, desc: 'High side current limit using 5 LSBs setting Imin+50mA*code, Imin=0.5A:1.0A?MSB=0', htmldesc: 'High side current limit using 5 LSBs setting Imin+50mA*code, Imin=0.5A:1.0A?MSB=0', idx: 1876, offset: 31, otp_b0: 0, otp_a0: 169, otpreg_add: 844, otpreg_ofs: 0}
OTP_BUCK0_CFG_CSA_OUT_HIGH_LSOFF_844: {name: CFG_CSA_OUT_HIGH_LSOFF, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_4, reg_addr: 16500, otp_owner: design, value: 1, bw: 1, desc: Cfg bit to set CSA output high during blanking period and ls off period, htmldesc: Cfg bit to set CSA output high during blanking period and ls off period, idx: 1877, offset: 5, otp_b0: 0, otp_a0: 170, otpreg_add: 844, otpreg_ofs: 6}
OTP_BUCK0_CFG_HS_ILIM_DISABLE_844: {name: CFG_HS_ILIM_DISABLE, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_4, reg_addr: 16500, otp_owner: design, value: 1, bw: 1, desc: Option to disable high side peak current limit, htmldesc: Option to disable high side peak current limit, idx: 1878, offset: 6, otp_b0: 0, otp_a0: 170, otpreg_add: 844, otpreg_ofs: 7}
OTP_BUCK0_CFG_HS_ILIM_TRIM_845: {name: CFG_HS_ILIM_TRIM, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_5, reg_addr: 16501, otp_owner: design, value: 0, bw: 4, desc: High Side current limit trim, htmldesc: High Side current limit trim, idx: 1879, offset: 7, otp_b0: 0, otp_a0: 170, otpreg_add: 845, otpreg_ofs: 0}
OTP_BUCK0_TR_LSOFF_BLANK_845: {name: TR_LSOFF_BLANK, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_5, reg_addr: 16501, otp_owner: design, value: 1, bw: 2, desc: 'Blanking while in tristate for pfm comparator Tblank=14ns, 26ns, 38ns, 50ns', htmldesc: 'Blanking while in tristate for pfm comparator Tblank=14ns, 26ns, 38ns, 50ns', idx: 1880, offset: 11, otp_b0: 0, otp_a0: 170, otpreg_add: 845, otpreg_ofs: 6}
OTP_BUCK0_TR_ZD_OS_846: {name: TR_ZD_OS, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_6, reg_addr: 16502, otp_owner: trim, value: 6, bw: 5, desc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, htmldesc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, idx: 1881, offset: 13, otp_b0: 0, otp_a0: 170, otpreg_add: 846, otpreg_ofs: 0}
OTP_BUCK0_CFG_CS_LS_ON_DLY_846: {name: CFG_CS_LS_ON_DLY, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_6, reg_addr: 16502, otp_owner: design, value: 0, bw: 3, desc: Delay for LS fet turn ON., htmldesc: Delay for LS fet turn ON., idx: 1882, offset: 18, otp_b0: 0, otp_a0: 170, otpreg_add: 846, otpreg_ofs: 5}
OTP_BUCK0_CFG_LP_FREQ_SEL_847: {name: CFG_LP_FREQ_SEL, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_7, reg_addr: 16503, otp_owner: design, value: 3, bw: 3, desc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), htmldesc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), idx: 1883, offset: 21, otp_b0: 0, otp_a0: 170, otpreg_add: 847, otpreg_ofs: 0}
OTP_BUCK0_CFG_CSA_OS_SET_LOW_847: {name: CFG_CSA_OS_SET_LOW, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_7, reg_addr: 16503, otp_owner: design, value: 1, bw: 1, desc: CSA offset setting change offset current code 0 to 1=24uA or 0=48uA, htmldesc: CSA offset setting change offset current code 0 to 1=24uA or 0=48uA, idx: 1884, offset: 24, otp_b0: 0, otp_a0: 170, otpreg_add: 847, otpreg_ofs: 7}
OTP_BUCK0_TR_LP_FREQ_848: {name: TR_LP_FREQ, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_8, reg_addr: 16504, otp_owner: trim, value: 49, bw: 6, desc: PWM frequency trim, htmldesc: PWM frequency trim, idx: 1885, offset: 25, otp_b0: 0, otp_a0: 170, otpreg_add: 848, otpreg_ofs: 0}
OTP_BUCK0_CFG_FLOCK_EN_848: {name: CFG_FLOCK_EN, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_8, reg_addr: 16504, otp_owner: design, value: 1, bw: 1, desc: Enable frequency locked loop, htmldesc: Enable frequency locked loop, idx: 1886, offset: 31, otp_b0: 0, otp_a0: 170, otpreg_add: 848, otpreg_ofs: 6}
OTP_BUCK0_CFG_TON_START_848: {name: CFG_TON_START, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_8, reg_addr: 16504, otp_owner: design, value: 0, bw: 1, desc: Bit to set start of TON from hson or PWM rising edge, htmldesc: Bit to set start of TON from hson or PWM rising edge, idx: 1887, offset: 0, otp_b0: 0, otp_a0: 171, otpreg_add: 848, otpreg_ofs: 7}
OTP_BUCK0_TR_LP_TON_DEL_849: {name: TR_LP_TON_DEL, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_9, reg_addr: 16505, otp_owner: design, value: 6, bw: 4, desc: Comparator delay trim, htmldesc: Comparator delay trim, idx: 1888, offset: 1, otp_b0: 0, otp_a0: 171, otpreg_add: 849, otpreg_ofs: 0}
OTP_BUCK0_TR_HSON_BLANK_849: {name: TR_HSON_BLANK, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_9, reg_addr: 16505, otp_owner: design, value: 0, bw: 2, desc: 'minimum HS on blanking, Tblank=14ns, 26ns, 38ns, 50ns', htmldesc: 'minimum HS on blanking, Tblank=14ns, 26ns, 38ns, 50ns', idx: 1889, offset: 5, otp_b0: 0, otp_a0: 171, otpreg_add: 849, otpreg_ofs: 6}
OTP_BUCK0_CFG_LS_ROW_EN_850: {name: CFG_LS_ROW_EN, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_10, reg_addr: 16506, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 1890, offset: 7, otp_b0: 0, otp_a0: 171, otpreg_add: 850, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_ROW_EN_851: {name: CFG_HS_ROW_EN, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_11, reg_addr: 16507, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 1891, offset: 15, otp_b0: 0, otp_a0: 171, otpreg_add: 851, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_PREDRV_PUN_STR_852: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_12, reg_addr: 16508, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 1892, offset: 23, otp_b0: 0, otp_a0: 171, otpreg_add: 852, otpreg_ofs: 0}
OTP_BUCK0_CFG_CSA_CAP_SET_852: {name: CFG_CSA_CAP_SET, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_12, reg_addr: 16508, otp_owner: design, value: 2, bw: 3, desc: 'CSA compensation cap select (00 = 0.0 pF, 01 = 0.8 pF, 10 = 1.6 pF, 11 = 2.4 pF)', htmldesc: 'CSA compensation cap select (00 = 0.0 pF, 01 = 0.8 pF, 10 = 1.6 pF, 11 = 2.4 pF)', idx: 1893, offset: 27, otp_b0: 0, otp_a0: 171, otpreg_add: 852, otpreg_ofs: 5}
OTP_BUCK0_CFG_DTC_LX_RISE_SEL_853: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_13, reg_addr: 16509, otp_owner: design, value: 0, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 1894, offset: 30, otp_b0: 0, otp_a0: 171, otpreg_add: 853, otpreg_ofs: 0}
OTP_BUCK0_CFG_DTC_LX_FALL_SEL_853: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_13, reg_addr: 16509, otp_owner: design, value: 0, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 1895, offset: 0, otp_b0: 0, otp_a0: 172, otpreg_add: 853, otpreg_ofs: 2}
OTP_BUCK0_CFG_ZCD_SYS_OS_MODE_853: {name: CFG_ZCD_SYS_OS_MODE, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_13, reg_addr: 16509, otp_owner: design, value: 0, bw: 2, desc: Systematic offset for zero crossing comparator, htmldesc: Systematic offset for zero crossing comparator, idx: 1896, offset: 2, otp_b0: 0, otp_a0: 172, otpreg_add: 853, otpreg_ofs: 4}
OTP_BUCK0_CFG_ZCD_OS_AZCAL_EN_853: {name: CFG_ZCD_OS_AZCAL_EN, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_13, reg_addr: 16509, otp_owner: design, value: 1, bw: 2, desc: Option to enable zero crossing comparator auto-zero calibration method, htmldesc: Option to enable zero crossing comparator auto-zero calibration method, idx: 1897, offset: 4, otp_b0: 0, otp_a0: 172, otpreg_add: 853, otpreg_ofs: 6}
OTP_BUCK0_CFG_ZVS_EN_854: {name: CFG_ZVS_EN, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_14, reg_addr: 16510, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 1898, offset: 6, otp_b0: 0, otp_a0: 172, otpreg_add: 854, otpreg_ofs: 0}
OTP_BUCK0_CFG_ZVS_REL_DEL_854: {name: CFG_ZVS_REL_DEL, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_14, reg_addr: 16510, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 1899, offset: 7, otp_b0: 0, otp_a0: 172, otpreg_add: 854, otpreg_ofs: 4}
OTP_BUCK0_CFG_LP_SC_TR_855: {name: CFG_LP_SC_TR, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_15, reg_addr: 16511, otp_owner: trim, value: 32, bw: 6, desc: LP slope compensation trim, htmldesc: LP slope compensation trim, idx: 1900, offset: 11, otp_b0: 0, otp_a0: 172, otpreg_add: 855, otpreg_ofs: 0}
OTP_BUCK0_CFG_EN_LP_SC_855: {name: CFG_EN_LP_SC, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_15, reg_addr: 16511, otp_owner: design, value: 1, bw: 1, desc: Enable LP slope compensation, htmldesc: Enable LP slope compensation, idx: 1901, offset: 17, otp_b0: 0, otp_a0: 172, otpreg_add: 855, otpreg_ofs: 6}
OTP_BUCK0_CFG_EN_LP_SC_MODE_855: {name: CFG_EN_LP_SC_MODE, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_15, reg_addr: 16511, otp_owner: design, value: 1, bw: 1, desc: Enable high-gain mode for LP slope compensation, htmldesc: Enable high-gain mode for LP slope compensation, idx: 1902, offset: 18, otp_b0: 0, otp_a0: 172, otpreg_add: 855, otpreg_ofs: 7}
OTP_BUCK0_CFG_LP_SC_OS_TR_856: {name: CFG_LP_SC_OS_TR, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_22, reg_addr: 16518, otp_owner: trim, value: 4, bw: 3, desc: LP slope compensation offset trim, htmldesc: LP slope compensation offset trim, idx: 1903, offset: 19, otp_b0: 0, otp_a0: 172, otpreg_add: 856, otpreg_ofs: 0}
OTP_BUCK0_CFG_LP_SC_GAIN_856: {name: CFG_LP_SC_GAIN, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_22, reg_addr: 16518, otp_owner: design, value: 2, bw: 3, desc: LP slope compensatiom gain setting, htmldesc: LP slope compensatiom gain setting, idx: 1904, offset: 22, otp_b0: 0, otp_a0: 172, otpreg_add: 856, otpreg_ofs: 4}
OTP_BUCK0_CFG_LP_COMP_GAIN_856: {name: CFG_LP_COMP_GAIN, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_22, reg_addr: 16518, otp_owner: design, value: 0, bw: 1, desc: Adjust the gain of the first stage of the current comparator, htmldesc: Adjust the gain of the first stage of the current comparator, idx: 1905, offset: 25, otp_b0: 0, otp_a0: 172, otpreg_add: 856, otpreg_ofs: 7}
OTP_BUCK0_CFG_I2V_TR_857: {name: CFG_I2V_TR, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_23, reg_addr: 16519, otp_owner: trim, value: 11, bw: 5, desc: ADC I2V resistor trim, htmldesc: ADC I2V resistor trim, idx: 1906, offset: 26, otp_b0: 0, otp_a0: 172, otpreg_add: 857, otpreg_ofs: 0}
OTP_BUCK0_DIS_PWM_ZXC_857: {name: DIS_PWM_ZXC, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_23, reg_addr: 16519, otp_owner: design, value: 0, bw: 1, desc: 'If high, enables ZXC only based on LS on. If low, disables ZXC as soon as HS turns on.', htmldesc: 'If high, enables ZXC only based on LS on. If low, disables ZXC as soon as HS turns on.', idx: 1907, offset: 31, otp_b0: 0, otp_a0: 172, otpreg_add: 857, otpreg_ofs: 5}
OTP_BUCK0_CFG_VTUNE_LOW_857: {name: CFG_VTUNE_LOW, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_23, reg_addr: 16519, otp_owner: design, value: 0, bw: 1, desc: Set initial condition for FLL when entering PWM1, htmldesc: Set initial condition for FLL when entering PWM1, idx: 1908, offset: 0, otp_b0: 0, otp_a0: 173, otpreg_add: 857, otpreg_ofs: 7}
OTP_BUCK0_TM_CC_COMP_RES_858: {name: TM_CC_COMP_RES, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_24, reg_addr: 16520, otp_owner: design, value: 0, bw: 1, desc: Disable current comparator pull-down resistor during blanking, htmldesc: Disable current comparator pull-down resistor during blanking, idx: 1909, offset: 1, otp_b0: 0, otp_a0: 173, otpreg_add: 858, otpreg_ofs: 0}
OTP_BUCK0_CFG_ATB_EXTENSION_SEL_858: {name: CFG_ATB_EXTENSION_SEL, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_24, reg_addr: 16520, otp_owner: design, value: 1, bw: 1, desc: '1: propagate I2V trim signals to ATB; 0: propagate debug signals to ATB', htmldesc: '1: propagate I2V trim signals to ATB; 0: propagate debug signals to ATB', idx: 1910, offset: 2, otp_b0: 0, otp_a0: 173, otpreg_add: 858, otpreg_ofs: 1}
OTP_BUCK0_OTP_SPARE_858: {name: OTP_SPARE, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_24, reg_addr: 16520, otp_owner: design, value: 0, bw: 6, desc: Spare OTP bits, htmldesc: Spare OTP bits, idx: 1911, offset: 3, otp_b0: 0, otp_a0: 173, otpreg_add: 858, otpreg_ofs: 2}
OTP_BUCK0_OTP_SPARE2_859: {name: OTP_SPARE2, inst_name: BUCK0, reg_name: BUCK0_LP_CFG_25, reg_addr: 16521, otp_owner: design, value: 0, bw: 8, desc: Spare otp in dg space, htmldesc: Spare otp in dg space, idx: 1912, offset: 9, otp_b0: 0, otp_a0: 173, otpreg_add: 859, otpreg_ofs: 0}
OTP_BUCK0_CFG_EN_HP_860: {name: CFG_EN_HP, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_0, reg_addr: 16528, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 1913, offset: 17, otp_b0: 0, otp_a0: 173, otpreg_add: 860, otpreg_ofs: 0}
OTP_BUCK0_CFG_SC_EN_220NH_860: {name: CFG_SC_EN_220NH, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_0, reg_addr: 16528, otp_owner: design, value: 0, bw: 1, desc: Enable sc to support 220nH, htmldesc: Enable sc to support 220nH, idx: 1914, offset: 18, otp_b0: 0, otp_a0: 173, otpreg_add: 860, otpreg_ofs: 1}
OTP_BUCK0_CFG_HS_ILIM_POS_UP_SET_860: {name: CFG_HS_ILIM_POS_UP_SET, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_0, reg_addr: 16528, otp_owner: design, value: 0, bw: 1, desc: high-side current limit postive shiftup setting, htmldesc: high-side current limit postive shiftup setting, idx: 1915, offset: 19, otp_b0: 0, otp_a0: 173, otpreg_add: 860, otpreg_ofs: 2}
OTP_BUCK0_CFG_CC_BLK_SET_860: {name: CFG_CC_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_0, reg_addr: 16528, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting, htmldesc: pwm comparator blanking time setting, idx: 1916, offset: 20, otp_b0: 0, otp_a0: 173, otpreg_add: 860, otpreg_ofs: 3}
OTP_BUCK0_CFG_WIDTH_SEL_860: {name: CFG_WIDTH_SEL, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_0, reg_addr: 16528, otp_owner: design, value: 0, bw: 2, desc: pwm clock width setting, htmldesc: pwm clock width setting, idx: 1917, offset: 22, otp_b0: 0, otp_a0: 173, otpreg_add: 860, otpreg_ofs: 5}
OTP_BUCK0_CFG_VE_RST_EN_860: {name: CFG_VE_RST_EN, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_0, reg_addr: 16528, otp_owner: design, value: 0, bw: 1, desc: enable Igm resistor reset, htmldesc: enable Igm resistor reset, idx: 1918, offset: 24, otp_b0: 0, otp_a0: 173, otpreg_add: 860, otpreg_ofs: 7}
OTP_BUCK0_CFG_LS_NILIM_SET_861: {name: CFG_LS_NILIM_SET, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_1, reg_addr: 16529, otp_owner: trim, value: 20, bw: 5, desc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', htmldesc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', idx: 1919, offset: 25, otp_b0: 0, otp_a0: 173, otpreg_add: 861, otpreg_ofs: 0}
OTP_BUCK0_CFG_LS_CS_SWITCH_EN_861: {name: CFG_LS_CS_SWITCH_EN, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_1, reg_addr: 16529, otp_owner: design, value: 1, bw: 1, desc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), htmldesc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), idx: 1920, offset: 30, otp_b0: 0, otp_a0: 173, otpreg_add: 861, otpreg_ofs: 5}
OTP_BUCK0_CFG_PWM_1SHOT_SEL_SPARE_861: {name: CFG_PWM_1SHOT_SEL_SPARE, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_1, reg_addr: 16529, otp_owner: design, value: 0, bw: 2, desc: spare bits, htmldesc: spare bits, idx: 1921, offset: 31, otp_b0: 0, otp_a0: 173, otpreg_add: 861, otpreg_ofs: 6}
OTP_BUCK0_CFG_CS_OS_TRIM_862: {name: CFG_CS_OS_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_2, reg_addr: 16530, otp_owner: trim, value: 14, bw: 4, desc: low-side current sense amplifier offset trim (default 1.5A), htmldesc: low-side current sense amplifier offset trim (default 1.5A), idx: 1922, offset: 1, otp_b0: 0, otp_a0: 174, otpreg_add: 862, otpreg_ofs: 0}
OTP_BUCK0_CFG_CS_GAIN_TRIM_862: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_2, reg_addr: 16530, otp_owner: trim, value: 0, bw: 4, desc: low-side current sense amplifier gain trim (default 12680), htmldesc: low-side current sense amplifier gain trim (default 12680), idx: 1923, offset: 5, otp_b0: 0, otp_a0: 174, otpreg_add: 862, otpreg_ofs: 4}
OTP_BUCK0_CFG_LS_BLK_SET_863: {name: CFG_LS_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_3, reg_addr: 16531, otp_owner: design, value: 0, bw: 4, desc: ls_on leading edge blanking time setting (default 3.1ns), htmldesc: ls_on leading edge blanking time setting (default 3.1ns), idx: 1924, offset: 9, otp_b0: 0, otp_a0: 174, otpreg_add: 863, otpreg_ofs: 0}
OTP_BUCK0_CFG_ZD_TRIM_863: {name: CFG_ZD_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_3, reg_addr: 16531, otp_owner: trim, value: 0, bw: 4, desc: zero detection threshold trim (default 0A), htmldesc: zero detection threshold trim (default 0A), idx: 1925, offset: 13, otp_b0: 0, otp_a0: 174, otpreg_add: 863, otpreg_ofs: 4}
OTP_BUCK0_IADC_OS_TRIM_864: {name: IADC_OS_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_4, reg_addr: 16532, otp_owner: trim, value: 0, bw: 4, desc: Offset trim for ADC current measurement, htmldesc: Offset trim for ADC current measurement, idx: 1926, offset: 17, otp_b0: 0, otp_a0: 174, otpreg_add: 864, otpreg_ofs: 0}
OTP_BUCK0_CFG_PWM_1SHOT_SEL_864: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_4, reg_addr: 16532, otp_owner: design, value: 3, bw: 4, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 1927, offset: 21, otp_b0: 0, otp_a0: 174, otpreg_add: 864, otpreg_ofs: 4}
OTP_BUCK0_CFG_SC_OFFSET_SET_865: {name: CFG_SC_OFFSET_SET, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_5, reg_addr: 16533, otp_owner: design, value: 48, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), idx: 1928, offset: 25, otp_b0: 0, otp_a0: 174, otpreg_add: 865, otpreg_ofs: 0}
OTP_BUCK0_CFG_SC_EN_1U_865: {name: CFG_SC_EN_1U, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_5, reg_addr: 16533, otp_owner: design, value: 0, bw: 1, desc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, htmldesc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, idx: 1929, offset: 31, otp_b0: 0, otp_a0: 174, otpreg_add: 865, otpreg_ofs: 6}
OTP_BUCK0_CFG_SC_TRIM_866: {name: CFG_SC_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_6, reg_addr: 16534, otp_owner: trim, value: 24, bw: 6, desc: 'slope compensation ramp trim (SS: 44, FF: 8)', htmldesc: 'slope compensation ramp trim (SS: 44, FF: 8)', idx: 1930, offset: 0, otp_b0: 0, otp_a0: 175, otpreg_add: 866, otpreg_ofs: 0}
OTP_BUCK0_CFG_DENOTCH_SEL_866: {name: CFG_DENOTCH_SEL, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_6, reg_addr: 16534, otp_owner: design, value: 0, bw: 2, desc: denotch filter for en_hp, htmldesc: denotch filter for en_hp, idx: 1931, offset: 6, otp_b0: 0, otp_a0: 175, otpreg_add: 866, otpreg_ofs: 6}
OTP_BUCK0_CFG_HS_ILIM_POS_SET_867: {name: CFG_HS_ILIM_POS_SET, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_7, reg_addr: 16535, otp_owner: trim, value: 0, bw: 6, desc: high-side current limit positive setting, htmldesc: high-side current limit positive setting, idx: 1932, offset: 8, otp_b0: 0, otp_a0: 175, otpreg_add: 867, otpreg_ofs: 0}
OTP_BUCK0_ILIM_NEG_PWM_EN_867: {name: ILIM_NEG_PWM_EN, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_7, reg_addr: 16535, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 1933, offset: 14, otp_b0: 0, otp_a0: 175, otpreg_add: 867, otpreg_ofs: 6}
OTP_BUCK0_ILIM_POS_PWM_EN_867: {name: ILIM_POS_PWM_EN, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_7, reg_addr: 16535, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 1934, offset: 15, otp_b0: 0, otp_a0: 175, otpreg_add: 867, otpreg_ofs: 7}
OTP_BUCK0_CFG_HS_ILIM_NEG_SET_868: {name: CFG_HS_ILIM_NEG_SET, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_8, reg_addr: 16536, otp_owner: design, value: 0, bw: 4, desc: high-side current limit negative setting, htmldesc: high-side current limit negative setting, idx: 1935, offset: 16, otp_b0: 0, otp_a0: 175, otpreg_add: 868, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_BLK_SET_868: {name: CFG_HS_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_8, reg_addr: 16536, otp_owner: design, value: 0, bw: 4, desc: hs_on leading edge blanking time setting, htmldesc: hs_on leading edge blanking time setting, idx: 1936, offset: 20, otp_b0: 0, otp_a0: 175, otpreg_add: 868, otpreg_ofs: 4}
OTP_BUCK0_CFG_LS_ROW_EN_869: {name: CFG_LS_ROW_EN, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_10, reg_addr: 16538, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 1937, offset: 24, otp_b0: 0, otp_a0: 175, otpreg_add: 869, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_ROW_EN_870: {name: CFG_HS_ROW_EN, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_11, reg_addr: 16539, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 1938, offset: 0, otp_b0: 0, otp_a0: 176, otpreg_add: 870, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_PREDRV_PUN_STR_871: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_12, reg_addr: 16540, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 1939, offset: 8, otp_b0: 0, otp_a0: 176, otpreg_add: 871, otpreg_ofs: 0}
OTP_BUCK0_CFG_CSA_CAP_SET_871: {name: CFG_CSA_CAP_SET, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_12, reg_addr: 16540, otp_owner: design, value: 4, bw: 4, desc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', htmldesc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', idx: 1940, offset: 12, otp_b0: 0, otp_a0: 176, otpreg_add: 871, otpreg_ofs: 4}
OTP_BUCK0_CFG_DTC_LX_RISE_SEL_872: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_14, reg_addr: 16542, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 1941, offset: 16, otp_b0: 0, otp_a0: 176, otpreg_add: 872, otpreg_ofs: 0}
OTP_BUCK0_CFG_DTC_LX_FALL_SEL_872: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_14, reg_addr: 16542, otp_owner: design, value: 3, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 1942, offset: 18, otp_b0: 0, otp_a0: 176, otpreg_add: 872, otpreg_ofs: 6}
OTP_BUCK0_CFG_ZVS_EN_873: {name: CFG_ZVS_EN, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_15, reg_addr: 16543, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 1943, offset: 20, otp_b0: 0, otp_a0: 176, otpreg_add: 873, otpreg_ofs: 0}
OTP_BUCK0_CFG_ZVS_REL_DEL_873: {name: CFG_ZVS_REL_DEL, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_15, reg_addr: 16543, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 1944, offset: 21, otp_b0: 0, otp_a0: 176, otpreg_add: 873, otpreg_ofs: 1}
OTP_BUCK0_CFG_MIR_GAIN_873: {name: CFG_MIR_GAIN, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_15, reg_addr: 16543, otp_owner: design, value: 0, bw: 1, desc: Gain setting for the sc correction., htmldesc: Gain setting for the sc correction., idx: 1945, offset: 25, otp_b0: 0, otp_a0: 176, otpreg_add: 873, otpreg_ofs: 7}
OTP_BUCK0_OTP_SPARE0_874: {name: OTP_SPARE0, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_16, reg_addr: 16544, otp_owner: design, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 1946, offset: 26, otp_b0: 0, otp_a0: 176, otpreg_add: 874, otpreg_ofs: 0}
OTP_BUCK0_OTP_SPARE1_875: {name: OTP_SPARE1, inst_name: BUCK0, reg_name: BUCK0_HP1_CFG_17, reg_addr: 16545, otp_owner: design, value: 0, bw: 5, desc: Spare bits, htmldesc: Spare bits, idx: 1947, offset: 2, otp_b0: 0, otp_a0: 177, otpreg_add: 875, otpreg_ofs: 0}
OTP_BUCK0_CFG_EN_HP_876: {name: CFG_EN_HP, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_0, reg_addr: 16552, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 1948, offset: 7, otp_b0: 0, otp_a0: 177, otpreg_add: 876, otpreg_ofs: 0}
OTP_BUCK0_CFG_SC_EN_220NH_876: {name: CFG_SC_EN_220NH, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_0, reg_addr: 16552, otp_owner: design, value: 0, bw: 1, desc: Enable sc to support 220nH, htmldesc: Enable sc to support 220nH, idx: 1949, offset: 8, otp_b0: 0, otp_a0: 177, otpreg_add: 876, otpreg_ofs: 1}
OTP_BUCK0_CFG_HS_ILIM_POS_UP_SET_876: {name: CFG_HS_ILIM_POS_UP_SET, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_0, reg_addr: 16552, otp_owner: design, value: 0, bw: 1, desc: high-side current limit postive shiftup setting, htmldesc: high-side current limit postive shiftup setting, idx: 1950, offset: 9, otp_b0: 0, otp_a0: 177, otpreg_add: 876, otpreg_ofs: 2}
OTP_BUCK0_CFG_CC_BLK_SET_876: {name: CFG_CC_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_0, reg_addr: 16552, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting, htmldesc: pwm comparator blanking time setting, idx: 1951, offset: 10, otp_b0: 0, otp_a0: 177, otpreg_add: 876, otpreg_ofs: 3}
OTP_BUCK0_CFG_WIDTH_SEL_876: {name: CFG_WIDTH_SEL, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_0, reg_addr: 16552, otp_owner: design, value: 0, bw: 2, desc: pwm clock width setting, htmldesc: pwm clock width setting, idx: 1952, offset: 12, otp_b0: 0, otp_a0: 177, otpreg_add: 876, otpreg_ofs: 5}
OTP_BUCK0_CFG_VE_RST_EN_876: {name: CFG_VE_RST_EN, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_0, reg_addr: 16552, otp_owner: design, value: 0, bw: 1, desc: enable Igm resistor reset, htmldesc: enable Igm resistor reset, idx: 1953, offset: 14, otp_b0: 0, otp_a0: 177, otpreg_add: 876, otpreg_ofs: 7}
OTP_BUCK0_CFG_LS_NILIM_SET_877: {name: CFG_LS_NILIM_SET, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_1, reg_addr: 16553, otp_owner: trim, value: 20, bw: 5, desc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', htmldesc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', idx: 1954, offset: 15, otp_b0: 0, otp_a0: 177, otpreg_add: 877, otpreg_ofs: 0}
OTP_BUCK0_CFG_LS_CS_SWITCH_EN_877: {name: CFG_LS_CS_SWITCH_EN, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_1, reg_addr: 16553, otp_owner: design, value: 1, bw: 1, desc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), htmldesc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), idx: 1955, offset: 20, otp_b0: 0, otp_a0: 177, otpreg_add: 877, otpreg_ofs: 5}
OTP_BUCK0_CFG_PWM_1SHOT_SEL_SPARE_877: {name: CFG_PWM_1SHOT_SEL_SPARE, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_1, reg_addr: 16553, otp_owner: design, value: 0, bw: 2, desc: spare bits, htmldesc: spare bits, idx: 1956, offset: 21, otp_b0: 0, otp_a0: 177, otpreg_add: 877, otpreg_ofs: 6}
OTP_BUCK0_CFG_CS_OS_TRIM_878: {name: CFG_CS_OS_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_2, reg_addr: 16554, otp_owner: trim, value: 14, bw: 4, desc: low-side current sense amplifier offset trim (default 1.5A), htmldesc: low-side current sense amplifier offset trim (default 1.5A), idx: 1957, offset: 23, otp_b0: 0, otp_a0: 177, otpreg_add: 878, otpreg_ofs: 0}
OTP_BUCK0_CFG_CS_GAIN_TRIM_878: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_2, reg_addr: 16554, otp_owner: trim, value: 0, bw: 4, desc: low-side current sense amplifier gain trim (default 12680), htmldesc: low-side current sense amplifier gain trim (default 12680), idx: 1958, offset: 27, otp_b0: 0, otp_a0: 177, otpreg_add: 878, otpreg_ofs: 4}
OTP_BUCK0_CFG_LS_BLK_SET_879: {name: CFG_LS_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_3, reg_addr: 16555, otp_owner: design, value: 0, bw: 4, desc: ls_on leading edge blanking time setting (default 3.1ns), htmldesc: ls_on leading edge blanking time setting (default 3.1ns), idx: 1959, offset: 31, otp_b0: 0, otp_a0: 177, otpreg_add: 879, otpreg_ofs: 0}
OTP_BUCK0_CFG_ZD_TRIM_879: {name: CFG_ZD_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_3, reg_addr: 16555, otp_owner: trim, value: 0, bw: 4, desc: zero detection threshold trim (default 0A), htmldesc: zero detection threshold trim (default 0A), idx: 1960, offset: 3, otp_b0: 0, otp_a0: 178, otpreg_add: 879, otpreg_ofs: 4}
OTP_BUCK0_IADC_OS_TRIM_880: {name: IADC_OS_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_4, reg_addr: 16556, otp_owner: trim, value: 0, bw: 4, desc: Offset trim for ADC current measurement, htmldesc: Offset trim for ADC current measurement, idx: 1961, offset: 7, otp_b0: 0, otp_a0: 178, otpreg_add: 880, otpreg_ofs: 0}
OTP_BUCK0_CFG_PWM_1SHOT_SEL_880: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_4, reg_addr: 16556, otp_owner: design, value: 3, bw: 4, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 1962, offset: 11, otp_b0: 0, otp_a0: 178, otpreg_add: 880, otpreg_ofs: 4}
OTP_BUCK0_CFG_SC_OFFSET_SET_881: {name: CFG_SC_OFFSET_SET, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_5, reg_addr: 16557, otp_owner: design, value: 48, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), idx: 1963, offset: 15, otp_b0: 0, otp_a0: 178, otpreg_add: 881, otpreg_ofs: 0}
OTP_BUCK0_CFG_SC_EN_1U_881: {name: CFG_SC_EN_1U, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_5, reg_addr: 16557, otp_owner: design, value: 0, bw: 1, desc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, htmldesc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, idx: 1964, offset: 21, otp_b0: 0, otp_a0: 178, otpreg_add: 881, otpreg_ofs: 6}
OTP_BUCK0_CFG_SC_TRIM_882: {name: CFG_SC_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_6, reg_addr: 16558, otp_owner: trim, value: 24, bw: 6, desc: 'slope compensation ramp trim (SS: 44, FF: 8)', htmldesc: 'slope compensation ramp trim (SS: 44, FF: 8)', idx: 1965, offset: 22, otp_b0: 0, otp_a0: 178, otpreg_add: 882, otpreg_ofs: 0}
OTP_BUCK0_CFG_DENOTCH_SEL_882: {name: CFG_DENOTCH_SEL, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_6, reg_addr: 16558, otp_owner: design, value: 0, bw: 2, desc: denotch filter for en_hp, htmldesc: denotch filter for en_hp, idx: 1966, offset: 28, otp_b0: 0, otp_a0: 178, otpreg_add: 882, otpreg_ofs: 6}
OTP_BUCK0_CFG_HS_ILIM_POS_SET_883: {name: CFG_HS_ILIM_POS_SET, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_7, reg_addr: 16559, otp_owner: trim, value: 0, bw: 6, desc: high-side current limit positive setting, htmldesc: high-side current limit positive setting, idx: 1967, offset: 30, otp_b0: 0, otp_a0: 178, otpreg_add: 883, otpreg_ofs: 0}
OTP_BUCK0_ILIM_NEG_PWM_EN_883: {name: ILIM_NEG_PWM_EN, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_7, reg_addr: 16559, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 1968, offset: 4, otp_b0: 0, otp_a0: 179, otpreg_add: 883, otpreg_ofs: 6}
OTP_BUCK0_ILIM_POS_PWM_EN_883: {name: ILIM_POS_PWM_EN, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_7, reg_addr: 16559, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 1969, offset: 5, otp_b0: 0, otp_a0: 179, otpreg_add: 883, otpreg_ofs: 7}
OTP_BUCK0_CFG_HS_ILIM_NEG_SET_884: {name: CFG_HS_ILIM_NEG_SET, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_8, reg_addr: 16560, otp_owner: design, value: 0, bw: 4, desc: high-side current limit negative setting, htmldesc: high-side current limit negative setting, idx: 1970, offset: 6, otp_b0: 0, otp_a0: 179, otpreg_add: 884, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_BLK_SET_884: {name: CFG_HS_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_8, reg_addr: 16560, otp_owner: design, value: 0, bw: 4, desc: hs_on leading edge blanking time setting, htmldesc: hs_on leading edge blanking time setting, idx: 1971, offset: 10, otp_b0: 0, otp_a0: 179, otpreg_add: 884, otpreg_ofs: 4}
OTP_BUCK0_CFG_LS_ROW_EN_885: {name: CFG_LS_ROW_EN, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_10, reg_addr: 16562, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 1972, offset: 14, otp_b0: 0, otp_a0: 179, otpreg_add: 885, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_ROW_EN_886: {name: CFG_HS_ROW_EN, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_11, reg_addr: 16563, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 1973, offset: 22, otp_b0: 0, otp_a0: 179, otpreg_add: 886, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_PREDRV_PUN_STR_887: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_12, reg_addr: 16564, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 1974, offset: 30, otp_b0: 0, otp_a0: 179, otpreg_add: 887, otpreg_ofs: 0}
OTP_BUCK0_CFG_CSA_CAP_SET_887: {name: CFG_CSA_CAP_SET, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_12, reg_addr: 16564, otp_owner: design, value: 4, bw: 4, desc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', htmldesc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', idx: 1975, offset: 2, otp_b0: 0, otp_a0: 180, otpreg_add: 887, otpreg_ofs: 4}
OTP_BUCK0_CFG_DTC_LX_RISE_SEL_888: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_14, reg_addr: 16566, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 1976, offset: 6, otp_b0: 0, otp_a0: 180, otpreg_add: 888, otpreg_ofs: 0}
OTP_BUCK0_CFG_DTC_LX_FALL_SEL_888: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_14, reg_addr: 16566, otp_owner: design, value: 3, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 1977, offset: 8, otp_b0: 0, otp_a0: 180, otpreg_add: 888, otpreg_ofs: 6}
OTP_BUCK0_CFG_ZVS_EN_889: {name: CFG_ZVS_EN, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_15, reg_addr: 16567, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 1978, offset: 10, otp_b0: 0, otp_a0: 180, otpreg_add: 889, otpreg_ofs: 0}
OTP_BUCK0_CFG_ZVS_REL_DEL_889: {name: CFG_ZVS_REL_DEL, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_15, reg_addr: 16567, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 1979, offset: 11, otp_b0: 0, otp_a0: 180, otpreg_add: 889, otpreg_ofs: 1}
OTP_BUCK0_CFG_MIR_GAIN_889: {name: CFG_MIR_GAIN, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_15, reg_addr: 16567, otp_owner: design, value: 0, bw: 1, desc: Gain setting for the sc correction., htmldesc: Gain setting for the sc correction., idx: 1980, offset: 15, otp_b0: 0, otp_a0: 180, otpreg_add: 889, otpreg_ofs: 7}
OTP_BUCK0_OTP_SPARE0_890: {name: OTP_SPARE0, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_16, reg_addr: 16568, otp_owner: design, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 1981, offset: 16, otp_b0: 0, otp_a0: 180, otpreg_add: 890, otpreg_ofs: 0}
OTP_BUCK0_OTP_SPARE1_891: {name: OTP_SPARE1, inst_name: BUCK0, reg_name: BUCK0_HP2_CFG_17, reg_addr: 16569, otp_owner: design, value: 0, bw: 5, desc: Spare bits, htmldesc: Spare bits, idx: 1982, offset: 24, otp_b0: 0, otp_a0: 180, otpreg_add: 891, otpreg_ofs: 0}
OTP_BUCK0_CFG_EN_HP_892: {name: CFG_EN_HP, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_0, reg_addr: 16576, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 1983, offset: 29, otp_b0: 0, otp_a0: 180, otpreg_add: 892, otpreg_ofs: 0}
OTP_BUCK0_CFG_SC_EN_220NH_892: {name: CFG_SC_EN_220NH, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_0, reg_addr: 16576, otp_owner: design, value: 0, bw: 1, desc: Enable sc to support 220nH, htmldesc: Enable sc to support 220nH, idx: 1984, offset: 30, otp_b0: 0, otp_a0: 180, otpreg_add: 892, otpreg_ofs: 1}
OTP_BUCK0_CFG_HS_ILIM_POS_UP_SET_892: {name: CFG_HS_ILIM_POS_UP_SET, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_0, reg_addr: 16576, otp_owner: design, value: 0, bw: 1, desc: high-side current limit postive shiftup setting, htmldesc: high-side current limit postive shiftup setting, idx: 1985, offset: 31, otp_b0: 0, otp_a0: 180, otpreg_add: 892, otpreg_ofs: 2}
OTP_BUCK0_CFG_CC_BLK_SET_892: {name: CFG_CC_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_0, reg_addr: 16576, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting, htmldesc: pwm comparator blanking time setting, idx: 1986, offset: 0, otp_b0: 0, otp_a0: 181, otpreg_add: 892, otpreg_ofs: 3}
OTP_BUCK0_CFG_WIDTH_SEL_892: {name: CFG_WIDTH_SEL, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_0, reg_addr: 16576, otp_owner: design, value: 0, bw: 2, desc: pwm clock width setting, htmldesc: pwm clock width setting, idx: 1987, offset: 2, otp_b0: 0, otp_a0: 181, otpreg_add: 892, otpreg_ofs: 5}
OTP_BUCK0_CFG_VE_RST_EN_892: {name: CFG_VE_RST_EN, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_0, reg_addr: 16576, otp_owner: design, value: 0, bw: 1, desc: enable Igm resistor reset, htmldesc: enable Igm resistor reset, idx: 1988, offset: 4, otp_b0: 0, otp_a0: 181, otpreg_add: 892, otpreg_ofs: 7}
OTP_BUCK0_CFG_LS_NILIM_SET_893: {name: CFG_LS_NILIM_SET, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_1, reg_addr: 16577, otp_owner: trim, value: 20, bw: 5, desc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', htmldesc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', idx: 1989, offset: 5, otp_b0: 0, otp_a0: 181, otpreg_add: 893, otpreg_ofs: 0}
OTP_BUCK0_CFG_LS_CS_SWITCH_EN_893: {name: CFG_LS_CS_SWITCH_EN, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_1, reg_addr: 16577, otp_owner: design, value: 1, bw: 1, desc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), htmldesc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), idx: 1990, offset: 10, otp_b0: 0, otp_a0: 181, otpreg_add: 893, otpreg_ofs: 5}
OTP_BUCK0_CFG_PWM_1SHOT_SEL_SPARE_893: {name: CFG_PWM_1SHOT_SEL_SPARE, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_1, reg_addr: 16577, otp_owner: design, value: 0, bw: 2, desc: spare bits, htmldesc: spare bits, idx: 1991, offset: 11, otp_b0: 0, otp_a0: 181, otpreg_add: 893, otpreg_ofs: 6}
OTP_BUCK0_CFG_CS_OS_TRIM_894: {name: CFG_CS_OS_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_2, reg_addr: 16578, otp_owner: trim, value: 14, bw: 4, desc: low-side current sense amplifier offset trim (default 1.5A), htmldesc: low-side current sense amplifier offset trim (default 1.5A), idx: 1992, offset: 13, otp_b0: 0, otp_a0: 181, otpreg_add: 894, otpreg_ofs: 0}
OTP_BUCK0_CFG_CS_GAIN_TRIM_894: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_2, reg_addr: 16578, otp_owner: trim, value: 0, bw: 4, desc: low-side current sense amplifier gain trim (default 12680), htmldesc: low-side current sense amplifier gain trim (default 12680), idx: 1993, offset: 17, otp_b0: 0, otp_a0: 181, otpreg_add: 894, otpreg_ofs: 4}
OTP_BUCK0_CFG_LS_BLK_SET_895: {name: CFG_LS_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_3, reg_addr: 16579, otp_owner: design, value: 0, bw: 4, desc: ls_on leading edge blanking time setting (default 3.1ns), htmldesc: ls_on leading edge blanking time setting (default 3.1ns), idx: 1994, offset: 21, otp_b0: 0, otp_a0: 181, otpreg_add: 895, otpreg_ofs: 0}
OTP_BUCK0_CFG_ZD_TRIM_895: {name: CFG_ZD_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_3, reg_addr: 16579, otp_owner: trim, value: 0, bw: 4, desc: zero detection threshold trim (default 0A), htmldesc: zero detection threshold trim (default 0A), idx: 1995, offset: 25, otp_b0: 0, otp_a0: 181, otpreg_add: 895, otpreg_ofs: 4}
OTP_BUCK0_IADC_OS_TRIM_896: {name: IADC_OS_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_4, reg_addr: 16580, otp_owner: trim, value: 0, bw: 4, desc: Offset trim for ADC current measurement, htmldesc: Offset trim for ADC current measurement, idx: 1996, offset: 29, otp_b0: 0, otp_a0: 181, otpreg_add: 896, otpreg_ofs: 0}
OTP_BUCK0_CFG_PWM_1SHOT_SEL_896: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_4, reg_addr: 16580, otp_owner: design, value: 3, bw: 4, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 1997, offset: 1, otp_b0: 0, otp_a0: 182, otpreg_add: 896, otpreg_ofs: 4}
OTP_BUCK0_CFG_SC_OFFSET_SET_897: {name: CFG_SC_OFFSET_SET, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_5, reg_addr: 16581, otp_owner: design, value: 48, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), idx: 1998, offset: 5, otp_b0: 0, otp_a0: 182, otpreg_add: 897, otpreg_ofs: 0}
OTP_BUCK0_CFG_SC_EN_1U_897: {name: CFG_SC_EN_1U, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_5, reg_addr: 16581, otp_owner: design, value: 0, bw: 1, desc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, htmldesc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, idx: 1999, offset: 11, otp_b0: 0, otp_a0: 182, otpreg_add: 897, otpreg_ofs: 6}
OTP_BUCK0_CFG_SC_TRIM_898: {name: CFG_SC_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_6, reg_addr: 16582, otp_owner: trim, value: 24, bw: 6, desc: 'slope compensation ramp trim (SS: 44, FF: 8)', htmldesc: 'slope compensation ramp trim (SS: 44, FF: 8)', idx: 2000, offset: 12, otp_b0: 0, otp_a0: 182, otpreg_add: 898, otpreg_ofs: 0}
OTP_BUCK0_CFG_DENOTCH_SEL_898: {name: CFG_DENOTCH_SEL, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_6, reg_addr: 16582, otp_owner: design, value: 0, bw: 2, desc: denotch filter for en_hp, htmldesc: denotch filter for en_hp, idx: 2001, offset: 18, otp_b0: 0, otp_a0: 182, otpreg_add: 898, otpreg_ofs: 6}
OTP_BUCK0_CFG_HS_ILIM_POS_SET_899: {name: CFG_HS_ILIM_POS_SET, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_7, reg_addr: 16583, otp_owner: trim, value: 0, bw: 6, desc: high-side current limit positive setting, htmldesc: high-side current limit positive setting, idx: 2002, offset: 20, otp_b0: 0, otp_a0: 182, otpreg_add: 899, otpreg_ofs: 0}
OTP_BUCK0_ILIM_NEG_PWM_EN_899: {name: ILIM_NEG_PWM_EN, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_7, reg_addr: 16583, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 2003, offset: 26, otp_b0: 0, otp_a0: 182, otpreg_add: 899, otpreg_ofs: 6}
OTP_BUCK0_ILIM_POS_PWM_EN_899: {name: ILIM_POS_PWM_EN, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_7, reg_addr: 16583, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 2004, offset: 27, otp_b0: 0, otp_a0: 182, otpreg_add: 899, otpreg_ofs: 7}
OTP_BUCK0_CFG_HS_ILIM_NEG_SET_900: {name: CFG_HS_ILIM_NEG_SET, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_8, reg_addr: 16584, otp_owner: design, value: 0, bw: 4, desc: high-side current limit negative setting, htmldesc: high-side current limit negative setting, idx: 2005, offset: 28, otp_b0: 0, otp_a0: 182, otpreg_add: 900, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_BLK_SET_900: {name: CFG_HS_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_8, reg_addr: 16584, otp_owner: design, value: 0, bw: 4, desc: hs_on leading edge blanking time setting, htmldesc: hs_on leading edge blanking time setting, idx: 2006, offset: 0, otp_b0: 0, otp_a0: 183, otpreg_add: 900, otpreg_ofs: 4}
OTP_BUCK0_CFG_LS_ROW_EN_901: {name: CFG_LS_ROW_EN, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_10, reg_addr: 16586, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2007, offset: 4, otp_b0: 0, otp_a0: 183, otpreg_add: 901, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_ROW_EN_902: {name: CFG_HS_ROW_EN, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_11, reg_addr: 16587, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2008, offset: 12, otp_b0: 0, otp_a0: 183, otpreg_add: 902, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_PREDRV_PUN_STR_903: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_12, reg_addr: 16588, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 2009, offset: 20, otp_b0: 0, otp_a0: 183, otpreg_add: 903, otpreg_ofs: 0}
OTP_BUCK0_CFG_CSA_CAP_SET_903: {name: CFG_CSA_CAP_SET, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_12, reg_addr: 16588, otp_owner: design, value: 4, bw: 4, desc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', htmldesc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', idx: 2010, offset: 24, otp_b0: 0, otp_a0: 183, otpreg_add: 903, otpreg_ofs: 4}
OTP_BUCK0_CFG_DTC_LX_RISE_SEL_904: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_14, reg_addr: 16590, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 2011, offset: 28, otp_b0: 0, otp_a0: 183, otpreg_add: 904, otpreg_ofs: 0}
OTP_BUCK0_CFG_DTC_LX_FALL_SEL_904: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_14, reg_addr: 16590, otp_owner: design, value: 3, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 2012, offset: 30, otp_b0: 0, otp_a0: 183, otpreg_add: 904, otpreg_ofs: 6}
OTP_BUCK0_CFG_ZVS_EN_905: {name: CFG_ZVS_EN, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_15, reg_addr: 16591, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 2013, offset: 0, otp_b0: 0, otp_a0: 184, otpreg_add: 905, otpreg_ofs: 0}
OTP_BUCK0_CFG_ZVS_REL_DEL_905: {name: CFG_ZVS_REL_DEL, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_15, reg_addr: 16591, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 2014, offset: 1, otp_b0: 0, otp_a0: 184, otpreg_add: 905, otpreg_ofs: 1}
OTP_BUCK0_CFG_MIR_GAIN_905: {name: CFG_MIR_GAIN, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_15, reg_addr: 16591, otp_owner: design, value: 0, bw: 1, desc: Gain setting for the sc correction., htmldesc: Gain setting for the sc correction., idx: 2015, offset: 5, otp_b0: 0, otp_a0: 184, otpreg_add: 905, otpreg_ofs: 7}
OTP_BUCK0_OTP_SPARE0_906: {name: OTP_SPARE0, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_16, reg_addr: 16592, otp_owner: design, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 2016, offset: 6, otp_b0: 0, otp_a0: 184, otpreg_add: 906, otpreg_ofs: 0}
OTP_BUCK0_OTP_SPARE1_907: {name: OTP_SPARE1, inst_name: BUCK0, reg_name: BUCK0_HP3_CFG_17, reg_addr: 16593, otp_owner: design, value: 0, bw: 5, desc: Spare bits, htmldesc: Spare bits, idx: 2017, offset: 14, otp_b0: 0, otp_a0: 184, otpreg_add: 907, otpreg_ofs: 0}
OTP_BUCK0_CFG_EN_HP_908: {name: CFG_EN_HP, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_0, reg_addr: 16600, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 2018, offset: 19, otp_b0: 0, otp_a0: 184, otpreg_add: 908, otpreg_ofs: 0}
OTP_BUCK0_CFG_SC_EN_220NH_908: {name: CFG_SC_EN_220NH, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_0, reg_addr: 16600, otp_owner: design, value: 0, bw: 1, desc: Enable sc to support 220nH, htmldesc: Enable sc to support 220nH, idx: 2019, offset: 20, otp_b0: 0, otp_a0: 184, otpreg_add: 908, otpreg_ofs: 1}
OTP_BUCK0_CFG_HS_ILIM_POS_UP_SET_908: {name: CFG_HS_ILIM_POS_UP_SET, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_0, reg_addr: 16600, otp_owner: design, value: 0, bw: 1, desc: high-side current limit postive shiftup setting, htmldesc: high-side current limit postive shiftup setting, idx: 2020, offset: 21, otp_b0: 0, otp_a0: 184, otpreg_add: 908, otpreg_ofs: 2}
OTP_BUCK0_CFG_CC_BLK_SET_908: {name: CFG_CC_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_0, reg_addr: 16600, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting, htmldesc: pwm comparator blanking time setting, idx: 2021, offset: 22, otp_b0: 0, otp_a0: 184, otpreg_add: 908, otpreg_ofs: 3}
OTP_BUCK0_CFG_WIDTH_SEL_908: {name: CFG_WIDTH_SEL, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_0, reg_addr: 16600, otp_owner: design, value: 0, bw: 2, desc: pwm clock width setting, htmldesc: pwm clock width setting, idx: 2022, offset: 24, otp_b0: 0, otp_a0: 184, otpreg_add: 908, otpreg_ofs: 5}
OTP_BUCK0_CFG_VE_RST_EN_908: {name: CFG_VE_RST_EN, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_0, reg_addr: 16600, otp_owner: design, value: 0, bw: 1, desc: enable Igm resistor reset, htmldesc: enable Igm resistor reset, idx: 2023, offset: 26, otp_b0: 0, otp_a0: 184, otpreg_add: 908, otpreg_ofs: 7}
OTP_BUCK0_CFG_LS_NILIM_SET_909: {name: CFG_LS_NILIM_SET, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_1, reg_addr: 16601, otp_owner: trim, value: 20, bw: 5, desc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', htmldesc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', idx: 2024, offset: 27, otp_b0: 0, otp_a0: 184, otpreg_add: 909, otpreg_ofs: 0}
OTP_BUCK0_CFG_LS_CS_SWITCH_EN_909: {name: CFG_LS_CS_SWITCH_EN, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_1, reg_addr: 16601, otp_owner: design, value: 1, bw: 1, desc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), htmldesc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), idx: 2025, offset: 0, otp_b0: 0, otp_a0: 185, otpreg_add: 909, otpreg_ofs: 5}
OTP_BUCK0_CFG_PWM_1SHOT_SEL_SPARE_909: {name: CFG_PWM_1SHOT_SEL_SPARE, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_1, reg_addr: 16601, otp_owner: design, value: 0, bw: 2, desc: spare bits, htmldesc: spare bits, idx: 2026, offset: 1, otp_b0: 0, otp_a0: 185, otpreg_add: 909, otpreg_ofs: 6}
OTP_BUCK0_CFG_CS_OS_TRIM_910: {name: CFG_CS_OS_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_2, reg_addr: 16602, otp_owner: trim, value: 14, bw: 4, desc: low-side current sense amplifier offset trim (default 1.5A), htmldesc: low-side current sense amplifier offset trim (default 1.5A), idx: 2027, offset: 3, otp_b0: 0, otp_a0: 185, otpreg_add: 910, otpreg_ofs: 0}
OTP_BUCK0_CFG_CS_GAIN_TRIM_910: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_2, reg_addr: 16602, otp_owner: trim, value: 0, bw: 4, desc: low-side current sense amplifier gain trim (default 12680), htmldesc: low-side current sense amplifier gain trim (default 12680), idx: 2028, offset: 7, otp_b0: 0, otp_a0: 185, otpreg_add: 910, otpreg_ofs: 4}
OTP_BUCK0_CFG_LS_BLK_SET_911: {name: CFG_LS_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_3, reg_addr: 16603, otp_owner: design, value: 0, bw: 4, desc: ls_on leading edge blanking time setting (default 3.1ns), htmldesc: ls_on leading edge blanking time setting (default 3.1ns), idx: 2029, offset: 11, otp_b0: 0, otp_a0: 185, otpreg_add: 911, otpreg_ofs: 0}
OTP_BUCK0_CFG_ZD_TRIM_911: {name: CFG_ZD_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_3, reg_addr: 16603, otp_owner: trim, value: 0, bw: 4, desc: zero detection threshold trim (default 0A), htmldesc: zero detection threshold trim (default 0A), idx: 2030, offset: 15, otp_b0: 0, otp_a0: 185, otpreg_add: 911, otpreg_ofs: 4}
OTP_BUCK0_IADC_OS_TRIM_912: {name: IADC_OS_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_4, reg_addr: 16604, otp_owner: trim, value: 0, bw: 4, desc: Offset trim for ADC current measurement, htmldesc: Offset trim for ADC current measurement, idx: 2031, offset: 19, otp_b0: 0, otp_a0: 185, otpreg_add: 912, otpreg_ofs: 0}
OTP_BUCK0_CFG_PWM_1SHOT_SEL_912: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_4, reg_addr: 16604, otp_owner: design, value: 3, bw: 4, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 2032, offset: 23, otp_b0: 0, otp_a0: 185, otpreg_add: 912, otpreg_ofs: 4}
OTP_BUCK0_CFG_SC_OFFSET_SET_913: {name: CFG_SC_OFFSET_SET, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_5, reg_addr: 16605, otp_owner: design, value: 48, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), idx: 2033, offset: 27, otp_b0: 0, otp_a0: 185, otpreg_add: 913, otpreg_ofs: 0}
OTP_BUCK0_CFG_SC_EN_1U_913: {name: CFG_SC_EN_1U, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_5, reg_addr: 16605, otp_owner: design, value: 0, bw: 1, desc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, htmldesc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, idx: 2034, offset: 1, otp_b0: 0, otp_a0: 186, otpreg_add: 913, otpreg_ofs: 6}
OTP_BUCK0_CFG_SC_TRIM_914: {name: CFG_SC_TRIM, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_6, reg_addr: 16606, otp_owner: trim, value: 24, bw: 6, desc: 'slope compensation ramp trim (SS: 44, FF: 8)', htmldesc: 'slope compensation ramp trim (SS: 44, FF: 8)', idx: 2035, offset: 2, otp_b0: 0, otp_a0: 186, otpreg_add: 914, otpreg_ofs: 0}
OTP_BUCK0_CFG_DENOTCH_SEL_914: {name: CFG_DENOTCH_SEL, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_6, reg_addr: 16606, otp_owner: design, value: 0, bw: 2, desc: denotch filter for en_hp, htmldesc: denotch filter for en_hp, idx: 2036, offset: 8, otp_b0: 0, otp_a0: 186, otpreg_add: 914, otpreg_ofs: 6}
OTP_BUCK0_CFG_HS_ILIM_POS_SET_915: {name: CFG_HS_ILIM_POS_SET, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_7, reg_addr: 16607, otp_owner: trim, value: 0, bw: 6, desc: high-side current limit positive setting, htmldesc: high-side current limit positive setting, idx: 2037, offset: 10, otp_b0: 0, otp_a0: 186, otpreg_add: 915, otpreg_ofs: 0}
OTP_BUCK0_ILIM_NEG_PWM_EN_915: {name: ILIM_NEG_PWM_EN, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_7, reg_addr: 16607, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 2038, offset: 16, otp_b0: 0, otp_a0: 186, otpreg_add: 915, otpreg_ofs: 6}
OTP_BUCK0_ILIM_POS_PWM_EN_915: {name: ILIM_POS_PWM_EN, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_7, reg_addr: 16607, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 2039, offset: 17, otp_b0: 0, otp_a0: 186, otpreg_add: 915, otpreg_ofs: 7}
OTP_BUCK0_CFG_HS_ILIM_NEG_SET_916: {name: CFG_HS_ILIM_NEG_SET, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_8, reg_addr: 16608, otp_owner: design, value: 0, bw: 4, desc: high-side current limit negative setting, htmldesc: high-side current limit negative setting, idx: 2040, offset: 18, otp_b0: 0, otp_a0: 186, otpreg_add: 916, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_BLK_SET_916: {name: CFG_HS_BLK_SET, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_8, reg_addr: 16608, otp_owner: design, value: 0, bw: 4, desc: hs_on leading edge blanking time setting, htmldesc: hs_on leading edge blanking time setting, idx: 2041, offset: 22, otp_b0: 0, otp_a0: 186, otpreg_add: 916, otpreg_ofs: 4}
OTP_BUCK0_CFG_LS_ROW_EN_917: {name: CFG_LS_ROW_EN, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_10, reg_addr: 16610, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2042, offset: 26, otp_b0: 0, otp_a0: 186, otpreg_add: 917, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_ROW_EN_918: {name: CFG_HS_ROW_EN, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_11, reg_addr: 16611, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2043, offset: 2, otp_b0: 0, otp_a0: 187, otpreg_add: 918, otpreg_ofs: 0}
OTP_BUCK0_CFG_HS_PREDRV_PUN_STR_919: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_12, reg_addr: 16612, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 2044, offset: 10, otp_b0: 0, otp_a0: 187, otpreg_add: 919, otpreg_ofs: 0}
OTP_BUCK0_CFG_CSA_CAP_SET_919: {name: CFG_CSA_CAP_SET, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_12, reg_addr: 16612, otp_owner: design, value: 4, bw: 4, desc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', htmldesc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', idx: 2045, offset: 14, otp_b0: 0, otp_a0: 187, otpreg_add: 919, otpreg_ofs: 4}
OTP_BUCK0_CFG_DTC_LX_RISE_SEL_920: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_14, reg_addr: 16614, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 2046, offset: 18, otp_b0: 0, otp_a0: 187, otpreg_add: 920, otpreg_ofs: 0}
OTP_BUCK0_CFG_DTC_LX_FALL_SEL_920: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_14, reg_addr: 16614, otp_owner: design, value: 3, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 2047, offset: 20, otp_b0: 0, otp_a0: 187, otpreg_add: 920, otpreg_ofs: 6}
OTP_BUCK0_CFG_ZVS_EN_921: {name: CFG_ZVS_EN, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_15, reg_addr: 16615, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 2048, offset: 22, otp_b0: 0, otp_a0: 187, otpreg_add: 921, otpreg_ofs: 0}
OTP_BUCK0_CFG_ZVS_REL_DEL_921: {name: CFG_ZVS_REL_DEL, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_15, reg_addr: 16615, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 2049, offset: 23, otp_b0: 0, otp_a0: 187, otpreg_add: 921, otpreg_ofs: 1}
OTP_BUCK0_CFG_MIR_GAIN_921: {name: CFG_MIR_GAIN, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_15, reg_addr: 16615, otp_owner: design, value: 0, bw: 1, desc: Gain setting for the sc correction., htmldesc: Gain setting for the sc correction., idx: 2050, offset: 27, otp_b0: 0, otp_a0: 187, otpreg_add: 921, otpreg_ofs: 7}
OTP_BUCK0_OTP_SPARE0_922: {name: OTP_SPARE0, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_16, reg_addr: 16616, otp_owner: design, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 2051, offset: 28, otp_b0: 0, otp_a0: 187, otpreg_add: 922, otpreg_ofs: 0}
OTP_BUCK0_OTP_SPARE1_923: {name: OTP_SPARE1, inst_name: BUCK0, reg_name: BUCK0_HP4_CFG_17, reg_addr: 16617, otp_owner: design, value: 0, bw: 5, desc: Spare bits, htmldesc: Spare bits, idx: 2052, offset: 4, otp_b0: 0, otp_a0: 188, otpreg_add: 923, otpreg_ofs: 0}
OTP_BUCK1_DEEP_SLEEP_OFF_924: {name: DEEP_SLEEP_OFF, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_0, reg_addr: 16642, otp_owner: design, value: 3, bw: 2, desc: ' Low power Configuration in OFF state , 00 --> Buck operates in normal mode, 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in OFF state ,<br>00 --> Buck operates in normal mode,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11 -->
    Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2053, offset: 9, otp_b0: 0, otp_a0: 188, otpreg_add: 924, otpreg_ofs: 0}
OTP_BUCK1_DEEP_SLEEP_S2R_924: {name: DEEP_SLEEP_S2R, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_0, reg_addr: 16642, otp_owner: design, value: 3, bw: 2, desc: ' Low power Configuration in S2R state , 00 --> Buck operates in normal mode, 01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 ---> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in S2R state ,<br>00 --> Buck operates in normal mode,<br>01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11
    ---> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2054, offset: 11, otp_b0: 0, otp_a0: 188, otpreg_add: 924, otpreg_ofs: 2}
OTP_BUCK1_DEEP_SLEEP_DDR_924: {name: DEEP_SLEEP_DDR, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_0, reg_addr: 16642, otp_owner: design, value: 3, bw: 2, desc: ' Low power Configuration in DDR state , 00 --> Buck operates in normal mode , 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) , 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in DDR state ,<br>00 --> Buck operates in normal mode ,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) ,<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2055, offset: 13, otp_b0: 0, otp_a0: 188, otpreg_add: 924, otpreg_ofs: 4}
OTP_BUCK1_DEEP_SLEEP_ACT_924: {name: DEEP_SLEEP_ACT, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_0, reg_addr: 16642, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in AWAKE state , 00 --> Buck operates in normal mode 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in AWAKE state ,<br>00 --> Buck operates in normal mode<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system)<br>11 -->
    Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2056, offset: 15, otp_b0: 0, otp_a0: 188, otpreg_add: 924, otpreg_ofs: 6}
OTP_BUCK1_CFG_PH_CLK_MODE_925: {name: CFG_PH_CLK_MODE, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_1, reg_addr: 16643, otp_owner: design, value: 0, bw: 1, desc: 'option for phase clock enable, 0: phase clocks enabled in matching PWM state. 1: enables all PWM135 phase clock when in any PWM state.', htmldesc: 'option for phase clock enable,<br>0: phase clocks enabled in matching PWM state.<br>1: enables all PWM135 phase clock when in any PWM state.', idx: 2057, offset: 17, otp_b0: 0, otp_a0: 188, otpreg_add: 925, otpreg_ofs: 0}
OTP_BUCK1_CFG_SAFEGUARD_TURN_OFF_925: {name: CFG_SAFEGUARD_TURN_OFF, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_1, reg_addr: 16643, otp_owner: design, value: 1, bw: 1, desc: '0 - Avus compatibility mode 1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', htmldesc: '0 - Avus compatibility mode<br>1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', idx: 2058, offset: 18, otp_b0: 0, otp_a0: 188, otpreg_add: 925, otpreg_ofs: 1}
OTP_BUCK1_CFG_EN_FILTER_925: {name: CFG_EN_FILTER, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_1, reg_addr: 16643, otp_owner: design, value: 0, bw: 1, desc: Enable async up glitch filter, htmldesc: Enable async up glitch filter, idx: 2059, offset: 19, otp_b0: 0, otp_a0: 188, otpreg_add: 925, otpreg_ofs: 2}
OTP_BUCK1_CFG_FORCE_CLK_GATE_925: {name: CFG_FORCE_CLK_GATE, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_1, reg_addr: 16643, otp_owner: design, value: 0, bw: 3, desc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., htmldesc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., idx: 2060, offset: 20, otp_b0: 0, otp_a0: 188, otpreg_add: 925, otpreg_ofs: 3}
OTP_BUCK1_CFG_OV_DISCHARGE_MODE_925: {name: CFG_OV_DISCHARGE_MODE, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_1, reg_addr: 16643, otp_owner: design, value: 0, bw: 2, desc: 'Enable discharge on OV condition.  0-no discharge,  1-passive discharge, 2-passive discharge only in pfm, 3-active discharge', htmldesc: 'Enable discharge on OV condition. <br>0-no discharge, <br>1-passive discharge,<br>2-passive discharge only in pfm,<br>3-active discharge', idx: 2061, offset: 23, otp_b0: 0, otp_a0: 188, otpreg_add: 925, otpreg_ofs: 6}
OTP_BUCK1_CFG_PULLDN_DIS_926: {name: CFG_PULLDN_DIS, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_2, reg_addr: 16644, otp_owner: system, value: 0, bw: 4, desc: 'Disable the pulldown when the buck is disabled. Bit0: valid in AWAKE Bit1: valid in SLEEP_DDR Bit2: valid in SLEEP_S2R Bit3: valid in OFF and during startup of the device (all other states)', htmldesc: 'Disable the pulldown when the buck is disabled.<br>Bit0: valid in AWAKE<br>Bit1: valid in SLEEP_DDR<br>Bit2: valid in SLEEP_S2R<br>Bit3: valid in OFF and during startup of the device (all other states)', idx: 2062, offset: 25, otp_b0: 0, otp_a0: 188,
  otpreg_add: 926, otpreg_ofs: 0}
OTP_BUCK1_CFG_BLANK_OV_EVT_DIS_926: {name: CFG_BLANK_OV_EVT_DIS, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_2, reg_addr: 16644, otp_owner: design, value: 0, bw: 1, desc: disable blanking the OV event during startup/dvc, htmldesc: disable blanking the OV event during startup/dvc, idx: 2063, offset: 29, otp_b0: 0, otp_a0: 188, otpreg_add: 926, otpreg_ofs: 4}
OTP_BUCK1_CFG_BLANK_UV_EVT_DIS_926: {name: CFG_BLANK_UV_EVT_DIS, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_2, reg_addr: 16644, otp_owner: design, value: 0, bw: 1, desc: disable blanking the UV event during startup/dvc, htmldesc: disable blanking the UV event during startup/dvc, idx: 2064, offset: 30, otp_b0: 0, otp_a0: 188, otpreg_add: 926, otpreg_ofs: 5}
OTP_BUCK1_CFG_BLANK_EVT_DLY_926: {name: CFG_BLANK_EVT_DLY, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_2, reg_addr: 16644, otp_owner: design, value: 0, bw: 1, desc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', htmldesc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', idx: 2065, offset: 31, otp_b0: 0, otp_a0: 188, otpreg_add: 926, otpreg_ofs: 6}
OTP_BUCK1_CFG_THROTTLE_COMP_ON_926: {name: CFG_THROTTLE_COMP_ON, inst_name: BUCK1, reg_name: BUCK1_DIG_CNTRL_2, reg_addr: 16644, otp_owner: design, value: 0, bw: 1, desc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits. 0 - This feature is not active 1 - This feature is active', htmldesc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits.<br>0 - This feature is not
    active<br>1 - This feature is active', idx: 2066, offset: 0, otp_b0: 0, otp_a0: 189, otpreg_add: 926, otpreg_ofs: 7}
OTP_BUCK1_CFG_DVC_WAIT_TIME_927: {name: CFG_DVC_WAIT_TIME, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_0, reg_addr: 16645, otp_owner: design, value: 4, bw: 3, desc: 'Time to wait after DVC command before start vid ramping,  tdvc_wait = (cfg_dvc_wait_time*250)ns', htmldesc: 'Time to wait after DVC command before start vid ramping,<br> tdvc_wait = (cfg_dvc_wait_time*250)ns', idx: 2067, offset: 1, otp_b0: 0, otp_a0: 189, otpreg_add: 927, otpreg_ofs: 0}
OTP_BUCK1_CFG_USE_SERVOCOMP_FOR_OV_927: {name: CFG_USE_SERVOCOMP_FOR_OV, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_0, reg_addr: 16645, otp_owner: system, value: 0, bw: 1, desc: 'use servo comp for ov instead of original ov comp: 0 - use original comp 1 - use servo comp. Comp disabled in LP mode', htmldesc: 'use servo comp for ov instead of original ov comp:<br>0 - use original comp<br>1 - use servo comp. Comp disabled in LP mode', idx: 2068, offset: 4, otp_b0: 0, otp_a0: 189, otpreg_add: 927, otpreg_ofs: 3}
OTP_BUCK1_CFG_DVC_DONE_CONDITION_927: {name: CFG_DVC_DONE_CONDITION, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_0, reg_addr: 16645, otp_owner: design, value: 0, bw: 2, desc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module: 0: wait for dummy step only for group DVC (original condition)   1: same as 0, but ignore dvc_state_ok_i   2: wait for dummy step in both ind and group DVC    3: same as 2, but ignore dvc_state_ok_i', htmldesc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module:<br>0: wait for dummy step only for
    group DVC (original condition)  <br>1: same as 0, but ignore dvc_state_ok_i  <br>2: wait for dummy step in both ind and group DVC   <br>3: same as 2, but ignore dvc_state_ok_i', idx: 2069, offset: 5, otp_b0: 0, otp_a0: 189, otpreg_add: 927, otpreg_ofs: 4}
OTP_BUCK1_CFG_DYN_PWM5_927: {name: CFG_DYN_PWM5, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_0, reg_addr: 16645, otp_owner: design, value: 0, bw: 2, desc: ' Dynamically disable PWM5 state if vsel is in lower quarter , 00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage, 01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,
    10 ---unused (do not write this code), 11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', htmldesc: ' Dynamically disable PWM5 state if vsel is in lower quarter ,<br>00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage,<br>01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC
    voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,<br>10 ---unused (do not write this code),<br>11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', idx: 2070, offset: 7, otp_b0: 0, otp_a0: 189, otpreg_add: 927, otpreg_ofs: 6}
OTP_BUCK1_CFG_OPEN_DVC_UP_928: {name: CFG_OPEN_DVC_UP, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_1, reg_addr: 16646, otp_owner: system, value: 1, bw: 2, desc: 'Option to specify how buck moves between states during dvc ramp up: 00 - discharge enabled (Imola compatible mode) -        The buck will move automatically to PWM(MAX) during DVC up / startup DVC up, 01 - discharge disabled (Imola compatible mode) -        The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up unless        required due to panic / PFM comparator triggering.        (note CFG_OV_DISCH may still
    cause passive/active discharge and must be set accordingly) 10 - discharge enabled during normal DVC up / but disabled during startup DVC up.        OV automatically forced 0 during startup DVC up. 11 - unused (do not write this code)', htmldesc: 'Option to specify how buck moves between states during dvc ramp up:<br>00 - discharge enabled (Imola compatible mode) -<br>       The buck will move automatically to PWM(MAX) during DVC up / startup DVC up,<br>01 - discharge disabled (Imola compatible mode) -<br>       The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up
    unless<br>       required due to panic / PFM comparator triggering.<br>       (note CFG_OV_DISCH may still cause passive/active discharge and must be set accordingly)<br>10 - discharge enabled during normal DVC up / but disabled during startup DVC up.<br>       OV automatically forced 0 during startup DVC up.<br>11 - unused (do not write this code)', idx: 2071, offset: 9, otp_b0: 0, otp_a0: 189, otpreg_add: 928, otpreg_ofs: 0}
OTP_BUCK1_CFG_DVC_DONE_DLY_928: {name: CFG_DVC_DONE_DLY, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_1, reg_addr: 16646, otp_owner: design, value: 0, bw: 2, desc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', htmldesc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', idx: 2072, offset: 11, otp_b0: 0, otp_a0: 189, otpreg_add: 928, otpreg_ofs: 2}
OTP_BUCK1_CFG_SLEWDIS_928: {name: CFG_SLEWDIS, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_1, reg_addr: 16646, otp_owner: system, value: 0, bw: 4, desc: 'Disable buck by slewing down the VID to the lowest vsel , 0    ----  No slew disable , 1    ----  Disable with slewrate 1.5625mV/us  , 2    ----  Disable with slewrate 3.125mV/us  , 3    ----  Disable with slewrate 4.6875mv/us, 4    ----  Disable with slewrate 6.25mV/us  , 5    ----  Disable with slewrate 12.5mV/us  , 6    ----  Disable with slewrate 25mV/us  , 7    ----  Disable with slewrate 50mV/us  , 8-15 ----  Disable with slewrate 0.781mV/us',
  htmldesc: 'Disable buck by slewing down the VID to the lowest vsel ,<br>0    ----  No slew disable ,<br>1    ----  Disable with slewrate 1.5625mV/us  ,<br>2    ----  Disable with slewrate 3.125mV/us  ,<br>3    ----  Disable with slewrate 4.6875mv/us,<br>4    ----  Disable with slewrate 6.25mV/us  ,<br>5    ----  Disable with slewrate 12.5mV/us  ,<br>6    ----  Disable with slewrate 25mV/us  ,<br>7    ----  Disable with slewrate 50mV/us  ,<br>8-15 ----  Disable with slewrate 0.781mV/us ', idx: 2073, offset: 13, otp_b0: 0, otp_a0: 189, otpreg_add: 928, otpreg_ofs: 4}
OTP_BUCK1_CFG_NO_DISCHARGE_SINGLE_DVC_929: {name: CFG_NO_DISCHARGE_SINGLE_DVC, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_2, reg_addr: 16647, otp_owner: system, value: 0, bw: 2, desc: Define buck state for non-group DVC down commands 0 - PWM5 (PWM3 in 3-phase buck) 1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck 2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings 3 - buck can move freely between PFM and all PWM
    states according to load current sink / other settings, htmldesc: Define buck state for non-group DVC down commands<br>0 - PWM5 (PWM3 in 3-phase buck)<br>1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck<br>2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 2074, offset: 17, otp_b0: 0, otp_a0: 189, otpreg_add: 929,
  otpreg_ofs: 0}
OTP_BUCK1_CFG_NO_DISCHARGE_GROUP_DVC_929: {name: CFG_NO_DISCHARGE_GROUP_DVC, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_2, reg_addr: 16647, otp_owner: system, value: 0, bw: 2, desc: Define buck state for group DVC down commands 0 - PWM5 (PWM3 in 3-phase buck) 1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck 2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings 3 - buck can move freely between PFM and all PWM states
    according to load current sink / other settings, htmldesc: Define buck state for group DVC down commands<br>0 - PWM5 (PWM3 in 3-phase buck)<br>1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck<br>2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 2075, offset: 19, otp_b0: 0, otp_a0: 189, otpreg_add: 929,
  otpreg_ofs: 2}
OTP_BUCK1_CFG_DIS_DVC_DN_PH_SHED_929: {name: CFG_DIS_DVC_DN_PH_SHED, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_2, reg_addr: 16647, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during DVC no_discharge (ramp dn). 1 - disable ph shed during DVC ramp for no_discharge (ramp dn), htmldesc: 0 - ph shed possible during DVC no_discharge (ramp dn).<br>1 - disable ph shed during DVC ramp for no_discharge (ramp dn), idx: 2076, offset: 21, otp_b0: 0, otp_a0: 189, otpreg_add: 929, otpreg_ofs: 4}
OTP_BUCK1_CFG_DIS_DVC_UP_PH_SHED_929: {name: CFG_DIS_DVC_UP_PH_SHED, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_2, reg_addr: 16647, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during open_dvc (ramp up) 1 - disable ph shed during DVC ramp for open_dvc (ramp up), htmldesc: 0 - ph shed possible during open_dvc (ramp up)<br>1 - disable ph shed during DVC ramp for open_dvc (ramp up), idx: 2077, offset: 22, otp_b0: 0, otp_a0: 189, otpreg_add: 929, otpreg_ofs: 5}
OTP_BUCK1_CFG_PFM_DVCDN_OV_MODE_929: {name: CFG_PFM_DVCDN_OV_MODE, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_2, reg_addr: 16647, otp_owner: design, value: 0, bw: 1, desc: '0 - same action as in normal OV selected by cfg_ov_disch_mode 1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings. This also automatically enables OV usage in PWM1/3/5 during the DVC down ramp if cfg_pwm1(3)_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode are restored, and the usage
    of OV for cfg_pwm1(3)_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', htmldesc: '0 - same action as in normal OV selected by cfg_ov_disch_mode<br>1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings. This also automatically enables OV usage in PWM1/3/5 during the DVC down ramp if cfg_pwm1(3)_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode
    are restored, and the usage of OV for cfg_pwm1(3)_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', idx: 2078, offset: 23, otp_b0: 0, otp_a0: 189, otpreg_add: 929, otpreg_ofs: 6}
OTP_BUCK1_CFG_NO_SHED_PFM_DVC_FIX_929: {name: CFG_NO_SHED_PFM_DVC_FIX, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_2, reg_addr: 16647, otp_owner: system, value: 0, bw: 1, desc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command: 0 - Don\t prevent going to PFM  1 - Prevent going to PFM when phase shedding blocked during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', htmldesc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command:<br>0 - Don\t prevent going to PFM <br>1 - Prevent going to PFM when phase shedding blocked
    during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', idx: 2079, offset: 24, otp_b0: 0, otp_a0: 189, otpreg_add: 929, otpreg_ofs: 7}
OTP_BUCK1_CFG_DVC_FAST_STARTUP_SR_UP_930: {name: CFG_DVC_FAST_STARTUP_SR_UP, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_3, reg_addr: 16648, otp_owner: design, value: 0, bw: 4, desc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 2080, offset: 25, otp_b0: 0, otp_a0: 189,
  otpreg_add: 930, otpreg_ofs: 0}
OTP_BUCK1_CFG_DVC_FAST_STARTUP_SR_DN_930: {name: CFG_DVC_FAST_STARTUP_SR_DN, inst_name: BUCK1, reg_name: BUCK1_DIG_DVC_CNTRL_3, reg_addr: 16648, otp_owner: design, value: 0, bw: 4, desc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 2081, offset: 29, otp_b0: 0, otp_a0: 189,
  otpreg_add: 930, otpreg_ofs: 4}
OTP_BUCK1_CFG_STARTUP_IREF_TIMER_931: {name: CFG_STARTUP_IREF_TIMER, inst_name: BUCK1, reg_name: BUCK1_DIG_STARTUP_CNTRL_0, reg_addr: 16649, otp_owner: design, value: 15, bw: 5, desc: 'Timer for bias startup, tstart_bias =(8+ cfg_startup_iref_timer  *4)us', htmldesc: 'Timer for bias startup,<br>tstart_bias =(8+ cfg_startup_iref_timer  *4)us ', idx: 2082, offset: 1, otp_b0: 0, otp_a0: 190, otpreg_add: 931, otpreg_ofs: 0}
OTP_BUCK1_CFG_FAST_STARTUP_MODE_931: {name: CFG_FAST_STARTUP_MODE, inst_name: BUCK1, reg_name: BUCK1_DIG_STARTUP_CNTRL_0, reg_addr: 16649, otp_owner: design, value: 1, bw: 2, desc: 'Select startup mode: 0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used. 1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used. 2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used. 3 - unused (do not write
    this code)', htmldesc: 'Select startup mode:<br>0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used.<br>1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used.<br>2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used.<br>3 - unused (do not write this code)', idx: 2083, offset: 6, otp_b0: 0, otp_a0: 190, otpreg_add: 931, otpreg_ofs: 5}
OTP_BUCK1_CFG_STARTUP_TIMER_932: {name: CFG_STARTUP_TIMER, inst_name: BUCK1, reg_name: BUCK1_DIG_STARTUP_CNTRL_1, reg_addr: 16650, otp_owner: system, value: 20, bw: 6, desc: 'Maximum time for the open loop startup to complete ,  tstart_max = (100+cfg_startup_timer*20)us', htmldesc: 'Maximum time for the open loop startup to complete ,<br> tstart_max = (100+cfg_startup_timer*20)us ', idx: 2084, offset: 8, otp_b0: 0, otp_a0: 190, otpreg_add: 932, otpreg_ofs: 0}
OTP_BUCK1_CFG_DIG_SPARE_932: {name: CFG_DIG_SPARE, inst_name: BUCK1, reg_name: BUCK1_DIG_STARTUP_CNTRL_1, reg_addr: 16650, otp_owner: design, value: 0, bw: 2, desc: Spare config bits, htmldesc: Spare config bits, idx: 2085, offset: 14, otp_b0: 0, otp_a0: 190, otpreg_add: 932, otpreg_ofs: 6}
OTP_BUCK1_CFG_PWM2PFM_CMP_LIM_933: {name: CFG_PWM2PFM_CMP_LIM, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_0, reg_addr: 16651, otp_owner: design, value: 2, bw: 4, desc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM , = (2+cfg_PWM2PFM_cmp_lim)', htmldesc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM ,<br>= (2+cfg_PWM2PFM_cmp_lim)', idx: 2086, offset: 16, otp_b0: 0, otp_a0: 190, otpreg_add: 933, otpreg_ofs: 0}
OTP_BUCK1_CFG_PFM2PWM_CMP_LIM_933: {name: CFG_PFM2PWM_CMP_LIM, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_0, reg_addr: 16651, otp_owner: design, value: 2, bw: 4, desc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM , Notes: 1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise: 2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be
    evaluated at all, as this is an illegal configuration.', htmldesc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM ,<br>Notes:<br>1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise:<br>2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be evaluated at all, as this is an illegal configuration.', idx: 2087, offset: 20, otp_b0: 0, otp_a0: 190,
  otpreg_add: 933, otpreg_ofs: 4}
OTP_BUCK1_CFG_PFM_IPEAK_934: {name: CFG_PFM_IPEAK, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_1, reg_addr: 16652, otp_owner: design, value: 2, bw: 4, desc: 'PFM peak current setting,  Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA', htmldesc: 'PFM peak current setting,<br> Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA ', idx: 2088, offset: 24, otp_b0: 0, otp_a0: 190, otpreg_add: 934, otpreg_ofs: 0}
OTP_BUCK1_CFG_LOW_POWER_MODE_934: {name: CFG_LOW_POWER_MODE, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_1, reg_addr: 16652, otp_owner: design, value: 1, bw: 1, desc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), htmldesc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), idx: 2089, offset: 28, otp_b0: 0, otp_a0: 190, otpreg_add: 934, otpreg_ofs: 4}
OTP_BUCK1_CFG_LOW_LATENCY_MODE_934: {name: CFG_LOW_LATENCY_MODE, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_1, reg_addr: 16652, otp_owner: design, value: 0, bw: 1, desc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', htmldesc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', idx: 2090, offset: 29, otp_b0: 0, otp_a0: 190, otpreg_add: 934, otpreg_ofs: 5}
OTP_BUCK1_CFG_PFM2PWM_FILTER_934: {name: CFG_PFM2PWM_FILTER, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_1, reg_addr: 16652, otp_owner: design, value: 1, bw: 1, desc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, htmldesc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, idx: 2091, offset: 30, otp_b0: 0, otp_a0: 190, otpreg_add: 934, otpreg_ofs: 7}
OTP_BUCK1_CFG_PFM_PULSE_CNT_935: {name: CFG_PFM_PULSE_CNT, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_2, reg_addr: 16653, otp_owner: design, value: 3, bw: 4, desc: 'Number of pulses in a PFM burst , Number of pulses =  (cfg_PFM_pulse_cnt+1)', htmldesc: 'Number of pulses in a PFM burst ,<br>Number of pulses =  (cfg_PFM_pulse_cnt+1)', idx: 2092, offset: 31, otp_b0: 0, otp_a0: 190, otpreg_add: 935, otpreg_ofs: 0}
OTP_BUCK1_CFG_FORCE_PWM_CNT_RES_935: {name: CFG_FORCE_PWM_CNT_RES, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_2, reg_addr: 16653, otp_owner: design, value: 1, bw: 1, desc: Option to force PWM ZD count to zero whenever any of the HP phases are on, htmldesc: Option to force PWM ZD count to zero whenever any of the HP phases are on, idx: 2093, offset: 3, otp_b0: 0, otp_a0: 191, otpreg_add: 935, otpreg_ofs: 7}
OTP_BUCK1_CFG_2PFM_936: {name: CFG_2PFM, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_3, reg_addr: 16654, otp_owner: design, value: 0, bw: 2, desc: '0 - go to PFM due to zxc count comparator request,  1 - go to PFM due to vdn comparator request, 2 - go to PFM if ANY of the 2 comparators requests, 3 - go to PFM only if BOTH comparators request.', htmldesc: '0 - go to PFM due to zxc count comparator request, <br>1 - go to PFM due to vdn comparator request,<br>2 - go to PFM if ANY of the 2 comparators requests,<br>3 - go to PFM only if BOTH comparators request.', idx: 2094, offset: 4, otp_b0: 0,
  otp_a0: 191, otpreg_add: 936, otpreg_ofs: 0}
OTP_BUCK1_CFG_PH_DN_TIMER_936: {name: CFG_PH_DN_TIMER, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_3, reg_addr: 16654, otp_owner: design, value: 7, bw: 5, desc: 'Timer to shed phases, = (1.25 + cfg_ph_dn_timer) * 250ns', htmldesc: 'Timer to shed phases,<br>= (1.25 + cfg_ph_dn_timer) * 250ns', idx: 2095, offset: 6, otp_b0: 0, otp_a0: 191, otpreg_add: 936, otpreg_ofs: 3}
OTP_BUCK1_CFG_BLANK_VUP0_SET_937: {name: CFG_BLANK_VUP0_SET, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_4, reg_addr: 16655, otp_owner: design, value: 10, bw: 4, desc: 'blanking time for vup0 after PWM1 transition,  (cfg_blank_vup0_set+1)*125ns', htmldesc: 'blanking time for vup0 after PWM1 transition,<br> (cfg_blank_vup0_set+1)*125ns', idx: 2096, offset: 11, otp_b0: 0, otp_a0: 191, otpreg_add: 937, otpreg_ofs: 0}
OTP_BUCK1_CFG_COMP_STBY_937: {name: CFG_COMP_STBY, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_4, reg_addr: 16655, otp_owner: design, value: 3, bw: 3, desc: 'Time for up/dn DACs to settle,  = (625ns + cfg_comp_stby*125ns)', htmldesc: 'Time for up/dn DACs to settle,<br> = (625ns + cfg_comp_stby*125ns)', idx: 2097, offset: 15, otp_b0: 0, otp_a0: 191, otpreg_add: 937, otpreg_ofs: 5}
OTP_BUCK1_CFG_PANIC_IN_PFM_938: {name: CFG_PANIC_IN_PFM, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_5, reg_addr: 16656, otp_owner: design, value: 0, bw: 3, desc: '00x - panic from PFM to PWM5. If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) , 010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 011 - panic from PFM to PWM3, 10x - panic from PFM to PWM1 (test configuration), 11x - ignore panic in PFM (test configuration)', htmldesc: '00x - panic from PFM to PWM5.
    If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) ,<br>010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>011 - panic from PFM to PWM3,<br>10x - panic from PFM to PWM1 (test configuration),<br>11x - ignore panic in PFM (test configuration)', idx: 2098, offset: 18, otp_b0: 0, otp_a0: 191, otpreg_add: 938, otpreg_ofs: 0}
OTP_BUCK1_CFG_PANIC_IN_PWM1_938: {name: CFG_PANIC_IN_PWM1, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_5, reg_addr: 16656, otp_owner: design, value: 0, bw: 2, desc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default), 01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 10 - panic from PWM1 to PWM3, 11 - ignore panic in PWM1 (test configuration)', htmldesc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition
    is detected will go to PWM3 instead (default),<br>01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>10 - panic from PWM1 to PWM3,<br>11 - ignore panic in PWM1 (test configuration)', idx: 2099, offset: 21, otp_b0: 0, otp_a0: 191, otpreg_add: 938, otpreg_ofs: 3}
OTP_BUCK1_CFG_LP_PWM_MODE_938: {name: CFG_LP_PWM_MODE, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_5, reg_addr: 16656, otp_owner: design, value: 1, bw: 2, desc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3 1 - if the LP PWM comparator is triggered in PFM we move to PWM1 1x- Disable PFM to PWM transition due to LP PWM comparator, htmldesc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3<br>1 - if the LP PWM comparator is triggered in PFM we move to PWM1<br>1x- Disable PFM to PWM transition due to LP PWM comparator, idx: 2100, offset: 23, otp_b0: 0, otp_a0: 191,
  otpreg_add: 938, otpreg_ofs: 6}
OTP_BUCK1_CFG_DISABLE_PH_ADD_939: {name: CFG_DISABLE_PH_ADD, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_6, reg_addr: 16657, otp_owner: design, value: 0, bw: 2, desc: 'Disable phase adding feature, 00 -- Allow phase adding , 01 -- Disable phase adding due to up0 , 10 -- Disable phase adding due to up1 , 11 -- Disable all phase adding', htmldesc: 'Disable phase adding feature,<br>00 -- Allow phase adding ,<br>01 -- Disable phase adding due to up0 ,<br>10 -- Disable phase adding due to up1 ,<br>11 -- Disable all phase adding', idx: 2101, offset: 25, otp_b0: 0, otp_a0: 191, otpreg_add: 939, otpreg_ofs: 0}
OTP_BUCK1_CFG_DISABLE_PH_SHED_939: {name: CFG_DISABLE_PH_SHED, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_6, reg_addr: 16657, otp_owner: design, value: 0, bw: 1, desc: Disable phase shedding feature, htmldesc: Disable phase shedding feature, idx: 2102, offset: 27, otp_b0: 0, otp_a0: 191, otpreg_add: 939, otpreg_ofs: 2}
OTP_BUCK1_CFG_DISABLE_MODE_PFM_939: {name: CFG_DISABLE_MODE_PFM, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_6, reg_addr: 16657, otp_owner: design, value: 0, bw: 1, desc: Disable PFM mode, htmldesc: Disable PFM mode, idx: 2103, offset: 28, otp_b0: 0, otp_a0: 191, otpreg_add: 939, otpreg_ofs: 3}
OTP_BUCK1_CFG_DISABLE_MODE_PWM1_939: {name: CFG_DISABLE_MODE_PWM1, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_6, reg_addr: 16657, otp_owner: design, value: 0, bw: 1, desc: Disable PWM1 mode, htmldesc: Disable PWM1 mode, idx: 2104, offset: 29, otp_b0: 0, otp_a0: 191, otpreg_add: 939, otpreg_ofs: 4}
OTP_BUCK1_CFG_DISABLE_MODE_PWM3_939: {name: CFG_DISABLE_MODE_PWM3, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_6, reg_addr: 16657, otp_owner: design, value: 0, bw: 1, desc: Disable PWM3 mode, htmldesc: Disable PWM3 mode, idx: 2105, offset: 30, otp_b0: 0, otp_a0: 191, otpreg_add: 939, otpreg_ofs: 5}
OTP_BUCK1_CFG_DISABLE_MODE_PWM5_939: {name: CFG_DISABLE_MODE_PWM5, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_6, reg_addr: 16657, otp_owner: design, value: 0, bw: 1, desc: Disable PWM5 mode, htmldesc: Disable PWM5 mode, idx: 2106, offset: 31, otp_b0: 0, otp_a0: 191, otpreg_add: 939, otpreg_ofs: 6}
OTP_BUCK1_CFG_EN_RST_FILTER_940: {name: CFG_EN_RST_FILTER, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_7, reg_addr: 16658, otp_owner: design, value: 0, bw: 1, desc: enable glitch filter on reset signals, htmldesc: enable glitch filter on reset signals, idx: 2107, offset: 0, otp_b0: 0, otp_a0: 192, otpreg_add: 940, otpreg_ofs: 0}
OTP_BUCK1_CFG_FORCE_CCM_MODE_940: {name: CFG_FORCE_CCM_MODE, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_7, reg_addr: 16658, otp_owner: design, value: 0, bw: 1, desc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', htmldesc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', idx: 2108, offset: 1, otp_b0: 0, otp_a0: 192, otpreg_add: 940, otpreg_ofs: 1}
OTP_BUCK1_CFG_FORCE_CCM_TRIG_940: {name: CFG_FORCE_CCM_TRIG, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_7, reg_addr: 16658, otp_owner: design, value: 0, bw: 1, desc: trigger the same action as if the force_ccm_i input was asserted, htmldesc: trigger the same action as if the force_ccm_i input was asserted, idx: 2109, offset: 2, otp_b0: 0, otp_a0: 192, otpreg_add: 940, otpreg_ofs: 2}
OTP_BUCK1_CFG_ZXC_FREE_RUN_940: {name: CFG_ZXC_FREE_RUN, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_7, reg_addr: 16658, otp_owner: design, value: 0, bw: 1, desc: '0: result update at the end of each window. 1 - result update on the go.', htmldesc: '0: result update at the end of each window. 1 - result update on the go.', idx: 2110, offset: 3, otp_b0: 0, otp_a0: 192, otpreg_add: 940, otpreg_ofs: 3}
OTP_BUCK1_CFG_PWM3_DN_940: {name: CFG_PWM3_DN, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_7, reg_addr: 16658, otp_owner: design, value: 3, bw: 2, desc: '0 - go down due to vdn comparator request, 1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck. 2 - go down due to zxc count or vdn comparators requests, 3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', htmldesc: '0 - go down due
    to vdn comparator request,<br>1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.<br>2 - go down due to zxc count or vdn comparators requests,<br>3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', idx: 2111, offset: 4, otp_b0: 0, otp_a0: 192, otpreg_add: 940, otpreg_ofs: 4}
OTP_BUCK1_CFG_PWM5_DN_940: {name: CFG_PWM5_DN, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_7, reg_addr: 16658, otp_owner: design, value: 0, bw: 2, desc: '0 - go down due to vdn comparator request, 1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck. 2 - go down due to zxc count or vdn comparators requests, 3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', htmldesc: '0 - go down due
    to vdn comparator request,<br>1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.<br>2 - go down due to zxc count or vdn comparators requests,<br>3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', idx: 2112, offset: 6, otp_b0: 0, otp_a0: 192, otpreg_add: 940, otpreg_ofs: 6}
OTP_BUCK1_CFG_PH_ZXC_LIM_941: {name: CFG_PH_ZXC_LIM, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_8, reg_addr: 16659, otp_owner: design, value: 16, bw: 6, desc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., htmldesc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., idx: 2113,
  offset: 8, otp_b0: 0, otp_a0: 192, otpreg_add: 941, otpreg_ofs: 0}
OTP_BUCK1_CFG_PWM_STARTUP_941: {name: CFG_PWM_STARTUP, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_8, reg_addr: 16659, otp_owner: design, value: 0, bw: 2, desc: Select PWM fast startup state. 0 - PWM1 1 - PWM3 2 - PWM5 3 - unused (do not write this code), htmldesc: Select PWM fast startup state.<br>0 - PWM1<br>1 - PWM3<br>2 - PWM5<br>3 - unused (do not write this code), idx: 2114, offset: 14, otp_b0: 0, otp_a0: 192, otpreg_add: 941, otpreg_ofs: 6}
OTP_BUCK1_CFG_PWM1_OV_MODE_942: {name: CFG_PWM1_OV_MODE, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_11, reg_addr: 16662, otp_owner: system, value: 0, bw: 3, desc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher PWM state if the panic comparator or an up comparator triggers 1 .. 7 move to higher PWM state after 1..7us ( comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', htmldesc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher
    PWM state if the panic comparator or an up comparator triggers<br>1 .. 7 move to higher PWM state after 1..7us ( comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', idx: 2115, offset: 16, otp_b0: 0, otp_a0: 192, otpreg_add: 942, otpreg_ofs: 0}
OTP_BUCK1_CFG_PWM3_OV_MODE_942: {name: CFG_PWM3_OV_MODE, inst_name: BUCK1, reg_name: BUCK1_DIG_MDSW_CNTRL_11, reg_addr: 16662, otp_owner: system, value: 0, bw: 3, desc: 0 - allow OV condition in PWM3 1 .. 7 move to higher PWM state after 1..7us (comp must be enabled for this to work), htmldesc: 0 - allow OV condition in PWM3<br>1 .. 7 move to higher PWM state after 1..7us (comp must be enabled for this to work), idx: 2116, offset: 19, otp_b0: 0, otp_a0: 192, otpreg_add: 942, otpreg_ofs: 3}
OTP_BUCK1_CFG_LFSR_EN_943: {name: CFG_LFSR_EN, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_0, reg_addr: 16663, otp_owner: system, value: 0, bw: 1, desc: Enable LFSR, htmldesc: Enable LFSR, idx: 2117, offset: 22, otp_b0: 0, otp_a0: 192, otpreg_add: 943, otpreg_ofs: 0}
OTP_BUCK1_CFG_FREQ_AVOID_EN_943: {name: CFG_FREQ_AVOID_EN, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_0, reg_addr: 16663, otp_owner: system, value: 0, bw: 1, desc: Enable frequency avoidance, htmldesc: Enable frequency avoidance, idx: 2118, offset: 23, otp_b0: 0, otp_a0: 192, otpreg_add: 943, otpreg_ofs: 1}
OTP_BUCK1_FREQ_LFSR_IP_EN_943: {name: FREQ_LFSR_IP_EN, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_0, reg_addr: 16663, otp_owner: system, value: 0, bw: 1, desc: Enable peak current modultaion by lfsr, htmldesc: Enable peak current modultaion by lfsr, idx: 2119, offset: 24, otp_b0: 0, otp_a0: 192, otpreg_add: 943, otpreg_ofs: 2}
OTP_BUCK1_FREQ_LFSR_NP_EN_943: {name: FREQ_LFSR_NP_EN, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_0, reg_addr: 16663, otp_owner: system, value: 0, bw: 1, desc: Enable number of pulses modulation by lfsr, htmldesc: Enable number of pulses modulation by lfsr, idx: 2120, offset: 25, otp_b0: 0, otp_a0: 192, otpreg_add: 943, otpreg_ofs: 3}
OTP_BUCK1_CFG_ADC_PULSE_CNT_EN_943: {name: CFG_ADC_PULSE_CNT_EN, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_0, reg_addr: 16663, otp_owner: design, value: 1, bw: 1, desc: Enable PFM pulse counting in PFM (which is pollable via the ADC), htmldesc: Enable PFM pulse counting in PFM (which is pollable via the ADC), idx: 2121, offset: 26, otp_b0: 0, otp_a0: 192, otpreg_add: 943, otpreg_ofs: 7}
OTP_BUCK1_RTC_TIME_WINDOW_CFG_944: {name: RTC_TIME_WINDOW_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_1, reg_addr: 16664, otp_owner: system, value: 0, bw: 6, desc: 'RTC Time Window (#number of XTAL clock cycles) where meassurements are taken Note: The value 0 disables the frequency measurement', htmldesc: 'RTC Time Window (#number of XTAL clock cycles) where meassurements are taken<br>Note: The value 0 disables the frequency measurement', idx: 2122, offset: 27, otp_b0: 0, otp_a0: 192, otpreg_add: 944, otpreg_ofs: 0}
OTP_BUCK1_FREQ_IP_REL_MIN_CFG_945: {name: FREQ_IP_REL_MIN_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_2, reg_addr: 16665, otp_owner: system, value: 7, bw: 3, desc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 2123, offset: 1, otp_b0: 0, otp_a0: 193, otpreg_add: 945, otpreg_ofs: 0}
OTP_BUCK1_FREQ_IP_REL_MAX_CFG_945: {name: FREQ_IP_REL_MAX_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_2, reg_addr: 16665, otp_owner: system, value: 7, bw: 3, desc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 2124, offset: 4, otp_b0: 0, otp_a0: 193, otpreg_add: 945, otpreg_ofs: 3}
OTP_BUCK1_FREQ_NP_REL_MIN_CFG_945: {name: FREQ_NP_REL_MIN_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_2, reg_addr: 16665, otp_owner: system, value: 3, bw: 2, desc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 2125, offset: 7, otp_b0: 0, otp_a0: 193, otpreg_add: 945, otpreg_ofs: 6}
OTP_BUCK1_FREQ_NP_REL_MAX_CFG_946: {name: FREQ_NP_REL_MAX_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_3, reg_addr: 16666, otp_owner: system, value: 3, bw: 2, desc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 2126, offset: 9, otp_b0: 0, otp_a0: 193, otpreg_add: 946, otpreg_ofs: 0}
OTP_BUCK1_FREQ_0_IP_REL_CFG_946: {name: FREQ_0_IP_REL_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_3, reg_addr: 16666, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 0 is hit), htmldesc: Offset of IPeak (if window 0 is hit), idx: 2127, offset: 11, otp_b0: 0, otp_a0: 193, otpreg_add: 946, otpreg_ofs: 2}
OTP_BUCK1_FREQ_1_IP_REL_CFG_946: {name: FREQ_1_IP_REL_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_3, reg_addr: 16666, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 1 is hit), htmldesc: Offset of IPeak (if window 1 is hit), idx: 2128, offset: 14, otp_b0: 0, otp_a0: 193, otpreg_add: 946, otpreg_ofs: 5}
OTP_BUCK1_FREQ_2_IP_REL_CFG_947: {name: FREQ_2_IP_REL_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_4, reg_addr: 16667, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 2 is hit), htmldesc: Offset of IPeak (if window 2 is hit), idx: 2129, offset: 17, otp_b0: 0, otp_a0: 193, otpreg_add: 947, otpreg_ofs: 2}
OTP_BUCK1_FREQ_3_IP_REL_CFG_947: {name: FREQ_3_IP_REL_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_4, reg_addr: 16667, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 3 is hit), htmldesc: Offset of IPeak (if window 3 is hit), idx: 2130, offset: 20, otp_b0: 0, otp_a0: 193, otpreg_add: 947, otpreg_ofs: 5}
OTP_BUCK1_FREQ_0_NP_REL_CFG_948: {name: FREQ_0_NP_REL_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_5, reg_addr: 16668, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 0 is hit), htmldesc: Offset of number of pulses (if window 0 is hit), idx: 2131, offset: 23, otp_b0: 0, otp_a0: 193, otpreg_add: 948, otpreg_ofs: 0}
OTP_BUCK1_FREQ_1_NP_REL_CFG_948: {name: FREQ_1_NP_REL_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_5, reg_addr: 16668, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 1 is hit), htmldesc: Offset of number of pulses (if window 1 is hit), idx: 2132, offset: 25, otp_b0: 0, otp_a0: 193, otpreg_add: 948, otpreg_ofs: 2}
OTP_BUCK1_FREQ_2_NP_REL_CFG_948: {name: FREQ_2_NP_REL_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_5, reg_addr: 16668, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 2 is hit), htmldesc: Offset of number of pulses (if window 2 is hit), idx: 2133, offset: 27, otp_b0: 0, otp_a0: 193, otpreg_add: 948, otpreg_ofs: 4}
OTP_BUCK1_FREQ_3_NP_REL_CFG_948: {name: FREQ_3_NP_REL_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_5, reg_addr: 16668, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 3 is hit), htmldesc: Offset of number of pulses (if window 3 is hit), idx: 2134, offset: 29, otp_b0: 0, otp_a0: 193, otpreg_add: 948, otpreg_ofs: 6}
OTP_BUCK1_FREQ_0_OFFSET_CFG_949: {name: FREQ_0_OFFSET_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_6, reg_addr: 16669, otp_owner: system, value: 0, bw: 3, desc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2135, offset: 31, otp_b0: 0, otp_a0: 193, otpreg_add: 949, otpreg_ofs: 0}
OTP_BUCK1_FREQ_1_OFFSET_CFG_949: {name: FREQ_1_OFFSET_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_6, reg_addr: 16669, otp_owner: system, value: 0, bw: 3, desc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2136, offset: 2, otp_b0: 0, otp_a0: 194, otpreg_add: 949, otpreg_ofs: 5}
OTP_BUCK1_FREQ_2_OFFSET_CFG_950: {name: FREQ_2_OFFSET_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_7, reg_addr: 16670, otp_owner: system, value: 0, bw: 3, desc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2137, offset: 5, otp_b0: 0, otp_a0: 194, otpreg_add: 950, otpreg_ofs: 0}
OTP_BUCK1_FREQ_3_OFFSET_CFG_950: {name: FREQ_3_OFFSET_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_7, reg_addr: 16670, otp_owner: system, value: 0, bw: 3, desc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2138, offset: 8, otp_b0: 0, otp_a0: 194, otpreg_add: 950, otpreg_ofs: 5}
OTP_BUCK1_FREQ_0_MIN_COUNT_CFG_951: {name: FREQ_0_MIN_COUNT_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_8, reg_addr: 16671, otp_owner: system, value: 0, bw: 8, desc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2139, offset: 11, otp_b0: 0, otp_a0: 194, otpreg_add: 951, otpreg_ofs: 0}
OTP_BUCK1_FREQ_1_MIN_COUNT_CFG_952: {name: FREQ_1_MIN_COUNT_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_9, reg_addr: 16672, otp_owner: system, value: 0, bw: 8, desc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2140, offset: 19, otp_b0: 0, otp_a0: 194, otpreg_add: 952, otpreg_ofs: 0}
OTP_BUCK1_FREQ_2_MIN_COUNT_CFG_953: {name: FREQ_2_MIN_COUNT_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_10, reg_addr: 16673, otp_owner: system, value: 0, bw: 8, desc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2141, offset: 27, otp_b0: 0, otp_a0: 194, otpreg_add: 953, otpreg_ofs: 0}
OTP_BUCK1_FREQ_3_MIN_COUNT_CFG_954: {name: FREQ_3_MIN_COUNT_CFG, inst_name: BUCK1, reg_name: BUCK1_DIG_FA_CNTRL_11, reg_addr: 16674, otp_owner: system, value: 0, bw: 8, desc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2142, offset: 3, otp_b0: 0, otp_a0: 195, otpreg_add: 954, otpreg_ofs: 0}
OTP_BUCK1_CFG_SERVO_CLK_955: {name: CFG_SERVO_CLK, inst_name: BUCK1, reg_name: BUCK1_DIG_SERVO_CNTRL_0, reg_addr: 16675, otp_owner: design, value: 1, bw: 4, desc: 'servo clock frequency,  Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', htmldesc: 'servo clock frequency, <br>Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', idx: 2143, offset: 11, otp_b0: 0, otp_a0: 195, otpreg_add: 955, otpreg_ofs: 0}
OTP_BUCK1_CFG_SERVO_BLANK_TIME_955: {name: CFG_SERVO_BLANK_TIME, inst_name: BUCK1, reg_name: BUCK1_DIG_SERVO_CNTRL_0, reg_addr: 16675, otp_owner: design, value: 3, bw: 4, desc: initial blank time for servo loop to react, htmldesc: initial blank time for servo loop to react, idx: 2144, offset: 15, otp_b0: 0, otp_a0: 195, otpreg_add: 955, otpreg_ofs: 4}
OTP_BUCK1_CFG_SERVO_PRESET_956: {name: CFG_SERVO_PRESET, inst_name: BUCK1, reg_name: BUCK1_DIG_SERVO_CNTRL_1, reg_addr: 16676, otp_owner: design, value: 0, bw: 8, desc: Preset value for Servo, htmldesc: Preset value for Servo, idx: 2145, offset: 19, otp_b0: 0, otp_a0: 195, otpreg_add: 956, otpreg_ofs: 0}
OTP_BUCK1_CFG_EN_SERVO_957: {name: CFG_EN_SERVO, inst_name: BUCK1, reg_name: BUCK1_DIG_SERVO_CNTRL_2, reg_addr: 16677, otp_owner: system, value: 0, bw: 1, desc: Enable Digital servo feature (Buck 0/ 1 Test mode only), htmldesc: Enable Digital servo feature (Buck 0/ 1 Test mode only), idx: 2146, offset: 27, otp_b0: 0, otp_a0: 195, otpreg_add: 957, otpreg_ofs: 0}
OTP_BUCK1_CFG_DISABLE_SERVO_MSB_957: {name: CFG_DISABLE_SERVO_MSB, inst_name: BUCK1, reg_name: BUCK1_DIG_SERVO_CNTRL_2, reg_addr: 16677, otp_owner: design, value: 0, bw: 1, desc: Disable msb counting in servo, htmldesc: Disable msb counting in servo, idx: 2147, offset: 28, otp_b0: 0, otp_a0: 195, otpreg_add: 957, otpreg_ofs: 7}
OTP_BUCK1_CFG_OT_ABS_EN_PWM1_958: {name: CFG_OT_ABS_EN_PWM1, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_0, reg_addr: 16678, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM1/3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM1/3/5 mode, idx: 2148, offset: 29, otp_b0: 0, otp_a0: 195, otpreg_add: 958, otpreg_ofs: 0}
OTP_BUCK1_CFG_OT_ABS_EN_PWM3_958: {name: CFG_OT_ABS_EN_PWM3, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_0, reg_addr: 16678, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM3/5 mode, idx: 2149, offset: 30, otp_b0: 0, otp_a0: 195, otpreg_add: 958, otpreg_ofs: 1}
OTP_BUCK1_CFG_OT_ABS_EN_PWM5_958: {name: CFG_OT_ABS_EN_PWM5, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_0, reg_addr: 16678, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM5 mode, htmldesc: enable over-temperature shutdown comparator in PWM5 mode, idx: 2150, offset: 31, otp_b0: 0, otp_a0: 195, otpreg_add: 958, otpreg_ofs: 2}
OTP_BUCK1_CFG_OT_ABS_EN_958: {name: CFG_OT_ABS_EN, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_0, reg_addr: 16678, otp_owner: design, value: 0, bw: 1, desc: enable the ot_abs comparator when BUCK is enabled, htmldesc: enable the ot_abs comparator when BUCK is enabled, idx: 2151, offset: 0, otp_b0: 0, otp_a0: 196, otpreg_add: 958, otpreg_ofs: 3}
OTP_BUCK1_CFG_OT_WARN_EN_PWM1_958: {name: CFG_OT_WARN_EN_PWM1, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_0, reg_addr: 16678, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM1/3/5 mode, htmldesc: enable over-temperature warning comparator in PWM1/3/5 mode, idx: 2152, offset: 1, otp_b0: 0, otp_a0: 196, otpreg_add: 958, otpreg_ofs: 4}
OTP_BUCK1_CFG_OT_WARN_EN_PWM3_958: {name: CFG_OT_WARN_EN_PWM3, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_0, reg_addr: 16678, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM3/5 mode, htmldesc: enable over-temperature warning comparator in PWM3/5 mode, idx: 2153, offset: 2, otp_b0: 0, otp_a0: 196, otpreg_add: 958, otpreg_ofs: 5}
OTP_BUCK1_CFG_OT_WARN_EN_PWM5_958: {name: CFG_OT_WARN_EN_PWM5, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_0, reg_addr: 16678, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM5 mode, htmldesc: enable over-temperature warning comparator in PWM5 mode, idx: 2154, offset: 3, otp_b0: 0, otp_a0: 196, otpreg_add: 958, otpreg_ofs: 6}
OTP_BUCK1_CFG_OT_WARN_EN_958: {name: CFG_OT_WARN_EN, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_0, reg_addr: 16678, otp_owner: design, value: 0, bw: 1, desc: enable the ot_warn comparator when BUCK is enabled, htmldesc: enable the ot_warn comparator when BUCK is enabled, idx: 2155, offset: 4, otp_b0: 0, otp_a0: 196, otpreg_add: 958, otpreg_ofs: 7}
OTP_BUCK1_CFG_OT_WARN_BLANK_959: {name: CFG_OT_WARN_BLANK, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_1, reg_addr: 16679, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature warning event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature warning event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 2156, offset: 5, otp_b0: 0, otp_a0: 196, otpreg_add: 959, otpreg_ofs: 0}
OTP_BUCK1_CFG_OT_WARN_DEB_959: {name: CFG_OT_WARN_DEB, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_1, reg_addr: 16679, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature warning event after turning on the comparator. 0 - no deb 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature warning event after turning on the comparator.<br>0 - no deb<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 2157, offset: 7, otp_b0: 0, otp_a0: 196, otpreg_add: 959, otpreg_ofs: 2}
OTP_BUCK1_CFG_OT_ABS_BLANK_959: {name: CFG_OT_ABS_BLANK, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_1, reg_addr: 16679, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature shutdown event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature shutdown event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 2158, offset: 9, otp_b0: 0, otp_a0: 196, otpreg_add: 959, otpreg_ofs: 4}
OTP_BUCK1_CFG_OT_ABS_DEB_959: {name: CFG_OT_ABS_DEB, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_1, reg_addr: 16679, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature shutdown event after turning on the comparator. 0 - no deb 1 - 16-32us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature shutdown event after turning on the comparator.<br>0 - no deb<br>1 - 16-32us<br>2 - 96-112us<br>3 - 192-208us, idx: 2159, offset: 11, otp_b0: 0, otp_a0: 196, otpreg_add: 959, otpreg_ofs: 6}
OTP_BUCK1_CFG_OT_WARN_THR_LO_960: {name: CFG_OT_WARN_THR_LO, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_2, reg_addr: 16680, otp_owner: design, value: 4, bw: 4, desc: Lower threshold for over-temperature warning event 80C + code*5C, htmldesc: Lower threshold for over-temperature warning event<br>80C + code*5C, idx: 2160, offset: 13, otp_b0: 0, otp_a0: 196, otpreg_add: 960, otpreg_ofs: 0}
OTP_BUCK1_CFG_OT_WARN_THR_HI_960: {name: CFG_OT_WARN_THR_HI, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_2, reg_addr: 16680, otp_owner: design, value: 6, bw: 4, desc: Upper threshold for over-temperature warning event 80C + code*5C, htmldesc: Upper threshold for over-temperature warning event<br>80C + code*5C, idx: 2161, offset: 17, otp_b0: 0, otp_a0: 196, otpreg_add: 960, otpreg_ofs: 4}
OTP_BUCK1_CFG_OT_ABS_THR_LO_961: {name: CFG_OT_ABS_THR_LO, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_3, reg_addr: 16681, otp_owner: design, value: 10, bw: 4, desc: Lower threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Lower threshold for over-temperature shutdown event<br>80C + code*5C, idx: 2162, offset: 21, otp_b0: 0, otp_a0: 196, otpreg_add: 961, otpreg_ofs: 0}
OTP_BUCK1_CFG_OT_ABS_THR_HI_961: {name: CFG_OT_ABS_THR_HI, inst_name: BUCK1, reg_name: BUCK1_DIG_OT_CTRL_3, reg_addr: 16681, otp_owner: design, value: 12, bw: 4, desc: Upper threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Upper threshold for over-temperature shutdown event<br>80C + code*5C, idx: 2163, offset: 25, otp_b0: 0, otp_a0: 196, otpreg_add: 961, otpreg_ofs: 4}
OTP_BUCK1_ILIM_POS_MASK_962: {name: ILIM_POS_MASK, inst_name: BUCK1, reg_name: BUCK1_DIG_EVTS_0, reg_addr: 16682, otp_owner: design, value: 0, bw: 4, desc: 'bit [0] ---> mask lp positive limilt ,  bit [1] ----> mask hp13 positive ilimit ,  bit[2] ---->mask hp24 positive ilimit ,  Bit [3] ---> mask imax_abs', htmldesc: 'bit [0] ---> mask lp positive limilt ,<br> bit [1] ----> mask hp13 positive ilimit ,<br> bit[2] ---->mask hp24 positive ilimit ,<br> Bit [3] ---> mask imax_abs', idx: 2164, offset: 29, otp_b0: 0, otp_a0: 196, otpreg_add: 962, otpreg_ofs: 0}
OTP_BUCK1_ILIM_NEG_MASK_962: {name: ILIM_NEG_MASK, inst_name: BUCK1, reg_name: BUCK1_DIG_EVTS_0, reg_addr: 16682, otp_owner: design, value: 0, bw: 3, desc: ' bit [0] ---> mask lp negative limilt ,  bit [1] ----> mask hp13 negative ilimit ,  bit[2] ---->mask hp24 negative ilimit', htmldesc: ' bit [0] ---> mask lp negative limilt ,<br> bit [1] ----> mask hp13 negative ilimit ,<br> bit[2] ---->mask hp24 negative ilimit ', idx: 2165, offset: 1, otp_b0: 0, otp_a0: 197, otpreg_add: 962, otpreg_ofs: 5}
OTP_BUCK1_CFG_VCOMMON_TRIM_963: {name: CFG_VCOMMON_TRIM, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_0, reg_addr: 16688, otp_owner: trim, value: 84, bw: 7, desc: Trim for vcommon Vcommon = 662.5mV - (3.125*x)mV, htmldesc: Trim for vcommon Vcommon = 662.5mV - (3.125*x)mV, idx: 2166, offset: 4, otp_b0: 0, otp_a0: 197, otpreg_add: 963, otpreg_ofs: 1}
OTP_BUCK1_CFG_VID_RTRIM_964: {name: CFG_VID_RTRIM, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_1, reg_addr: 16689, otp_owner: trim, value: 0, bw: 5, desc: Gain trim for VID DAC, htmldesc: Gain trim for VID DAC, idx: 2167, offset: 11, otp_b0: 0, otp_a0: 197, otpreg_add: 964, otpreg_ofs: 0}
OTP_BUCK1_CFG_EN_VD_COMP_0_965: {name: CFG_EN_VD_COMP_0, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_2, reg_addr: 16690, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator0, htmldesc: Enable Vdroop comparator0, idx: 2168, offset: 16, otp_b0: 0, otp_a0: 197, otpreg_add: 965, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP0_BLANK_SEL_965: {name: CFG_VDROOP0_BLANK_SEL, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_2, reg_addr: 16690, otp_owner: system, value: 0, bw: 3, desc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 2169, offset: 17, otp_b0: 0, otp_a0: 197, otpreg_add: 965, otpreg_ofs: 5}
OTP_BUCK1_CFG_EN_VD_COMP_1_966: {name: CFG_EN_VD_COMP_1, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_3, reg_addr: 16691, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator1, htmldesc: Enable Vdroop comparator1, idx: 2170, offset: 20, otp_b0: 0, otp_a0: 197, otpreg_add: 966, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP1_BLANK_SEL_966: {name: CFG_VDROOP1_BLANK_SEL, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_3, reg_addr: 16691, otp_owner: system, value: 0, bw: 3, desc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 2171, offset: 21, otp_b0: 0, otp_a0: 197, otpreg_add: 966, otpreg_ofs: 5}
OTP_BUCK1_CFG_VD_CMP1_R_967: {name: CFG_VD_CMP1_R, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_4, reg_addr: 16692, otp_owner: system, value: 0, bw: 4, desc: 'Vdroop1 input filter R setting, R(vd_cmp1) = 212.6K/cfg_vd_cmp1_r', htmldesc: 'Vdroop1 input filter R setting,<br>R(vd_cmp1) = 212.6K/cfg_vd_cmp1_r<br>', idx: 2172, offset: 24, otp_b0: 0, otp_a0: 197, otpreg_add: 967, otpreg_ofs: 0}
OTP_BUCK1_CFG_VD_CMP0_R_967: {name: CFG_VD_CMP0_R, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_4, reg_addr: 16692, otp_owner: system, value: 0, bw: 4, desc: 'Vdroop1 input filter R setting, R = 212.6K/cfg_vd_cmp0_r', htmldesc: 'Vdroop1 input filter R setting,<br>R = 212.6K/cfg_vd_cmp0_r<br>', idx: 2173, offset: 28, otp_b0: 0, otp_a0: 197, otpreg_add: 967, otpreg_ofs: 4}
OTP_BUCK1_CFG_VD_CMP1_C_968: {name: CFG_VD_CMP1_C, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_5, reg_addr: 16693, otp_owner: system, value: 0, bw: 5, desc: 'Vdroop comparator C setting, C = 305f + 21.4f*cfg_vd_cmp1_c', htmldesc: 'Vdroop comparator C setting,<br>C = 305f + 21.4f*cfg_vd_cmp1_c<br>', formula: 'var:x, range:0:31, func:305+21.4*x, unit:f', idx: 2174, offset: 0, otp_b0: 0, otp_a0: 198, otpreg_add: 968, otpreg_ofs: 0}
OTP_BUCK1_CFG_VD_CMP0_C_969: {name: CFG_VD_CMP0_C, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_6, reg_addr: 16694, otp_owner: system, value: 0, bw: 5, desc: 'Vdroop comparator C setting, C = 305f + 21.4f*cfg_vd_cmp0_c', htmldesc: 'Vdroop comparator C setting,<br>C = 305f + 21.4f*cfg_vd_cmp0_c<br>', idx: 2175, offset: 5, otp_b0: 0, otp_a0: 198, otpreg_add: 969, otpreg_ofs: 0}
OTP_BUCK1_CFG_VD_CMP0_TR_970: {name: CFG_VD_CMP0_TR, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_7, reg_addr: 16695, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator offset trim, htmldesc: 'Vdroop comparator offset trim ', idx: 2176, offset: 10, otp_b0: 0, otp_a0: 198, otpreg_add: 970, otpreg_ofs: 0}
OTP_BUCK1_CFG_VD_CMP1_TR_971: {name: CFG_VD_CMP1_TR, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_8, reg_addr: 16696, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator offset trim, htmldesc: Vdroop comparator offset trim, idx: 2177, offset: 16, otp_b0: 0, otp_a0: 198, otpreg_add: 971, otpreg_ofs: 0}
OTP_BUCK1_CFG_GM_LL_SET_972: {name: CFG_GM_LL_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_9, reg_addr: 16697, otp_owner: trim, value: 6, bw: 4, desc: Setting for load line (GM), htmldesc: Setting for load line (GM), idx: 2178, offset: 22, otp_b0: 0, otp_a0: 198, otpreg_add: 972, otpreg_ofs: 0}
OTP_BUCK1_CFG_GM_BIAS_972: {name: CFG_GM_BIAS, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_9, reg_addr: 16697, otp_owner: design, value: 5, bw: 3, desc: Setting for bias currents in GM, htmldesc: Setting for bias currents in GM, idx: 2179, offset: 26, otp_b0: 0, otp_a0: 198, otpreg_add: 972, otpreg_ofs: 5}
OTP_BUCK1_CFG_GM_GAIN_973: {name: CFG_GM_GAIN, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_10, reg_addr: 16698, otp_owner: design, value: 15, bw: 4, desc: GM gain, htmldesc: GM gain, idx: 2180, offset: 29, otp_b0: 0, otp_a0: 198, otpreg_add: 973, otpreg_ofs: 0}
OTP_BUCK1_CFG_GAIN_ADJUST_PWM3_973: {name: CFG_GAIN_ADJUST_PWM3, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_10, reg_addr: 16698, otp_owner: design, value: 4, bw: 4, desc: Gain adjustment for PWM3, htmldesc: Gain adjustment for PWM3, idx: 2181, offset: 1, otp_b0: 0, otp_a0: 199, otpreg_add: 973, otpreg_ofs: 4}
OTP_BUCK1_CFG_MIRROR_RATIO5_974: {name: CFG_MIRROR_RATIO5, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_11, reg_addr: 16699, otp_owner: design, value: 3, bw: 3, desc: 'Gain of one HP phase to LP phase in PWM5 HP/LP, 0 -> 1.5, 1-> 2, 2 ->2.5, 3 -> 3, 4 -> 3.5, 5 -> 4 , 6 -> 5, 7 -> 6', htmldesc: 'Gain of one HP phase to LP phase in PWM5 HP/LP,<br>0 -> 1.5,<br>1-> 2,<br>2 ->2.5,<br>3 -> 3,<br>4 -> 3.5,<br>5 -> 4 ,<br>6 -> 5,<br>7 -> 6', idx: 2182, offset: 5, otp_b0: 0, otp_a0: 199, otpreg_add: 974, otpreg_ofs: 0}
OTP_BUCK1_CFG_SEL_SC_EA_CAS_974: {name: CFG_SEL_SC_EA_CAS, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_11, reg_addr: 16699, otp_owner: design, value: 0, bw: 1, desc: 'Select slope compensation v2i clamp feature. 0: clamp to 350 mV; 1: no clamp', htmldesc: 'Select slope compensation v2i clamp feature. 0: clamp to 350 mV; 1: no clamp', idx: 2183, offset: 8, otp_b0: 0, otp_a0: 199, otpreg_add: 974, otpreg_ofs: 3}
OTP_BUCK1_CFG_MIRROR_RATIO3_974: {name: CFG_MIRROR_RATIO3, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_11, reg_addr: 16699, otp_owner: design, value: 3, bw: 3, desc: 'Gain of one HP phase to LP phase in PWM3 HP/LP, 0 -> 1.5, 1-> 2, 2 ->2.5, 3 -> 3, 4 -> 3.5, 5 -> 4 , 6 -> 5 7 -> 6', htmldesc: 'Gain of one HP phase to LP phase in PWM3 HP/LP,<br>0 -> 1.5,<br>1-> 2,<br>2 ->2.5,<br>3 -> 3,<br>4 -> 3.5,<br>5 -> 4 ,<br>6 -> 5<br>7 -> 6', idx: 2184, offset: 9, otp_b0: 0, otp_a0: 199, otpreg_add: 974, otpreg_ofs: 4}
OTP_BUCK1_CFG_SEL_PWM35_STARTUP_MODE_974: {name: CFG_SEL_PWM35_STARTUP_MODE, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_11, reg_addr: 16699, otp_owner: design, value: 0, bw: 1, desc: 'Select PWM3/5 startup mode. In the startup process, 0: PWM3/5 directly to VSEL; 1: PWM3/5 to 400 mV and then DVC up to VSEL. After startup is done, it is always reset to 0.', htmldesc: 'Select PWM3/5 startup mode. In the startup process, 0: PWM3/5 directly to VSEL; 1: PWM3/5 to 400 mV and then DVC up to VSEL. After startup is done, it is always reset to 0.', idx: 2185, offset: 12, otp_b0: 0, otp_a0: 199, otpreg_add: 974,
  otpreg_ofs: 7}
OTP_BUCK1_CFG_MIRROR_RATIO1_975: {name: CFG_MIRROR_RATIO1, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_12, reg_addr: 16700, otp_owner: design, value: 4, bw: 3, desc: Gain of LP when in PWM1 = (1+code)/8, htmldesc: Gain of LP when in PWM1 = (1+code)/8, idx: 2186, offset: 13, otp_b0: 0, otp_a0: 199, otpreg_add: 975, otpreg_ofs: 0}
OTP_BUCK1_CFG_IMAX_SET_975: {name: CFG_IMAX_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_12, reg_addr: 16700, otp_owner: design, value: 8, bw: 5, desc: set the max output current of GM, htmldesc: set the max output current of GM, idx: 2187, offset: 16, otp_b0: 0, otp_a0: 199, otpreg_add: 975, otpreg_ofs: 3}
OTP_BUCK1_CFG_EN_UVP_CMP_976: {name: CFG_EN_UVP_CMP, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_13, reg_addr: 16701, otp_owner: design, value: 1, bw: 1, desc: Enable undervoltage comparator, htmldesc: Enable undervoltage comparator, idx: 2188, offset: 21, otp_b0: 0, otp_a0: 199, otpreg_add: 976, otpreg_ofs: 0}
OTP_BUCK1_CFG_EN_OVP_CMP_976: {name: CFG_EN_OVP_CMP, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_13, reg_addr: 16701, otp_owner: design, value: 1, bw: 1, desc: Enable overvoltage comparator, htmldesc: Enable overvoltage comparator, idx: 2189, offset: 22, otp_b0: 0, otp_a0: 199, otpreg_add: 976, otpreg_ofs: 1}
OTP_BUCK1_CFG_PFM_OS_SET_976: {name: CFG_PFM_OS_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_13, reg_addr: 16701, otp_owner: trim, value: 14, bw: 5, desc: 'PFM  offset , PFM_target = Vout - (cfg_pfm_os_set - 15) * 3mV', htmldesc: 'PFM  offset ,<br>PFM_target = Vout - (cfg_pfm_os_set - 15) * 3mV', idx: 2190, offset: 23, otp_b0: 0, otp_a0: 199, otpreg_add: 976, otpreg_ofs: 3}
OTP_BUCK1_CFG_EN_IMAX_ALARM_COMP_977: {name: CFG_EN_IMAX_ALARM_COMP, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_14, reg_addr: 16702, otp_owner: system, value: 1, bw: 1, desc: enable imax alarm comparator, htmldesc: enable imax alarm comparator, idx: 2191, offset: 28, otp_b0: 0, otp_a0: 199, otpreg_add: 977, otpreg_ofs: 0}
OTP_BUCK1_CFG_EN_IMAX_ALARM_DAC_977: {name: CFG_EN_IMAX_ALARM_DAC, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_14, reg_addr: 16702, otp_owner: design, value: 1, bw: 1, desc: enable imax alarm dac, htmldesc: enable imax alarm dac, idx: 2192, offset: 29, otp_b0: 0, otp_a0: 199, otpreg_add: 977, otpreg_ofs: 1}
OTP_BUCK1_CFG_PANIC_OS_SET_977: {name: CFG_PANIC_OS_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_14, reg_addr: 16702, otp_owner: trim, value: 14, bw: 5, desc: ' Panic offset , Panic_target = VOUT -  (cfg_panic_os_set - 11) * 3mV', htmldesc: ' Panic offset ,<br>Panic_target = VOUT -  (cfg_panic_os_set - 11) * 3mV ', idx: 2193, offset: 30, otp_b0: 0, otp_a0: 199, otpreg_add: 977, otpreg_ofs: 3}
OTP_BUCK1_CFG_OUVP_SET_978: {name: CFG_OUVP_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_15, reg_addr: 16703, otp_owner: design, value: 0, bw: 2, desc: 'lower bit sets the undervoltage level higer bit the overvoltage (50mV,100mV)', htmldesc: 'lower bit sets the undervoltage level higer bit the overvoltage (50mV,100mV)', idx: 2194, offset: 3, otp_b0: 0, otp_a0: 200, otpreg_add: 978, otpreg_ofs: 0}
OTP_BUCK1_CFG_SERVO_OS_SET_978: {name: CFG_SERVO_OS_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_15, reg_addr: 16703, otp_owner: design, value: 12, bw: 5, desc: 'servo msb offset , SERVO_UPPER_LVL  = VOUT - (cfg_servo_os_set-15)*3mV', htmldesc: 'servo msb offset ,<br>SERVO_UPPER_LVL  = VOUT - (cfg_servo_os_set-15)*3mV', idx: 2195, offset: 5, otp_b0: 0, otp_a0: 200, otpreg_add: 978, otpreg_ofs: 3}
OTP_BUCK1_CFG_SC_OS_SET_979: {name: CFG_SC_OS_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_16, reg_addr: 16704, otp_owner: trim, value: 0, bw: 4, desc: 'slope comp offset correction (Use the same code as "cfg_sc_R0_trim", SS: 10, FF: 5)', htmldesc: 'slope comp offset correction (Use the same code as "cfg_sc_R0_trim", SS: 10, FF: 5)', idx: 2196, offset: 10, otp_b0: 0, otp_a0: 200, otpreg_add: 979, otpreg_ofs: 0}
OTP_BUCK1_CFG_IMAX_ALARM_SET_979: {name: CFG_IMAX_ALARM_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_16, reg_addr: 16704, otp_owner: system, value: 12, bw: 4, desc: 'max current alarm I_LIMIT, I_LIMIT(5PH) = 13.5A + (cfg_imax_alarm_set * 0.8)A', htmldesc: 'max current alarm I_LIMIT,<br>I_LIMIT(5PH) = 13.5A + (cfg_imax_alarm_set * 0.8)A', idx: 2197, offset: 14, otp_b0: 0, otp_a0: 200, otpreg_add: 979, otpreg_ofs: 4}
OTP_BUCK1_CFG_SC_L_SET_980: {name: CFG_SC_L_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_17, reg_addr: 16705, otp_owner: design, value: 0, bw: 2, desc: 'Common slope compensation L setting (0: CL = 110nH, k = 0.6, 2: UCL = 100nH)', htmldesc: 'Common slope compensation L setting (0: CL = 110nH, k = 0.6, 2: UCL = 100nH)', idx: 2198, offset: 18, otp_b0: 0, otp_a0: 200, otpreg_add: 980, otpreg_ofs: 0}
OTP_BUCK1_CFG_SC_R0_TRIM_980: {name: CFG_SC_R0_TRIM, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_17, reg_addr: 16705, otp_owner: trim, value: 0, bw: 4, desc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', htmldesc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', idx: 2199, offset: 20, otp_b0: 0, otp_a0: 200, otpreg_add: 980, otpreg_ofs: 4}
OTP_BUCK1_CFG_STBY_IMAX_ALARM_DAC_981: {name: CFG_STBY_IMAX_ALARM_DAC, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_18, reg_addr: 16706, otp_owner: design, value: 1, bw: 1, desc: sandby for Imax alarm dac, htmldesc: sandby for Imax alarm dac, idx: 2200, offset: 24, otp_b0: 0, otp_a0: 200, otpreg_add: 981, otpreg_ofs: 0}
OTP_BUCK1_CFG_UPSTATE0_SET_981: {name: CFG_UPSTATE0_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_18, reg_addr: 16706, otp_owner: trim, value: 29, bw: 6, desc: 'Setting for State0 up comparator, Idac = (code *0.833u) + 25', htmldesc: 'Setting for State0 up comparator,<br>Idac = (code *0.833u) + 25', idx: 2201, offset: 25, otp_b0: 0, otp_a0: 200, otpreg_add: 981, otpreg_ofs: 2}
OTP_BUCK1_CFG_STBY_IMAX_ALARM_COMP_982: {name: CFG_STBY_IMAX_ALARM_COMP, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_19, reg_addr: 16707, otp_owner: design, value: 1, bw: 1, desc: standby for imax alarm comparator, htmldesc: standby for imax alarm comparator, idx: 2202, offset: 31, otp_b0: 0, otp_a0: 200, otpreg_add: 982, otpreg_ofs: 0}
OTP_BUCK1_CFG_UPSTATE1_SET_982: {name: CFG_UPSTATE1_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_19, reg_addr: 16707, otp_owner: trim, value: 24, bw: 6, desc: 'Setting for State1 up comparator, Idac = (code *1.677u) + 25u', htmldesc: 'Setting for State1 up comparator,<br>Idac = (code *1.677u) + 25u', idx: 2203, offset: 0, otp_b0: 0, otp_a0: 201, otpreg_add: 982, otpreg_ofs: 2}
OTP_BUCK1_CFG_BLANK_IMAX_ABS_983: {name: CFG_BLANK_IMAX_ABS, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_20, reg_addr: 16708, otp_owner: trim, value: 1, bw: 1, desc: blank imax_abs for 250ns after panic from pfm, htmldesc: blank imax_abs for 250ns after panic from pfm, idx: 2204, offset: 6, otp_b0: 0, otp_a0: 201, otpreg_add: 983, otpreg_ofs: 0}
OTP_BUCK1_CFG_BLANK_IMAX_ALARM_983: {name: CFG_BLANK_IMAX_ALARM, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_20, reg_addr: 16708, otp_owner: design, value: 0, bw: 1, desc: blank the imax alarm signal, htmldesc: blank the imax alarm signal, idx: 2205, offset: 7, otp_b0: 0, otp_a0: 201, otpreg_add: 983, otpreg_ofs: 1}
OTP_BUCK1_CFG_DNSTATE0_SET_983: {name: CFG_DNSTATE0_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_20, reg_addr: 16708, otp_owner: trim, value: 14, bw: 6, desc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), htmldesc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), idx: 2206, offset: 8, otp_b0: 0, otp_a0: 201, otpreg_add: 983, otpreg_ofs: 2}
OTP_BUCK1_CFG_DNSTATE1_SET_984: {name: CFG_DNSTATE1_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_21, reg_addr: 16709, otp_owner: trim, value: 23, bw: 6, desc: 'Setting for State1 dn comparator, Idac = (code * 0.833u) + 25u', htmldesc: 'Setting for State1 dn comparator,<br>Idac = (code * 0.833u) + 25u', formula: 'var:x, range:0:63, func:45+0.833*x, unit:uA', idx: 2207, offset: 14, otp_b0: 0, otp_a0: 201, otpreg_add: 984, otpreg_ofs: 2}
OTP_BUCK1_CFG_DNSTATE2_SET_985: {name: CFG_DNSTATE2_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_22, reg_addr: 16710, otp_owner: trim, value: 20, bw: 6, desc: 'Setting for State2 dn comparator, Idac = (code*1.677u) + 45u', htmldesc: 'Setting for State2 dn comparator,<br>Idac = (code*1.677u) + 45u', formula: 'var:x, range:0:63, func:45+1.677*x, unit:uA', idx: 2208, offset: 20, otp_b0: 0, otp_a0: 201, otpreg_add: 985, otpreg_ofs: 2}
OTP_BUCK1_CFG_CAL_DAC_SET_1_986: {name: CFG_CAL_DAC_SET_1, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_23, reg_addr: 16711, otp_owner: trim, value: 24, bw: 8, desc: Calibration/servo dac setting (override) in PWM1 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM1 when servo is off, idx: 2209, offset: 26, otp_b0: 0, otp_a0: 201, otpreg_add: 986, otpreg_ofs: 0}
OTP_BUCK1_CFG_CAL_DAC_SET_3_987: {name: CFG_CAL_DAC_SET_3, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_24, reg_addr: 16712, otp_owner: trim, value: 35, bw: 8, desc: Calibration/servo dac setting (override) in PWM3 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM3 when servo is off, idx: 2210, offset: 2, otp_b0: 0, otp_a0: 202, otpreg_add: 987, otpreg_ofs: 0}
OTP_BUCK1_CFG_CAL_DAC_SET_5_988: {name: CFG_CAL_DAC_SET_5, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_25, reg_addr: 16713, otp_owner: trim, value: 30, bw: 8, desc: Calibration/servo dac setting (override) in PWM5 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM5 when servo is off, idx: 2211, offset: 10, otp_b0: 0, otp_a0: 202, otpreg_add: 988, otpreg_ofs: 0}
OTP_BUCK1_IDEM_REF_GTRIM_989: {name: IDEM_REF_GTRIM, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_31, reg_addr: 16719, otp_owner: trim, value: 0, bw: 4, desc: idem to idem_ref gain trim, htmldesc: idem to idem_ref gain trim, idx: 2212, offset: 18, otp_b0: 0, otp_a0: 202, otpreg_add: 989, otpreg_ofs: 0}
OTP_BUCK1_IDEM_REF_OTRIM_989: {name: IDEM_REF_OTRIM, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_31, reg_addr: 16719, otp_owner: design, value: 0, bw: 4, desc: idem to idem_ref offset trim, htmldesc: idem to idem_ref offset trim, idx: 2213, offset: 22, otp_b0: 0, otp_a0: 202, otpreg_add: 989, otpreg_ofs: 4}
OTP_BUCK1_CFG_DN2_PWM1_990: {name: CFG_DN2_PWM1, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_32, reg_addr: 16720, otp_owner: design, value: 1, bw: 1, desc: PWM3-PWM1 phase shed is done in 2 steps, htmldesc: PWM3-PWM1 phase shed is done in 2 steps, idx: 2214, offset: 26, otp_b0: 0, otp_a0: 202, otpreg_add: 990, otpreg_ofs: 0}
OTP_BUCK1_CFG_DN2_PWM1_SET_990: {name: CFG_DN2_PWM1_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_32, reg_addr: 16720, otp_owner: design, value: 2, bw: 3, desc: PWM3-PWM1 mirror setting, htmldesc: PWM3-PWM1 mirror setting, idx: 2215, offset: 27, otp_b0: 0, otp_a0: 202, otpreg_add: 990, otpreg_ofs: 1}
OTP_BUCK1_CFG_EN_DN1_FULLRANGE_990: {name: CFG_EN_DN1_FULLRANGE, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_32, reg_addr: 16720, otp_owner: design, value: 1, bw: 1, desc: Enable full range of dn1 dac, htmldesc: Enable full range of dn1 dac, idx: 2216, offset: 30, otp_b0: 0, otp_a0: 202, otpreg_add: 990, otpreg_ofs: 4}
OTP_BUCK1_CFG_PANIC_PWM1_OS_990: {name: CFG_PANIC_PWM1_OS, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_32, reg_addr: 16720, otp_owner: design, value: 2, bw: 2, desc: panic offset delta from panic_os_set in PFM, htmldesc: panic offset delta from panic_os_set in PFM, idx: 2217, offset: 31, otp_b0: 0, otp_a0: 202, otpreg_add: 990, otpreg_ofs: 5}
OTP_BUCK1_CFG_GM_IOFF_TRIM_991: {name: CFG_GM_IOFF_TRIM, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_33, reg_addr: 16721, otp_owner: trim, value: 18, bw: 5, desc: GM offset current trim, htmldesc: GM offset current trim, idx: 2218, offset: 1, otp_b0: 0, otp_a0: 203, otpreg_add: 991, otpreg_ofs: 0}
OTP_BUCK1_DIS_GM_BST_991: {name: DIS_GM_BST, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_33, reg_addr: 16721, otp_owner: design, value: 0, bw: 1, desc: disable the auxiliary gm boost, htmldesc: disable the auxiliary gm boost, idx: 2219, offset: 6, otp_b0: 0, otp_a0: 203, otpreg_add: 991, otpreg_ofs: 6}
OTP_BUCK1_EN_IMAX_LRANGE_991: {name: EN_IMAX_LRANGE, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_33, reg_addr: 16721, otp_owner: design, value: 0, bw: 1, desc: Enable the low range of the Imax_Alarm DAC, htmldesc: Enable the low range of the Imax_Alarm DAC, idx: 2220, offset: 7, otp_b0: 0, otp_a0: 203, otpreg_add: 991, otpreg_ofs: 7}
OTP_BUCK1_CFG_GM_BOOST_992: {name: CFG_GM_BOOST, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_34, reg_addr: 16722, otp_owner: design, value: 3, bw: 4, desc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), htmldesc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), idx: 2221, offset: 8, otp_b0: 0, otp_a0: 203, otpreg_add: 992, otpreg_ofs: 4}
OTP_BUCK1_CFG_GM_CLAMP_993: {name: CFG_GM_CLAMP, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_35, reg_addr: 16723, otp_owner: design, value: 1, bw: 3, desc: 'Absoulte maximum current from gm, Clamp offset = 0.25 * (x)', htmldesc: 'Absoulte maximum current from gm,<br>Clamp offset = 0.25 * (x)', idx: 2222, offset: 12, otp_b0: 0, otp_a0: 203, otpreg_add: 993, otpreg_ofs: 0}
OTP_BUCK1_CFG_IMAX_ALARM_EXT_993: {name: CFG_IMAX_ALARM_EXT, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_35, reg_addr: 16723, otp_owner: system, value: 0, bw: 1, desc: 'Imax alarm filter output is ored with (cfg_imax_alarm_ext = 0): nothing or (cfg_imax_alarm_ext = 1): Imax abs', htmldesc: 'Imax alarm filter output is ored with (cfg_imax_alarm_ext = 0): nothing or (cfg_imax_alarm_ext = 1): Imax abs', idx: 2223, offset: 15, otp_b0: 0, otp_a0: 203, otpreg_add: 993, otpreg_ofs: 3}
OTP_BUCK1_CFG_IMAX_ABS_THR_SET_993: {name: CFG_IMAX_ABS_THR_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_35, reg_addr: 16723, otp_owner: system, value: 10, bw: 4, desc: Imax = 21.9 + (0.6*x) A, htmldesc: Imax = 21.9 + (0.6*x) A, idx: 2224, offset: 16, otp_b0: 0, otp_a0: 203, otpreg_add: 993, otpreg_ofs: 4}
OTP_BUCK1_CFG_IN_PWM_STARTUP_SET_994: {name: CFG_IN_PWM_STARTUP_SET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_36, reg_addr: 16724, otp_owner: design, value: 0, bw: 2, desc: PWM startup Imax range settings, htmldesc: PWM startup Imax range settings, idx: 2225, offset: 20, otp_b0: 0, otp_a0: 203, otpreg_add: 994, otpreg_ofs: 0}
OTP_BUCK1_OTP_SPARE3_995: {name: OTP_SPARE3, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_37, reg_addr: 16725, otp_owner: design, value: 0, bw: 8, desc: Spare otp in dig space, htmldesc: Spare otp in dig space, idx: 2226, offset: 22, otp_b0: 0, otp_a0: 203, otpreg_add: 995, otpreg_ofs: 0}
OTP_BUCK1_IMAX_ALARM_OFFSET_TRIM_996: {name: IMAX_ALARM_OFFSET_TRIM, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_39, reg_addr: 16727, otp_owner: trim, value: 4, bw: 3, desc: 'Offset trim for Imax alarm, 5PH : LSB =>0.8A, Range => -3.17A : 2.38A', htmldesc: 'Offset trim for Imax alarm,<br>5PH : LSB =>0.8A, Range => -3.17A : 2.38A', idx: 2227, offset: 30, otp_b0: 0, otp_a0: 203, otpreg_add: 996, otpreg_ofs: 0}
OTP_BUCK1_IMAX_ABS_THR_TRIM_996: {name: IMAX_ABS_THR_TRIM, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_39, reg_addr: 16727, otp_owner: trim, value: 12, bw: 4, desc: 'Offset trim for Imax abs, 5PH : LSB =>0.6A, Range => -7.2A : 2.4A', htmldesc: 'Offset trim for Imax abs,<br>5PH : LSB =>0.6A, Range => -7.2A : 2.4A', idx: 2228, offset: 1, otp_b0: 0, otp_a0: 204, otpreg_add: 996, otpreg_ofs: 4}
OTP_BUCK1_PWM_STUP_OFFSET_997: {name: PWM_STUP_OFFSET, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_40, reg_addr: 16728, otp_owner: design, value: 4, bw: 3, desc: PWM_Startup_thr = PFM_target - (3.125mV*x), htmldesc: PWM_Startup_thr = PFM_target - (3.125mV*x), idx: 2229, offset: 5, otp_b0: 0, otp_a0: 204, otpreg_add: 997, otpreg_ofs: 0}
OTP_BUCK1_CFG_OT_GAIN_TR_997: {name: CFG_OT_GAIN_TR, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_40, reg_addr: 16728, otp_owner: trim, value: 15, bw: 5, desc: Over-temperature gain trim, htmldesc: Over-temperature gain trim, idx: 2230, offset: 8, otp_b0: 0, otp_a0: 204, otpreg_add: 997, otpreg_ofs: 3}
OTP_BUCK1_CFG_VDROOP0_VID_BAND0_998: {name: CFG_VDROOP0_VID_BAND0, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_41, reg_addr: 16729, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band0 select (vid < cfg_vdroop0_vid_band0: comparator disabled)', htmldesc: 'Vdroop0 comparator vid band0 select<br>(vid < cfg_vdroop0_vid_band0: comparator disabled)', idx: 2231, offset: 13, otp_b0: 0, otp_a0: 204, otpreg_add: 998, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP0_VID_BAND1_999: {name: CFG_VDROOP0_VID_BAND1, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_42, reg_addr: 16730, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band1 select (vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', htmldesc: 'Vdroop0 comparator vid band1 select<br>(vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', idx: 2232, offset: 21, otp_b0: 0, otp_a0: 204, otpreg_add: 999, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP0_VID_BAND2_1000: {name: CFG_VDROOP0_VID_BAND2, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_43, reg_addr: 16731, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band2 select (vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', htmldesc: 'Vdroop0 comparator vid band2 select<br>(vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', idx: 2233, offset: 29, otp_b0: 0, otp_a0: 204, otpreg_add: 1000, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP0_VID_BAND3_1001: {name: CFG_VDROOP0_VID_BAND3, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_44, reg_addr: 16732, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band3 select (vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2) (vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', htmldesc: 'Vdroop0 comparator vid band3 select<br>(vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2)<br>(vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', idx: 2234, offset: 5, otp_b0: 0, otp_a0: 205,
  otpreg_add: 1001, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP1_VID_BAND0_1002: {name: CFG_VDROOP1_VID_BAND0, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_45, reg_addr: 16733, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band0 select (vid < cfg_vdroop1_vid_band0: comparator disabled)', htmldesc: 'Vdroop1 comparator vid band0 select<br>(vid < cfg_vdroop1_vid_band0: comparator disabled)', idx: 2235, offset: 13, otp_b0: 0, otp_a0: 205, otpreg_add: 1002, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP1_VID_BAND1_1003: {name: CFG_VDROOP1_VID_BAND1, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_46, reg_addr: 16734, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band1 select (vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', htmldesc: 'Vdroop1 comparator vid band1 select<br>(vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', idx: 2236, offset: 21, otp_b0: 0, otp_a0: 205, otpreg_add: 1003, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP1_VID_BAND2_1004: {name: CFG_VDROOP1_VID_BAND2, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_47, reg_addr: 16735, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band2 select (vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', htmldesc: 'Vdroop1 comparator vid band2 select<br>(vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', idx: 2237, offset: 29, otp_b0: 0, otp_a0: 205, otpreg_add: 1004, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP1_VID_BAND3_1005: {name: CFG_VDROOP1_VID_BAND3, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_48, reg_addr: 16736, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band3 select (vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2) (vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', htmldesc: 'Vdroop1 comparator vid band3 select<br>(vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2)<br>(vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', idx: 2238, offset: 5, otp_b0: 0, otp_a0: 206,
  otpreg_add: 1005, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP0_THR0_1006: {name: CFG_VDROOP0_THR0, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_49, reg_addr: 16737, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 0, htmldesc: Vdroop0 comparator threshold 0, idx: 2239, offset: 13, otp_b0: 0, otp_a0: 206, otpreg_add: 1006, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP0_THR1_1007: {name: CFG_VDROOP0_THR1, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_50, reg_addr: 16738, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 1, htmldesc: Vdroop0 comparator threshold 1, idx: 2240, offset: 18, otp_b0: 0, otp_a0: 206, otpreg_add: 1007, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP0_THR2_1008: {name: CFG_VDROOP0_THR2, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_51, reg_addr: 16739, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 2, htmldesc: Vdroop0 comparator threshold 2, idx: 2241, offset: 23, otp_b0: 0, otp_a0: 206, otpreg_add: 1008, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP0_THR3_1009: {name: CFG_VDROOP0_THR3, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_52, reg_addr: 16740, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 3, htmldesc: Vdroop0 comparator threshold 3, idx: 2242, offset: 28, otp_b0: 0, otp_a0: 206, otpreg_add: 1009, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP1_THR0_1010: {name: CFG_VDROOP1_THR0, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_53, reg_addr: 16741, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 0, htmldesc: Vdroop1 comparator threshold 0, idx: 2243, offset: 1, otp_b0: 0, otp_a0: 207, otpreg_add: 1010, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP1_THR1_1011: {name: CFG_VDROOP1_THR1, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_54, reg_addr: 16742, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 1, htmldesc: Vdroop1 comparator threshold 1, idx: 2244, offset: 6, otp_b0: 0, otp_a0: 207, otpreg_add: 1011, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP1_THR2_1012: {name: CFG_VDROOP1_THR2, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_56, reg_addr: 16743, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 2, htmldesc: Vdroop1 comparator threshold 2, idx: 2245, offset: 11, otp_b0: 0, otp_a0: 207, otpreg_add: 1012, otpreg_ofs: 0}
OTP_BUCK1_CFG_VDROOP1_THR3_1013: {name: CFG_VDROOP1_THR3, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_57, reg_addr: 16744, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 3, htmldesc: Vdroop1 comparator threshold 3, idx: 2246, offset: 16, otp_b0: 0, otp_a0: 207, otpreg_add: 1013, otpreg_ofs: 0}
OTP_BUCK1_CFG_UP_STEP_1014: {name: CFG_UP_STEP, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_58, reg_addr: 16745, otp_owner: system, value: 0, bw: 4, desc: 'imax_alarm filter up step trim 0: as long as imax_alarm is 1 increase filter counter by this value + 1 on every gclk clock cycle', htmldesc: 'imax_alarm filter up step trim 0: as long as imax_alarm is 1 increase filter counter by this value + 1 on every gclk clock cycle', idx: 2247, offset: 21, otp_b0: 0, otp_a0: 207, otpreg_add: 1014, otpreg_ofs: 0}
OTP_BUCK1_CFG_DN_STEP_1014: {name: CFG_DN_STEP, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_58, reg_addr: 16745, otp_owner: system, value: 0, bw: 4, desc: 'imax_alarm filter down step trim 0: as long as imax_alarm is 0 decrease filter counter by (this value + 1) on every gclk clock cycle', htmldesc: 'imax_alarm filter down step trim 0: as long as imax_alarm is 0 decrease filter counter by (this value + 1) on every gclk clock cycle', idx: 2248, offset: 25, otp_b0: 0, otp_a0: 207, otpreg_add: 1014, otpreg_ofs: 4}
OTP_BUCK1_CFG_SET_TRIG7T0_1015: {name: CFG_SET_TRIG7T0, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_59, reg_addr: 16746, otp_owner: system, value: 0, bw: 8, desc: counter limit bit 7 to 0. If counter value equal or bigger to this value trigger filter output as long as not already triggered. The value 0 disables the filter and the output would follow the asynchronous imax_alarm signal from the analog., htmldesc: counter limit bit 7 to 0. If counter value equal or bigger to this value trigger filter output as long as not already triggered.<br>The value 0 disables the filter and the output would follow
    the asynchronous imax_alarm signal from the analog., idx: 2249, offset: 29, otp_b0: 0, otp_a0: 207, otpreg_add: 1015, otpreg_ofs: 0}
OTP_BUCK1_CFG_CLEAR_TRIG7T0_1016: {name: CFG_CLEAR_TRIG7T0, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_60, reg_addr: 16747, otp_owner: system, value: 0, bw: 8, desc: counter limit bit 7 to 0. If counter value equal or smaller to this value clear the filter output when already triggered. If 0 we immediately clear the counter itself after every trigger., htmldesc: counter limit bit 7 to 0. If counter value equal or smaller to this value clear the filter output when already triggered.<br>If 0 we immediately clear the counter itself after every trigger., idx: 2250, offset: 5, otp_b0: 0, otp_a0: 208,
  otpreg_add: 1016, otpreg_ofs: 0}
OTP_BUCK1_CFG_SET_TRIG11T8_1017: {name: CFG_SET_TRIG11T8, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_61, reg_addr: 16748, otp_owner: system, value: 0, bw: 4, desc: counter limit bit 11 to 8. If counter value equal or bigger to this value trigger filter output as long as not already triggered. The value 0 disables the filter and the output would follow the asynchronous imax_alarm signal from the analog., htmldesc: counter limit bit 11 to 8. If counter value equal or bigger to this value trigger filter output as long as not already triggered.<br>The value 0 disables the filter and the output would
    follow the asynchronous imax_alarm signal from the analog., idx: 2251, offset: 13, otp_b0: 0, otp_a0: 208, otpreg_add: 1017, otpreg_ofs: 0}
OTP_BUCK1_CFG_CLEAR_TRIG11T8_1017: {name: CFG_CLEAR_TRIG11T8, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_61, reg_addr: 16748, otp_owner: system, value: 0, bw: 4, desc: counter limit bit 11 to 8. If counter value equal or smaller to this value clear the filter output when already triggered. If 0 we immediately clear the counter itself after every trigger., htmldesc: counter limit bit 11 to 8. If counter value equal or smaller to this value clear the filter output when already triggered.<br>If 0 we immediately clear the counter itself after every trigger., idx: 2252, offset: 17, otp_b0: 0, otp_a0: 208,
  otpreg_add: 1017, otpreg_ofs: 4}
OTP_BUCK1_OTP_SPARE1_1018: {name: OTP_SPARE1, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_62, reg_addr: 16749, otp_owner: design, value: 0, bw: 1, desc: Spare bit, htmldesc: Spare bit, idx: 2253, offset: 21, otp_b0: 0, otp_a0: 208, otpreg_add: 1018, otpreg_ofs: 0}
OTP_BUCK1_OTP_SPARE2_1018: {name: OTP_SPARE2, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_62, reg_addr: 16749, otp_owner: design, value: 1, bw: 1, desc: Spare bit, htmldesc: Spare bit, idx: 2254, offset: 22, otp_b0: 0, otp_a0: 208, otpreg_add: 1018, otpreg_ofs: 1}
OTP_BUCK1_EN_LP_OT_COMP_1018: {name: EN_LP_OT_COMP, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_62, reg_addr: 16749, otp_owner: design, value: 1, bw: 1, desc: Enable the low-power mode for over-temperature comparators, htmldesc: Enable the low-power mode for over-temperature comparators, idx: 2255, offset: 23, otp_b0: 0, otp_a0: 208, otpreg_add: 1018, otpreg_ofs: 2}
OTP_BUCK1_EN_IMAX_ABS_COMP_1018: {name: EN_IMAX_ABS_COMP, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_62, reg_addr: 16749, otp_owner: design, value: 0, bw: 1, desc: Enable the imax abs comparator, htmldesc: Enable the imax abs comparator, idx: 2256, offset: 24, otp_b0: 0, otp_a0: 208, otpreg_add: 1018, otpreg_ofs: 3}
OTP_BUCK1_CFG_SC_RDAC_CLAMP_TR_1018: {name: CFG_SC_RDAC_CLAMP_TR, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_62, reg_addr: 16749, otp_owner: trim, value: 8, bw: 4, desc: Slope compensation current generation clamp trim, htmldesc: Slope compensation current generation clamp trim, idx: 2257, offset: 25, otp_b0: 0, otp_a0: 208, otpreg_add: 1018, otpreg_ofs: 4}
OTP_BUCK1_CFG_OT_WARN_TR_1019: {name: CFG_OT_WARN_TR, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_63, reg_addr: 16750, otp_owner: trim, value: 16, bw: 5, desc: Over-temperature warning comparator offset trim, htmldesc: Over-temperature warning comparator offset trim, idx: 2258, offset: 29, otp_b0: 0, otp_a0: 208, otpreg_add: 1019, otpreg_ofs: 0}
OTP_BUCK1_CFG_OT_IDAC_TR_1019: {name: CFG_OT_IDAC_TR, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_63, reg_addr: 16750, otp_owner: trim, value: 4, bw: 3, desc: Temperature sensor bias current trim, htmldesc: Temperature sensor bias current trim, idx: 2259, offset: 2, otp_b0: 0, otp_a0: 209, otpreg_add: 1019, otpreg_ofs: 5}
OTP_BUCK1_CFG_OT_ABS_TR_1020: {name: CFG_OT_ABS_TR, inst_name: BUCK1, reg_name: BUCK1_REF_CFG_64, reg_addr: 16751, otp_owner: trim, value: 16, bw: 5, desc: Over-temperature protection comparator offset trim, htmldesc: Over-temperature protection comparator offset trim, idx: 2260, offset: 5, otp_b0: 0, otp_a0: 209, otpreg_add: 1020, otpreg_ofs: 0}
OTP_BUCK1_CFG_ENABLE_LP_1021: {name: CFG_ENABLE_LP, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_0, reg_addr: 16752, otp_owner: design, value: 1, bw: 1, desc: enable low power phase, htmldesc: enable low power phase, idx: 2261, offset: 10, otp_b0: 0, otp_a0: 209, otpreg_add: 1021, otpreg_ofs: 0}
OTP_BUCK1_CFG_ISOFT_START_1022: {name: CFG_ISOFT_START, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_1, reg_addr: 16753, otp_owner: system, value: 4, bw: 4, desc: 'Soft Start Peak Current , ILpeak = 300mA (cfg_isoft_start)*100mA', htmldesc: 'Soft Start Peak Current ,<br>ILpeak = 300mA (cfg_isoft_start)*100mA', idx: 2262, offset: 11, otp_b0: 0, otp_a0: 209, otpreg_add: 1022, otpreg_ofs: 0}
OTP_BUCK1_CFG_FAST_STARTUP_CURRENT_LIMIT_1022: {name: CFG_FAST_STARTUP_CURRENT_LIMIT, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_1, reg_addr: 16753, otp_owner: trim, value: 12, bw: 4, desc: 'Fast startup current limit, PFM FAST STARTUP --> ILpeak = 300mA + (code*100mA), PWM FAST STARTUP --> ILvalley = -0.51A + (0.24*code)A', htmldesc: 'Fast startup current limit,<br>PFM FAST STARTUP --> ILpeak = 300mA + (code*100mA),<br>PWM FAST STARTUP --> ILvalley = -0.51A + (0.24*code)A', idx: 2263, offset: 15, otp_b0: 0, otp_a0: 209, otpreg_add: 1022, otpreg_ofs: 4}
OTP_BUCK1_TR_CSA_GAIN_1023: {name: TR_CSA_GAIN, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_2, reg_addr: 16754, otp_owner: trim, value: 0, bw: 4, desc: Current sense amplifier gain error trim -20% (code=7) to +35%(code=8) range with 2.5% LSB, htmldesc: Current sense amplifier gain error trim -20% (code=7) to +35%(code=8) range with 2.5% LSB, idx: 2264, offset: 19, otp_b0: 0, otp_a0: 209, otpreg_add: 1023, otpreg_ofs: 0}
OTP_BUCK1_TR_LS_CS_OS_1023: {name: TR_LS_CS_OS, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_2, reg_addr: 16754, otp_owner: trim, value: 7, bw: 4, desc: Current sense amplifier offset trim( 24uA +code*3uA)*12.8k  referred to IL, htmldesc: Current sense amplifier offset trim( 24uA +code*3uA)*12.8k  referred to IL, idx: 2265, offset: 23, otp_b0: 0, otp_a0: 209, otpreg_add: 1023, otpreg_ofs: 4}
OTP_BUCK1_CFG_INEG_LIMIT_SET_1024: {name: CFG_INEG_LIMIT_SET, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_3, reg_addr: 16755, otp_owner: design, value: 4, bw: 5, desc: 'Negative current limit setting -486mA+code*12.8mA, initial offset change with tr_ls_cs_os', htmldesc: 'Negative current limit setting -486mA+code*12.8mA, initial offset change with tr_ls_cs_os', idx: 2266, offset: 27, otp_b0: 0, otp_a0: 209, otpreg_add: 1024, otpreg_ofs: 0}
OTP_BUCK1_TR_LSON_BLANK_1024: {name: TR_LSON_BLANK, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_3, reg_addr: 16755, otp_owner: trim, value: 2, bw: 2, desc: 'LS ON blanking delay for negative current limit 14ns, 26ns, 38ns, 50ns', htmldesc: 'LS ON blanking delay for negative current limit 14ns, 26ns, 38ns, 50ns', idx: 2267, offset: 0, otp_b0: 0, otp_a0: 210, otpreg_add: 1024, otpreg_ofs: 6}
OTP_BUCK1_CFG_HS_ILIM_SET_1025: {name: CFG_HS_ILIM_SET, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_4, reg_addr: 16756, otp_owner: trim, value: 0, bw: 6, desc: 'High side current limit using 5 LSBs setting Imin+50mA*code, Imin=0.5A:1.0A?MSB=0', htmldesc: 'High side current limit using 5 LSBs setting Imin+50mA*code, Imin=0.5A:1.0A?MSB=0', idx: 2268, offset: 2, otp_b0: 0, otp_a0: 210, otpreg_add: 1025, otpreg_ofs: 0}
OTP_BUCK1_CFG_CSA_OUT_HIGH_LSOFF_1025: {name: CFG_CSA_OUT_HIGH_LSOFF, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_4, reg_addr: 16756, otp_owner: design, value: 1, bw: 1, desc: Cfg bit to set CSA output high during blanking period and ls off period, htmldesc: Cfg bit to set CSA output high during blanking period and ls off period, idx: 2269, offset: 8, otp_b0: 0, otp_a0: 210, otpreg_add: 1025, otpreg_ofs: 6}
OTP_BUCK1_CFG_HS_ILIM_DISABLE_1025: {name: CFG_HS_ILIM_DISABLE, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_4, reg_addr: 16756, otp_owner: design, value: 1, bw: 1, desc: Option to disable high side peak current limit, htmldesc: Option to disable high side peak current limit, idx: 2270, offset: 9, otp_b0: 0, otp_a0: 210, otpreg_add: 1025, otpreg_ofs: 7}
OTP_BUCK1_CFG_HS_ILIM_TRIM_1026: {name: CFG_HS_ILIM_TRIM, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_5, reg_addr: 16757, otp_owner: design, value: 0, bw: 4, desc: High Side current limit trim, htmldesc: High Side current limit trim, idx: 2271, offset: 10, otp_b0: 0, otp_a0: 210, otpreg_add: 1026, otpreg_ofs: 0}
OTP_BUCK1_TR_LSOFF_BLANK_1026: {name: TR_LSOFF_BLANK, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_5, reg_addr: 16757, otp_owner: design, value: 1, bw: 2, desc: 'Blanking while in tristate for pfm comparator Tblank=14ns, 26ns, 38ns, 50ns', htmldesc: 'Blanking while in tristate for pfm comparator Tblank=14ns, 26ns, 38ns, 50ns', idx: 2272, offset: 14, otp_b0: 0, otp_a0: 210, otpreg_add: 1026, otpreg_ofs: 6}
OTP_BUCK1_TR_ZD_OS_1027: {name: TR_ZD_OS, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_6, reg_addr: 16758, otp_owner: trim, value: 6, bw: 5, desc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, htmldesc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, idx: 2273, offset: 16, otp_b0: 0, otp_a0: 210, otpreg_add: 1027, otpreg_ofs: 0}
OTP_BUCK1_CFG_CS_LS_ON_DLY_1027: {name: CFG_CS_LS_ON_DLY, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_6, reg_addr: 16758, otp_owner: design, value: 0, bw: 3, desc: Delay for LS fet turn ON., htmldesc: Delay for LS fet turn ON., idx: 2274, offset: 21, otp_b0: 0, otp_a0: 210, otpreg_add: 1027, otpreg_ofs: 5}
OTP_BUCK1_CFG_LP_FREQ_SEL_1028: {name: CFG_LP_FREQ_SEL, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_7, reg_addr: 16759, otp_owner: design, value: 3, bw: 3, desc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), htmldesc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), idx: 2275, offset: 24, otp_b0: 0, otp_a0: 210, otpreg_add: 1028, otpreg_ofs: 0}
OTP_BUCK1_CFG_CSA_OS_SET_LOW_1028: {name: CFG_CSA_OS_SET_LOW, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_7, reg_addr: 16759, otp_owner: design, value: 1, bw: 1, desc: CSA offset setting change offset current code 0 to 1=24uA or 0=48uA, htmldesc: CSA offset setting change offset current code 0 to 1=24uA or 0=48uA, idx: 2276, offset: 27, otp_b0: 0, otp_a0: 210, otpreg_add: 1028, otpreg_ofs: 7}
OTP_BUCK1_TR_LP_FREQ_1029: {name: TR_LP_FREQ, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_8, reg_addr: 16760, otp_owner: trim, value: 49, bw: 6, desc: PWM frequency trim, htmldesc: PWM frequency trim, idx: 2277, offset: 28, otp_b0: 0, otp_a0: 210, otpreg_add: 1029, otpreg_ofs: 0}
OTP_BUCK1_CFG_FLOCK_EN_1029: {name: CFG_FLOCK_EN, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_8, reg_addr: 16760, otp_owner: design, value: 1, bw: 1, desc: Enable frequency locked loop, htmldesc: Enable frequency locked loop, idx: 2278, offset: 2, otp_b0: 0, otp_a0: 211, otpreg_add: 1029, otpreg_ofs: 6}
OTP_BUCK1_CFG_TON_START_1029: {name: CFG_TON_START, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_8, reg_addr: 16760, otp_owner: design, value: 0, bw: 1, desc: Bit to set start of TON from hson or PWM rising edge, htmldesc: Bit to set start of TON from hson or PWM rising edge, idx: 2279, offset: 3, otp_b0: 0, otp_a0: 211, otpreg_add: 1029, otpreg_ofs: 7}
OTP_BUCK1_TR_LP_TON_DEL_1030: {name: TR_LP_TON_DEL, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_9, reg_addr: 16761, otp_owner: design, value: 6, bw: 4, desc: Comparator delay trim, htmldesc: Comparator delay trim, idx: 2280, offset: 4, otp_b0: 0, otp_a0: 211, otpreg_add: 1030, otpreg_ofs: 0}
OTP_BUCK1_TR_HSON_BLANK_1030: {name: TR_HSON_BLANK, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_9, reg_addr: 16761, otp_owner: design, value: 0, bw: 2, desc: 'minimum HS on blanking, Tblank=14ns, 26ns, 38ns, 50ns', htmldesc: 'minimum HS on blanking, Tblank=14ns, 26ns, 38ns, 50ns', idx: 2281, offset: 8, otp_b0: 0, otp_a0: 211, otpreg_add: 1030, otpreg_ofs: 6}
OTP_BUCK1_CFG_LS_ROW_EN_1031: {name: CFG_LS_ROW_EN, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_10, reg_addr: 16762, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2282, offset: 10, otp_b0: 0, otp_a0: 211, otpreg_add: 1031, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_ROW_EN_1032: {name: CFG_HS_ROW_EN, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_11, reg_addr: 16763, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2283, offset: 18, otp_b0: 0, otp_a0: 211, otpreg_add: 1032, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_PREDRV_PUN_STR_1033: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_12, reg_addr: 16764, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 2284, offset: 26, otp_b0: 0, otp_a0: 211, otpreg_add: 1033, otpreg_ofs: 0}
OTP_BUCK1_CFG_CSA_CAP_SET_1033: {name: CFG_CSA_CAP_SET, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_12, reg_addr: 16764, otp_owner: design, value: 2, bw: 3, desc: 'CSA compensation cap select (00 = 0.0 pF, 01 = 0.8 pF, 10 = 1.6 pF, 11 = 2.4 pF)', htmldesc: 'CSA compensation cap select (00 = 0.0 pF, 01 = 0.8 pF, 10 = 1.6 pF, 11 = 2.4 pF)', idx: 2285, offset: 30, otp_b0: 0, otp_a0: 211, otpreg_add: 1033, otpreg_ofs: 5}
OTP_BUCK1_CFG_DTC_LX_RISE_SEL_1034: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_13, reg_addr: 16765, otp_owner: design, value: 0, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 2286, offset: 1, otp_b0: 0, otp_a0: 212, otpreg_add: 1034, otpreg_ofs: 0}
OTP_BUCK1_CFG_DTC_LX_FALL_SEL_1034: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_13, reg_addr: 16765, otp_owner: design, value: 0, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 2287, offset: 3, otp_b0: 0, otp_a0: 212, otpreg_add: 1034, otpreg_ofs: 2}
OTP_BUCK1_CFG_ZCD_SYS_OS_MODE_1034: {name: CFG_ZCD_SYS_OS_MODE, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_13, reg_addr: 16765, otp_owner: design, value: 0, bw: 2, desc: Systematic offset for zero crossing comparator, htmldesc: Systematic offset for zero crossing comparator, idx: 2288, offset: 5, otp_b0: 0, otp_a0: 212, otpreg_add: 1034, otpreg_ofs: 4}
OTP_BUCK1_CFG_ZCD_OS_AZCAL_EN_1034: {name: CFG_ZCD_OS_AZCAL_EN, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_13, reg_addr: 16765, otp_owner: design, value: 1, bw: 2, desc: Option to enable zero crossing comparator auto-zero calibration method, htmldesc: Option to enable zero crossing comparator auto-zero calibration method, idx: 2289, offset: 7, otp_b0: 0, otp_a0: 212, otpreg_add: 1034, otpreg_ofs: 6}
OTP_BUCK1_CFG_ZVS_EN_1035: {name: CFG_ZVS_EN, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_14, reg_addr: 16766, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 2290, offset: 9, otp_b0: 0, otp_a0: 212, otpreg_add: 1035, otpreg_ofs: 0}
OTP_BUCK1_CFG_ZVS_REL_DEL_1035: {name: CFG_ZVS_REL_DEL, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_14, reg_addr: 16766, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 2291, offset: 10, otp_b0: 0, otp_a0: 212, otpreg_add: 1035, otpreg_ofs: 4}
OTP_BUCK1_CFG_LP_SC_TR_1036: {name: CFG_LP_SC_TR, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_15, reg_addr: 16767, otp_owner: trim, value: 32, bw: 6, desc: LP slope compensation trim, htmldesc: LP slope compensation trim, idx: 2292, offset: 14, otp_b0: 0, otp_a0: 212, otpreg_add: 1036, otpreg_ofs: 0}
OTP_BUCK1_CFG_EN_LP_SC_1036: {name: CFG_EN_LP_SC, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_15, reg_addr: 16767, otp_owner: design, value: 1, bw: 1, desc: Enable LP slope compensation, htmldesc: Enable LP slope compensation, idx: 2293, offset: 20, otp_b0: 0, otp_a0: 212, otpreg_add: 1036, otpreg_ofs: 6}
OTP_BUCK1_CFG_EN_LP_SC_MODE_1036: {name: CFG_EN_LP_SC_MODE, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_15, reg_addr: 16767, otp_owner: design, value: 1, bw: 1, desc: Enable high-gain mode for LP slope compensation, htmldesc: Enable high-gain mode for LP slope compensation, idx: 2294, offset: 21, otp_b0: 0, otp_a0: 212, otpreg_add: 1036, otpreg_ofs: 7}
OTP_BUCK1_CFG_LP_SC_OS_TR_1037: {name: CFG_LP_SC_OS_TR, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_22, reg_addr: 16774, otp_owner: trim, value: 4, bw: 3, desc: LP slope compensation offset trim, htmldesc: LP slope compensation offset trim, idx: 2295, offset: 22, otp_b0: 0, otp_a0: 212, otpreg_add: 1037, otpreg_ofs: 0}
OTP_BUCK1_CFG_LP_SC_GAIN_1037: {name: CFG_LP_SC_GAIN, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_22, reg_addr: 16774, otp_owner: design, value: 2, bw: 3, desc: LP slope compensatiom gain setting, htmldesc: LP slope compensatiom gain setting, idx: 2296, offset: 25, otp_b0: 0, otp_a0: 212, otpreg_add: 1037, otpreg_ofs: 4}
OTP_BUCK1_CFG_LP_COMP_GAIN_1037: {name: CFG_LP_COMP_GAIN, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_22, reg_addr: 16774, otp_owner: design, value: 0, bw: 1, desc: Adjust the gain of the first stage of the current comparator, htmldesc: Adjust the gain of the first stage of the current comparator, idx: 2297, offset: 28, otp_b0: 0, otp_a0: 212, otpreg_add: 1037, otpreg_ofs: 7}
OTP_BUCK1_CFG_I2V_TR_1038: {name: CFG_I2V_TR, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_23, reg_addr: 16775, otp_owner: trim, value: 11, bw: 5, desc: ADC I2V resistor trim, htmldesc: ADC I2V resistor trim, idx: 2298, offset: 29, otp_b0: 0, otp_a0: 212, otpreg_add: 1038, otpreg_ofs: 0}
OTP_BUCK1_DIS_PWM_ZXC_1038: {name: DIS_PWM_ZXC, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_23, reg_addr: 16775, otp_owner: design, value: 0, bw: 1, desc: 'If high, enables ZXC only based on LS on. If low, disables ZXC as soon as HS turns on.', htmldesc: 'If high, enables ZXC only based on LS on. If low, disables ZXC as soon as HS turns on.', idx: 2299, offset: 2, otp_b0: 0, otp_a0: 213, otpreg_add: 1038, otpreg_ofs: 5}
OTP_BUCK1_CFG_VTUNE_LOW_1038: {name: CFG_VTUNE_LOW, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_23, reg_addr: 16775, otp_owner: design, value: 0, bw: 1, desc: Set initial condition for FLL when entering PWM1, htmldesc: Set initial condition for FLL when entering PWM1, idx: 2300, offset: 3, otp_b0: 0, otp_a0: 213, otpreg_add: 1038, otpreg_ofs: 7}
OTP_BUCK1_TM_CC_COMP_RES_1039: {name: TM_CC_COMP_RES, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_24, reg_addr: 16776, otp_owner: design, value: 0, bw: 1, desc: Disable current comparator pull-down resistor during blanking, htmldesc: Disable current comparator pull-down resistor during blanking, idx: 2301, offset: 4, otp_b0: 0, otp_a0: 213, otpreg_add: 1039, otpreg_ofs: 0}
OTP_BUCK1_CFG_ATB_EXTENSION_SEL_1039: {name: CFG_ATB_EXTENSION_SEL, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_24, reg_addr: 16776, otp_owner: design, value: 1, bw: 1, desc: '1: propagate I2V trim signals to ATB; 0: propagate debug signals to ATB', htmldesc: '1: propagate I2V trim signals to ATB; 0: propagate debug signals to ATB', idx: 2302, offset: 5, otp_b0: 0, otp_a0: 213, otpreg_add: 1039, otpreg_ofs: 1}
OTP_BUCK1_OTP_SPARE_1039: {name: OTP_SPARE, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_24, reg_addr: 16776, otp_owner: design, value: 0, bw: 6, desc: Spare OTP bits, htmldesc: Spare OTP bits, idx: 2303, offset: 6, otp_b0: 0, otp_a0: 213, otpreg_add: 1039, otpreg_ofs: 2}
OTP_BUCK1_OTP_SPARE2_1040: {name: OTP_SPARE2, inst_name: BUCK1, reg_name: BUCK1_LP_CFG_25, reg_addr: 16777, otp_owner: design, value: 0, bw: 8, desc: Spare otp in dg space, htmldesc: Spare otp in dg space, idx: 2304, offset: 12, otp_b0: 0, otp_a0: 213, otpreg_add: 1040, otpreg_ofs: 0}
OTP_BUCK1_CFG_EN_HP_1041: {name: CFG_EN_HP, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_0, reg_addr: 16784, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 2305, offset: 20, otp_b0: 0, otp_a0: 213, otpreg_add: 1041, otpreg_ofs: 0}
OTP_BUCK1_CFG_SC_EN_220NH_1041: {name: CFG_SC_EN_220NH, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_0, reg_addr: 16784, otp_owner: design, value: 0, bw: 1, desc: Enable sc to support 220nH, htmldesc: Enable sc to support 220nH, idx: 2306, offset: 21, otp_b0: 0, otp_a0: 213, otpreg_add: 1041, otpreg_ofs: 1}
OTP_BUCK1_CFG_HS_ILIM_POS_UP_SET_1041: {name: CFG_HS_ILIM_POS_UP_SET, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_0, reg_addr: 16784, otp_owner: design, value: 0, bw: 1, desc: high-side current limit postive shiftup setting, htmldesc: high-side current limit postive shiftup setting, idx: 2307, offset: 22, otp_b0: 0, otp_a0: 213, otpreg_add: 1041, otpreg_ofs: 2}
OTP_BUCK1_CFG_CC_BLK_SET_1041: {name: CFG_CC_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_0, reg_addr: 16784, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting, htmldesc: pwm comparator blanking time setting, idx: 2308, offset: 23, otp_b0: 0, otp_a0: 213, otpreg_add: 1041, otpreg_ofs: 3}
OTP_BUCK1_CFG_WIDTH_SEL_1041: {name: CFG_WIDTH_SEL, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_0, reg_addr: 16784, otp_owner: design, value: 0, bw: 2, desc: pwm clock width setting, htmldesc: pwm clock width setting, idx: 2309, offset: 25, otp_b0: 0, otp_a0: 213, otpreg_add: 1041, otpreg_ofs: 5}
OTP_BUCK1_CFG_VE_RST_EN_1041: {name: CFG_VE_RST_EN, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_0, reg_addr: 16784, otp_owner: design, value: 0, bw: 1, desc: enable Igm resistor reset, htmldesc: enable Igm resistor reset, idx: 2310, offset: 27, otp_b0: 0, otp_a0: 213, otpreg_add: 1041, otpreg_ofs: 7}
OTP_BUCK1_CFG_LS_NILIM_SET_1042: {name: CFG_LS_NILIM_SET, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_1, reg_addr: 16785, otp_owner: trim, value: 20, bw: 5, desc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', htmldesc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', idx: 2311, offset: 28, otp_b0: 0, otp_a0: 213, otpreg_add: 1042, otpreg_ofs: 0}
OTP_BUCK1_CFG_LS_CS_SWITCH_EN_1042: {name: CFG_LS_CS_SWITCH_EN, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_1, reg_addr: 16785, otp_owner: design, value: 1, bw: 1, desc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), htmldesc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), idx: 2312, offset: 1, otp_b0: 0, otp_a0: 214, otpreg_add: 1042, otpreg_ofs: 5}
OTP_BUCK1_CFG_PWM_1SHOT_SEL_SPARE_1042: {name: CFG_PWM_1SHOT_SEL_SPARE, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_1, reg_addr: 16785, otp_owner: design, value: 0, bw: 2, desc: spare bits, htmldesc: spare bits, idx: 2313, offset: 2, otp_b0: 0, otp_a0: 214, otpreg_add: 1042, otpreg_ofs: 6}
OTP_BUCK1_CFG_CS_OS_TRIM_1043: {name: CFG_CS_OS_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_2, reg_addr: 16786, otp_owner: trim, value: 14, bw: 4, desc: low-side current sense amplifier offset trim (default 1.5A), htmldesc: low-side current sense amplifier offset trim (default 1.5A), idx: 2314, offset: 4, otp_b0: 0, otp_a0: 214, otpreg_add: 1043, otpreg_ofs: 0}
OTP_BUCK1_CFG_CS_GAIN_TRIM_1043: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_2, reg_addr: 16786, otp_owner: trim, value: 0, bw: 4, desc: low-side current sense amplifier gain trim (default 12680), htmldesc: low-side current sense amplifier gain trim (default 12680), idx: 2315, offset: 8, otp_b0: 0, otp_a0: 214, otpreg_add: 1043, otpreg_ofs: 4}
OTP_BUCK1_CFG_LS_BLK_SET_1044: {name: CFG_LS_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_3, reg_addr: 16787, otp_owner: design, value: 0, bw: 4, desc: ls_on leading edge blanking time setting (default 3.1ns), htmldesc: ls_on leading edge blanking time setting (default 3.1ns), idx: 2316, offset: 12, otp_b0: 0, otp_a0: 214, otpreg_add: 1044, otpreg_ofs: 0}
OTP_BUCK1_CFG_ZD_TRIM_1044: {name: CFG_ZD_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_3, reg_addr: 16787, otp_owner: trim, value: 0, bw: 4, desc: zero detection threshold trim (default 0A), htmldesc: zero detection threshold trim (default 0A), idx: 2317, offset: 16, otp_b0: 0, otp_a0: 214, otpreg_add: 1044, otpreg_ofs: 4}
OTP_BUCK1_IADC_OS_TRIM_1045: {name: IADC_OS_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_4, reg_addr: 16788, otp_owner: trim, value: 0, bw: 4, desc: Offset trim for ADC current measurement, htmldesc: Offset trim for ADC current measurement, idx: 2318, offset: 20, otp_b0: 0, otp_a0: 214, otpreg_add: 1045, otpreg_ofs: 0}
OTP_BUCK1_CFG_PWM_1SHOT_SEL_1045: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_4, reg_addr: 16788, otp_owner: design, value: 3, bw: 4, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 2319, offset: 24, otp_b0: 0, otp_a0: 214, otpreg_add: 1045, otpreg_ofs: 4}
OTP_BUCK1_CFG_SC_OFFSET_SET_1046: {name: CFG_SC_OFFSET_SET, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_5, reg_addr: 16789, otp_owner: design, value: 48, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), idx: 2320, offset: 28, otp_b0: 0, otp_a0: 214, otpreg_add: 1046, otpreg_ofs: 0}
OTP_BUCK1_CFG_SC_EN_1U_1046: {name: CFG_SC_EN_1U, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_5, reg_addr: 16789, otp_owner: design, value: 0, bw: 1, desc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, htmldesc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, idx: 2321, offset: 2, otp_b0: 0, otp_a0: 215, otpreg_add: 1046, otpreg_ofs: 6}
OTP_BUCK1_CFG_SC_TRIM_1047: {name: CFG_SC_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_6, reg_addr: 16790, otp_owner: trim, value: 24, bw: 6, desc: 'slope compensation ramp trim (SS: 44, FF: 8)', htmldesc: 'slope compensation ramp trim (SS: 44, FF: 8)', idx: 2322, offset: 3, otp_b0: 0, otp_a0: 215, otpreg_add: 1047, otpreg_ofs: 0}
OTP_BUCK1_CFG_DENOTCH_SEL_1047: {name: CFG_DENOTCH_SEL, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_6, reg_addr: 16790, otp_owner: design, value: 0, bw: 2, desc: denotch filter for en_hp, htmldesc: denotch filter for en_hp, idx: 2323, offset: 9, otp_b0: 0, otp_a0: 215, otpreg_add: 1047, otpreg_ofs: 6}
OTP_BUCK1_CFG_HS_ILIM_POS_SET_1048: {name: CFG_HS_ILIM_POS_SET, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_7, reg_addr: 16791, otp_owner: trim, value: 0, bw: 6, desc: high-side current limit positive setting, htmldesc: high-side current limit positive setting, idx: 2324, offset: 11, otp_b0: 0, otp_a0: 215, otpreg_add: 1048, otpreg_ofs: 0}
OTP_BUCK1_ILIM_NEG_PWM_EN_1048: {name: ILIM_NEG_PWM_EN, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_7, reg_addr: 16791, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 2325, offset: 17, otp_b0: 0, otp_a0: 215, otpreg_add: 1048, otpreg_ofs: 6}
OTP_BUCK1_ILIM_POS_PWM_EN_1048: {name: ILIM_POS_PWM_EN, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_7, reg_addr: 16791, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 2326, offset: 18, otp_b0: 0, otp_a0: 215, otpreg_add: 1048, otpreg_ofs: 7}
OTP_BUCK1_CFG_HS_ILIM_NEG_SET_1049: {name: CFG_HS_ILIM_NEG_SET, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_8, reg_addr: 16792, otp_owner: design, value: 0, bw: 4, desc: high-side current limit negative setting, htmldesc: high-side current limit negative setting, idx: 2327, offset: 19, otp_b0: 0, otp_a0: 215, otpreg_add: 1049, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_BLK_SET_1049: {name: CFG_HS_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_8, reg_addr: 16792, otp_owner: design, value: 0, bw: 4, desc: hs_on leading edge blanking time setting, htmldesc: hs_on leading edge blanking time setting, idx: 2328, offset: 23, otp_b0: 0, otp_a0: 215, otpreg_add: 1049, otpreg_ofs: 4}
OTP_BUCK1_CFG_LS_ROW_EN_1050: {name: CFG_LS_ROW_EN, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_10, reg_addr: 16794, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2329, offset: 27, otp_b0: 0, otp_a0: 215, otpreg_add: 1050, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_ROW_EN_1051: {name: CFG_HS_ROW_EN, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_11, reg_addr: 16795, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2330, offset: 3, otp_b0: 0, otp_a0: 216, otpreg_add: 1051, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_PREDRV_PUN_STR_1052: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_12, reg_addr: 16796, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 2331, offset: 11, otp_b0: 0, otp_a0: 216, otpreg_add: 1052, otpreg_ofs: 0}
OTP_BUCK1_CFG_CSA_CAP_SET_1052: {name: CFG_CSA_CAP_SET, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_12, reg_addr: 16796, otp_owner: design, value: 4, bw: 4, desc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', htmldesc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', idx: 2332, offset: 15, otp_b0: 0, otp_a0: 216, otpreg_add: 1052, otpreg_ofs: 4}
OTP_BUCK1_CFG_DTC_LX_RISE_SEL_1053: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_14, reg_addr: 16798, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 2333, offset: 19, otp_b0: 0, otp_a0: 216, otpreg_add: 1053, otpreg_ofs: 0}
OTP_BUCK1_CFG_DTC_LX_FALL_SEL_1053: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_14, reg_addr: 16798, otp_owner: design, value: 3, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 2334, offset: 21, otp_b0: 0, otp_a0: 216, otpreg_add: 1053, otpreg_ofs: 6}
OTP_BUCK1_CFG_ZVS_EN_1054: {name: CFG_ZVS_EN, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_15, reg_addr: 16799, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 2335, offset: 23, otp_b0: 0, otp_a0: 216, otpreg_add: 1054, otpreg_ofs: 0}
OTP_BUCK1_CFG_ZVS_REL_DEL_1054: {name: CFG_ZVS_REL_DEL, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_15, reg_addr: 16799, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 2336, offset: 24, otp_b0: 0, otp_a0: 216, otpreg_add: 1054, otpreg_ofs: 1}
OTP_BUCK1_CFG_MIR_GAIN_1054: {name: CFG_MIR_GAIN, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_15, reg_addr: 16799, otp_owner: design, value: 0, bw: 1, desc: Gain setting for the sc correction., htmldesc: Gain setting for the sc correction., idx: 2337, offset: 28, otp_b0: 0, otp_a0: 216, otpreg_add: 1054, otpreg_ofs: 7}
OTP_BUCK1_OTP_SPARE0_1055: {name: OTP_SPARE0, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_16, reg_addr: 16800, otp_owner: design, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 2338, offset: 29, otp_b0: 0, otp_a0: 216, otpreg_add: 1055, otpreg_ofs: 0}
OTP_BUCK1_OTP_SPARE1_1056: {name: OTP_SPARE1, inst_name: BUCK1, reg_name: BUCK1_HP1_CFG_17, reg_addr: 16801, otp_owner: design, value: 0, bw: 5, desc: Spare bits, htmldesc: Spare bits, idx: 2339, offset: 5, otp_b0: 0, otp_a0: 217, otpreg_add: 1056, otpreg_ofs: 0}
OTP_BUCK1_CFG_EN_HP_1057: {name: CFG_EN_HP, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_0, reg_addr: 16808, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 2340, offset: 10, otp_b0: 0, otp_a0: 217, otpreg_add: 1057, otpreg_ofs: 0}
OTP_BUCK1_CFG_SC_EN_220NH_1057: {name: CFG_SC_EN_220NH, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_0, reg_addr: 16808, otp_owner: design, value: 0, bw: 1, desc: Enable sc to support 220nH, htmldesc: Enable sc to support 220nH, idx: 2341, offset: 11, otp_b0: 0, otp_a0: 217, otpreg_add: 1057, otpreg_ofs: 1}
OTP_BUCK1_CFG_HS_ILIM_POS_UP_SET_1057: {name: CFG_HS_ILIM_POS_UP_SET, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_0, reg_addr: 16808, otp_owner: design, value: 0, bw: 1, desc: high-side current limit postive shiftup setting, htmldesc: high-side current limit postive shiftup setting, idx: 2342, offset: 12, otp_b0: 0, otp_a0: 217, otpreg_add: 1057, otpreg_ofs: 2}
OTP_BUCK1_CFG_CC_BLK_SET_1057: {name: CFG_CC_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_0, reg_addr: 16808, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting, htmldesc: pwm comparator blanking time setting, idx: 2343, offset: 13, otp_b0: 0, otp_a0: 217, otpreg_add: 1057, otpreg_ofs: 3}
OTP_BUCK1_CFG_WIDTH_SEL_1057: {name: CFG_WIDTH_SEL, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_0, reg_addr: 16808, otp_owner: design, value: 0, bw: 2, desc: pwm clock width setting, htmldesc: pwm clock width setting, idx: 2344, offset: 15, otp_b0: 0, otp_a0: 217, otpreg_add: 1057, otpreg_ofs: 5}
OTP_BUCK1_CFG_VE_RST_EN_1057: {name: CFG_VE_RST_EN, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_0, reg_addr: 16808, otp_owner: design, value: 0, bw: 1, desc: enable Igm resistor reset, htmldesc: enable Igm resistor reset, idx: 2345, offset: 17, otp_b0: 0, otp_a0: 217, otpreg_add: 1057, otpreg_ofs: 7}
OTP_BUCK1_CFG_LS_NILIM_SET_1058: {name: CFG_LS_NILIM_SET, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_1, reg_addr: 16809, otp_owner: trim, value: 20, bw: 5, desc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', htmldesc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', idx: 2346, offset: 18, otp_b0: 0, otp_a0: 217, otpreg_add: 1058, otpreg_ofs: 0}
OTP_BUCK1_CFG_LS_CS_SWITCH_EN_1058: {name: CFG_LS_CS_SWITCH_EN, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_1, reg_addr: 16809, otp_owner: design, value: 1, bw: 1, desc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), htmldesc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), idx: 2347, offset: 23, otp_b0: 0, otp_a0: 217, otpreg_add: 1058, otpreg_ofs: 5}
OTP_BUCK1_CFG_PWM_1SHOT_SEL_SPARE_1058: {name: CFG_PWM_1SHOT_SEL_SPARE, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_1, reg_addr: 16809, otp_owner: design, value: 0, bw: 2, desc: spare bits, htmldesc: spare bits, idx: 2348, offset: 24, otp_b0: 0, otp_a0: 217, otpreg_add: 1058, otpreg_ofs: 6}
OTP_BUCK1_CFG_CS_OS_TRIM_1059: {name: CFG_CS_OS_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_2, reg_addr: 16810, otp_owner: trim, value: 14, bw: 4, desc: low-side current sense amplifier offset trim (default 1.5A), htmldesc: low-side current sense amplifier offset trim (default 1.5A), idx: 2349, offset: 26, otp_b0: 0, otp_a0: 217, otpreg_add: 1059, otpreg_ofs: 0}
OTP_BUCK1_CFG_CS_GAIN_TRIM_1059: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_2, reg_addr: 16810, otp_owner: trim, value: 0, bw: 4, desc: low-side current sense amplifier gain trim (default 12680), htmldesc: low-side current sense amplifier gain trim (default 12680), idx: 2350, offset: 30, otp_b0: 0, otp_a0: 217, otpreg_add: 1059, otpreg_ofs: 4}
OTP_BUCK1_CFG_LS_BLK_SET_1060: {name: CFG_LS_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_3, reg_addr: 16811, otp_owner: design, value: 0, bw: 4, desc: ls_on leading edge blanking time setting (default 3.1ns), htmldesc: ls_on leading edge blanking time setting (default 3.1ns), idx: 2351, offset: 2, otp_b0: 0, otp_a0: 218, otpreg_add: 1060, otpreg_ofs: 0}
OTP_BUCK1_CFG_ZD_TRIM_1060: {name: CFG_ZD_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_3, reg_addr: 16811, otp_owner: trim, value: 0, bw: 4, desc: zero detection threshold trim (default 0A), htmldesc: zero detection threshold trim (default 0A), idx: 2352, offset: 6, otp_b0: 0, otp_a0: 218, otpreg_add: 1060, otpreg_ofs: 4}
OTP_BUCK1_IADC_OS_TRIM_1061: {name: IADC_OS_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_4, reg_addr: 16812, otp_owner: trim, value: 0, bw: 4, desc: Offset trim for ADC current measurement, htmldesc: Offset trim for ADC current measurement, idx: 2353, offset: 10, otp_b0: 0, otp_a0: 218, otpreg_add: 1061, otpreg_ofs: 0}
OTP_BUCK1_CFG_PWM_1SHOT_SEL_1061: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_4, reg_addr: 16812, otp_owner: design, value: 3, bw: 4, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 2354, offset: 14, otp_b0: 0, otp_a0: 218, otpreg_add: 1061, otpreg_ofs: 4}
OTP_BUCK1_CFG_SC_OFFSET_SET_1062: {name: CFG_SC_OFFSET_SET, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_5, reg_addr: 16813, otp_owner: design, value: 48, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), idx: 2355, offset: 18, otp_b0: 0, otp_a0: 218, otpreg_add: 1062, otpreg_ofs: 0}
OTP_BUCK1_CFG_SC_EN_1U_1062: {name: CFG_SC_EN_1U, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_5, reg_addr: 16813, otp_owner: design, value: 0, bw: 1, desc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, htmldesc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, idx: 2356, offset: 24, otp_b0: 0, otp_a0: 218, otpreg_add: 1062, otpreg_ofs: 6}
OTP_BUCK1_CFG_SC_TRIM_1063: {name: CFG_SC_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_6, reg_addr: 16814, otp_owner: trim, value: 24, bw: 6, desc: 'slope compensation ramp trim (SS: 44, FF: 8)', htmldesc: 'slope compensation ramp trim (SS: 44, FF: 8)', idx: 2357, offset: 25, otp_b0: 0, otp_a0: 218, otpreg_add: 1063, otpreg_ofs: 0}
OTP_BUCK1_CFG_DENOTCH_SEL_1063: {name: CFG_DENOTCH_SEL, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_6, reg_addr: 16814, otp_owner: design, value: 0, bw: 2, desc: denotch filter for en_hp, htmldesc: denotch filter for en_hp, idx: 2358, offset: 31, otp_b0: 0, otp_a0: 218, otpreg_add: 1063, otpreg_ofs: 6}
OTP_BUCK1_CFG_HS_ILIM_POS_SET_1064: {name: CFG_HS_ILIM_POS_SET, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_7, reg_addr: 16815, otp_owner: trim, value: 0, bw: 6, desc: high-side current limit positive setting, htmldesc: high-side current limit positive setting, idx: 2359, offset: 1, otp_b0: 0, otp_a0: 219, otpreg_add: 1064, otpreg_ofs: 0}
OTP_BUCK1_ILIM_NEG_PWM_EN_1064: {name: ILIM_NEG_PWM_EN, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_7, reg_addr: 16815, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 2360, offset: 7, otp_b0: 0, otp_a0: 219, otpreg_add: 1064, otpreg_ofs: 6}
OTP_BUCK1_ILIM_POS_PWM_EN_1064: {name: ILIM_POS_PWM_EN, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_7, reg_addr: 16815, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 2361, offset: 8, otp_b0: 0, otp_a0: 219, otpreg_add: 1064, otpreg_ofs: 7}
OTP_BUCK1_CFG_HS_ILIM_NEG_SET_1065: {name: CFG_HS_ILIM_NEG_SET, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_8, reg_addr: 16816, otp_owner: design, value: 0, bw: 4, desc: high-side current limit negative setting, htmldesc: high-side current limit negative setting, idx: 2362, offset: 9, otp_b0: 0, otp_a0: 219, otpreg_add: 1065, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_BLK_SET_1065: {name: CFG_HS_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_8, reg_addr: 16816, otp_owner: design, value: 0, bw: 4, desc: hs_on leading edge blanking time setting, htmldesc: hs_on leading edge blanking time setting, idx: 2363, offset: 13, otp_b0: 0, otp_a0: 219, otpreg_add: 1065, otpreg_ofs: 4}
OTP_BUCK1_CFG_LS_ROW_EN_1066: {name: CFG_LS_ROW_EN, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_10, reg_addr: 16818, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2364, offset: 17, otp_b0: 0, otp_a0: 219, otpreg_add: 1066, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_ROW_EN_1067: {name: CFG_HS_ROW_EN, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_11, reg_addr: 16819, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2365, offset: 25, otp_b0: 0, otp_a0: 219, otpreg_add: 1067, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_PREDRV_PUN_STR_1068: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_12, reg_addr: 16820, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 2366, offset: 1, otp_b0: 0, otp_a0: 220, otpreg_add: 1068, otpreg_ofs: 0}
OTP_BUCK1_CFG_CSA_CAP_SET_1068: {name: CFG_CSA_CAP_SET, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_12, reg_addr: 16820, otp_owner: design, value: 4, bw: 4, desc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', htmldesc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', idx: 2367, offset: 5, otp_b0: 0, otp_a0: 220, otpreg_add: 1068, otpreg_ofs: 4}
OTP_BUCK1_CFG_DTC_LX_RISE_SEL_1069: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_14, reg_addr: 16822, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 2368, offset: 9, otp_b0: 0, otp_a0: 220, otpreg_add: 1069, otpreg_ofs: 0}
OTP_BUCK1_CFG_DTC_LX_FALL_SEL_1069: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_14, reg_addr: 16822, otp_owner: design, value: 3, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 2369, offset: 11, otp_b0: 0, otp_a0: 220, otpreg_add: 1069, otpreg_ofs: 6}
OTP_BUCK1_CFG_ZVS_EN_1070: {name: CFG_ZVS_EN, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_15, reg_addr: 16823, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 2370, offset: 13, otp_b0: 0, otp_a0: 220, otpreg_add: 1070, otpreg_ofs: 0}
OTP_BUCK1_CFG_ZVS_REL_DEL_1070: {name: CFG_ZVS_REL_DEL, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_15, reg_addr: 16823, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 2371, offset: 14, otp_b0: 0, otp_a0: 220, otpreg_add: 1070, otpreg_ofs: 1}
OTP_BUCK1_CFG_MIR_GAIN_1070: {name: CFG_MIR_GAIN, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_15, reg_addr: 16823, otp_owner: design, value: 0, bw: 1, desc: Gain setting for the sc correction., htmldesc: Gain setting for the sc correction., idx: 2372, offset: 18, otp_b0: 0, otp_a0: 220, otpreg_add: 1070, otpreg_ofs: 7}
OTP_BUCK1_OTP_SPARE0_1071: {name: OTP_SPARE0, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_16, reg_addr: 16824, otp_owner: design, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 2373, offset: 19, otp_b0: 0, otp_a0: 220, otpreg_add: 1071, otpreg_ofs: 0}
OTP_BUCK1_OTP_SPARE1_1072: {name: OTP_SPARE1, inst_name: BUCK1, reg_name: BUCK1_HP2_CFG_17, reg_addr: 16825, otp_owner: design, value: 0, bw: 5, desc: Spare bits, htmldesc: Spare bits, idx: 2374, offset: 27, otp_b0: 0, otp_a0: 220, otpreg_add: 1072, otpreg_ofs: 0}
OTP_BUCK1_CFG_EN_HP_1073: {name: CFG_EN_HP, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_0, reg_addr: 16832, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 2375, offset: 0, otp_b0: 0, otp_a0: 221, otpreg_add: 1073, otpreg_ofs: 0}
OTP_BUCK1_CFG_SC_EN_220NH_1073: {name: CFG_SC_EN_220NH, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_0, reg_addr: 16832, otp_owner: design, value: 0, bw: 1, desc: Enable sc to support 220nH, htmldesc: Enable sc to support 220nH, idx: 2376, offset: 1, otp_b0: 0, otp_a0: 221, otpreg_add: 1073, otpreg_ofs: 1}
OTP_BUCK1_CFG_HS_ILIM_POS_UP_SET_1073: {name: CFG_HS_ILIM_POS_UP_SET, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_0, reg_addr: 16832, otp_owner: design, value: 0, bw: 1, desc: high-side current limit postive shiftup setting, htmldesc: high-side current limit postive shiftup setting, idx: 2377, offset: 2, otp_b0: 0, otp_a0: 221, otpreg_add: 1073, otpreg_ofs: 2}
OTP_BUCK1_CFG_CC_BLK_SET_1073: {name: CFG_CC_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_0, reg_addr: 16832, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting, htmldesc: pwm comparator blanking time setting, idx: 2378, offset: 3, otp_b0: 0, otp_a0: 221, otpreg_add: 1073, otpreg_ofs: 3}
OTP_BUCK1_CFG_WIDTH_SEL_1073: {name: CFG_WIDTH_SEL, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_0, reg_addr: 16832, otp_owner: design, value: 0, bw: 2, desc: pwm clock width setting, htmldesc: pwm clock width setting, idx: 2379, offset: 5, otp_b0: 0, otp_a0: 221, otpreg_add: 1073, otpreg_ofs: 5}
OTP_BUCK1_CFG_VE_RST_EN_1073: {name: CFG_VE_RST_EN, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_0, reg_addr: 16832, otp_owner: design, value: 0, bw: 1, desc: enable Igm resistor reset, htmldesc: enable Igm resistor reset, idx: 2380, offset: 7, otp_b0: 0, otp_a0: 221, otpreg_add: 1073, otpreg_ofs: 7}
OTP_BUCK1_CFG_LS_NILIM_SET_1074: {name: CFG_LS_NILIM_SET, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_1, reg_addr: 16833, otp_owner: trim, value: 20, bw: 5, desc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', htmldesc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', idx: 2381, offset: 8, otp_b0: 0, otp_a0: 221, otpreg_add: 1074, otpreg_ofs: 0}
OTP_BUCK1_CFG_LS_CS_SWITCH_EN_1074: {name: CFG_LS_CS_SWITCH_EN, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_1, reg_addr: 16833, otp_owner: design, value: 1, bw: 1, desc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), htmldesc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), idx: 2382, offset: 13, otp_b0: 0, otp_a0: 221, otpreg_add: 1074, otpreg_ofs: 5}
OTP_BUCK1_CFG_PWM_1SHOT_SEL_SPARE_1074: {name: CFG_PWM_1SHOT_SEL_SPARE, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_1, reg_addr: 16833, otp_owner: design, value: 0, bw: 2, desc: spare bits, htmldesc: spare bits, idx: 2383, offset: 14, otp_b0: 0, otp_a0: 221, otpreg_add: 1074, otpreg_ofs: 6}
OTP_BUCK1_CFG_CS_OS_TRIM_1075: {name: CFG_CS_OS_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_2, reg_addr: 16834, otp_owner: trim, value: 14, bw: 4, desc: low-side current sense amplifier offset trim (default 1.5A), htmldesc: low-side current sense amplifier offset trim (default 1.5A), idx: 2384, offset: 16, otp_b0: 0, otp_a0: 221, otpreg_add: 1075, otpreg_ofs: 0}
OTP_BUCK1_CFG_CS_GAIN_TRIM_1075: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_2, reg_addr: 16834, otp_owner: trim, value: 0, bw: 4, desc: low-side current sense amplifier gain trim (default 12680), htmldesc: low-side current sense amplifier gain trim (default 12680), idx: 2385, offset: 20, otp_b0: 0, otp_a0: 221, otpreg_add: 1075, otpreg_ofs: 4}
OTP_BUCK1_CFG_LS_BLK_SET_1076: {name: CFG_LS_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_3, reg_addr: 16835, otp_owner: design, value: 0, bw: 4, desc: ls_on leading edge blanking time setting (default 3.1ns), htmldesc: ls_on leading edge blanking time setting (default 3.1ns), idx: 2386, offset: 24, otp_b0: 0, otp_a0: 221, otpreg_add: 1076, otpreg_ofs: 0}
OTP_BUCK1_CFG_ZD_TRIM_1076: {name: CFG_ZD_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_3, reg_addr: 16835, otp_owner: trim, value: 0, bw: 4, desc: zero detection threshold trim (default 0A), htmldesc: zero detection threshold trim (default 0A), idx: 2387, offset: 28, otp_b0: 0, otp_a0: 221, otpreg_add: 1076, otpreg_ofs: 4}
OTP_BUCK1_IADC_OS_TRIM_1077: {name: IADC_OS_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_4, reg_addr: 16836, otp_owner: trim, value: 0, bw: 4, desc: Offset trim for ADC current measurement, htmldesc: Offset trim for ADC current measurement, idx: 2388, offset: 0, otp_b0: 0, otp_a0: 222, otpreg_add: 1077, otpreg_ofs: 0}
OTP_BUCK1_CFG_PWM_1SHOT_SEL_1077: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_4, reg_addr: 16836, otp_owner: design, value: 3, bw: 4, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 2389, offset: 4, otp_b0: 0, otp_a0: 222, otpreg_add: 1077, otpreg_ofs: 4}
OTP_BUCK1_CFG_SC_OFFSET_SET_1078: {name: CFG_SC_OFFSET_SET, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_5, reg_addr: 16837, otp_owner: design, value: 48, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), idx: 2390, offset: 8, otp_b0: 0, otp_a0: 222, otpreg_add: 1078, otpreg_ofs: 0}
OTP_BUCK1_CFG_SC_EN_1U_1078: {name: CFG_SC_EN_1U, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_5, reg_addr: 16837, otp_owner: design, value: 0, bw: 1, desc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, htmldesc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, idx: 2391, offset: 14, otp_b0: 0, otp_a0: 222, otpreg_add: 1078, otpreg_ofs: 6}
OTP_BUCK1_CFG_SC_TRIM_1079: {name: CFG_SC_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_6, reg_addr: 16838, otp_owner: trim, value: 24, bw: 6, desc: 'slope compensation ramp trim (SS: 44, FF: 8)', htmldesc: 'slope compensation ramp trim (SS: 44, FF: 8)', idx: 2392, offset: 15, otp_b0: 0, otp_a0: 222, otpreg_add: 1079, otpreg_ofs: 0}
OTP_BUCK1_CFG_DENOTCH_SEL_1079: {name: CFG_DENOTCH_SEL, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_6, reg_addr: 16838, otp_owner: design, value: 0, bw: 2, desc: denotch filter for en_hp, htmldesc: denotch filter for en_hp, idx: 2393, offset: 21, otp_b0: 0, otp_a0: 222, otpreg_add: 1079, otpreg_ofs: 6}
OTP_BUCK1_CFG_HS_ILIM_POS_SET_1080: {name: CFG_HS_ILIM_POS_SET, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_7, reg_addr: 16839, otp_owner: trim, value: 0, bw: 6, desc: high-side current limit positive setting, htmldesc: high-side current limit positive setting, idx: 2394, offset: 23, otp_b0: 0, otp_a0: 222, otpreg_add: 1080, otpreg_ofs: 0}
OTP_BUCK1_ILIM_NEG_PWM_EN_1080: {name: ILIM_NEG_PWM_EN, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_7, reg_addr: 16839, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 2395, offset: 29, otp_b0: 0, otp_a0: 222, otpreg_add: 1080, otpreg_ofs: 6}
OTP_BUCK1_ILIM_POS_PWM_EN_1080: {name: ILIM_POS_PWM_EN, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_7, reg_addr: 16839, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 2396, offset: 30, otp_b0: 0, otp_a0: 222, otpreg_add: 1080, otpreg_ofs: 7}
OTP_BUCK1_CFG_HS_ILIM_NEG_SET_1081: {name: CFG_HS_ILIM_NEG_SET, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_8, reg_addr: 16840, otp_owner: design, value: 0, bw: 4, desc: high-side current limit negative setting, htmldesc: high-side current limit negative setting, idx: 2397, offset: 31, otp_b0: 0, otp_a0: 222, otpreg_add: 1081, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_BLK_SET_1081: {name: CFG_HS_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_8, reg_addr: 16840, otp_owner: design, value: 0, bw: 4, desc: hs_on leading edge blanking time setting, htmldesc: hs_on leading edge blanking time setting, idx: 2398, offset: 3, otp_b0: 0, otp_a0: 223, otpreg_add: 1081, otpreg_ofs: 4}
OTP_BUCK1_CFG_LS_ROW_EN_1082: {name: CFG_LS_ROW_EN, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_10, reg_addr: 16842, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2399, offset: 7, otp_b0: 0, otp_a0: 223, otpreg_add: 1082, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_ROW_EN_1083: {name: CFG_HS_ROW_EN, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_11, reg_addr: 16843, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2400, offset: 15, otp_b0: 0, otp_a0: 223, otpreg_add: 1083, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_PREDRV_PUN_STR_1084: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_12, reg_addr: 16844, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 2401, offset: 23, otp_b0: 0, otp_a0: 223, otpreg_add: 1084, otpreg_ofs: 0}
OTP_BUCK1_CFG_CSA_CAP_SET_1084: {name: CFG_CSA_CAP_SET, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_12, reg_addr: 16844, otp_owner: design, value: 4, bw: 4, desc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', htmldesc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', idx: 2402, offset: 27, otp_b0: 0, otp_a0: 223, otpreg_add: 1084, otpreg_ofs: 4}
OTP_BUCK1_CFG_DTC_LX_RISE_SEL_1085: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_14, reg_addr: 16846, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 2403, offset: 31, otp_b0: 0, otp_a0: 223, otpreg_add: 1085, otpreg_ofs: 0}
OTP_BUCK1_CFG_DTC_LX_FALL_SEL_1085: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_14, reg_addr: 16846, otp_owner: design, value: 3, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 2404, offset: 1, otp_b0: 0, otp_a0: 224, otpreg_add: 1085, otpreg_ofs: 6}
OTP_BUCK1_CFG_ZVS_EN_1086: {name: CFG_ZVS_EN, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_15, reg_addr: 16847, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 2405, offset: 3, otp_b0: 0, otp_a0: 224, otpreg_add: 1086, otpreg_ofs: 0}
OTP_BUCK1_CFG_ZVS_REL_DEL_1086: {name: CFG_ZVS_REL_DEL, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_15, reg_addr: 16847, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 2406, offset: 4, otp_b0: 0, otp_a0: 224, otpreg_add: 1086, otpreg_ofs: 1}
OTP_BUCK1_CFG_MIR_GAIN_1086: {name: CFG_MIR_GAIN, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_15, reg_addr: 16847, otp_owner: design, value: 0, bw: 1, desc: Gain setting for the sc correction., htmldesc: Gain setting for the sc correction., idx: 2407, offset: 8, otp_b0: 0, otp_a0: 224, otpreg_add: 1086, otpreg_ofs: 7}
OTP_BUCK1_OTP_SPARE0_1087: {name: OTP_SPARE0, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_16, reg_addr: 16848, otp_owner: design, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 2408, offset: 9, otp_b0: 0, otp_a0: 224, otpreg_add: 1087, otpreg_ofs: 0}
OTP_BUCK1_OTP_SPARE1_1088: {name: OTP_SPARE1, inst_name: BUCK1, reg_name: BUCK1_HP3_CFG_17, reg_addr: 16849, otp_owner: design, value: 0, bw: 5, desc: Spare bits, htmldesc: Spare bits, idx: 2409, offset: 17, otp_b0: 0, otp_a0: 224, otpreg_add: 1088, otpreg_ofs: 0}
OTP_BUCK1_CFG_EN_HP_1089: {name: CFG_EN_HP, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_0, reg_addr: 16856, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 2410, offset: 22, otp_b0: 0, otp_a0: 224, otpreg_add: 1089, otpreg_ofs: 0}
OTP_BUCK1_CFG_SC_EN_220NH_1089: {name: CFG_SC_EN_220NH, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_0, reg_addr: 16856, otp_owner: design, value: 0, bw: 1, desc: Enable sc to support 220nH, htmldesc: Enable sc to support 220nH, idx: 2411, offset: 23, otp_b0: 0, otp_a0: 224, otpreg_add: 1089, otpreg_ofs: 1}
OTP_BUCK1_CFG_HS_ILIM_POS_UP_SET_1089: {name: CFG_HS_ILIM_POS_UP_SET, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_0, reg_addr: 16856, otp_owner: design, value: 0, bw: 1, desc: high-side current limit postive shiftup setting, htmldesc: high-side current limit postive shiftup setting, idx: 2412, offset: 24, otp_b0: 0, otp_a0: 224, otpreg_add: 1089, otpreg_ofs: 2}
OTP_BUCK1_CFG_CC_BLK_SET_1089: {name: CFG_CC_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_0, reg_addr: 16856, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting, htmldesc: pwm comparator blanking time setting, idx: 2413, offset: 25, otp_b0: 0, otp_a0: 224, otpreg_add: 1089, otpreg_ofs: 3}
OTP_BUCK1_CFG_WIDTH_SEL_1089: {name: CFG_WIDTH_SEL, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_0, reg_addr: 16856, otp_owner: design, value: 0, bw: 2, desc: pwm clock width setting, htmldesc: pwm clock width setting, idx: 2414, offset: 27, otp_b0: 0, otp_a0: 224, otpreg_add: 1089, otpreg_ofs: 5}
OTP_BUCK1_CFG_VE_RST_EN_1089: {name: CFG_VE_RST_EN, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_0, reg_addr: 16856, otp_owner: design, value: 0, bw: 1, desc: enable Igm resistor reset, htmldesc: enable Igm resistor reset, idx: 2415, offset: 29, otp_b0: 0, otp_a0: 224, otpreg_add: 1089, otpreg_ofs: 7}
OTP_BUCK1_CFG_LS_NILIM_SET_1090: {name: CFG_LS_NILIM_SET, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_1, reg_addr: 16857, otp_owner: trim, value: 20, bw: 5, desc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', htmldesc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', idx: 2416, offset: 30, otp_b0: 0, otp_a0: 224, otpreg_add: 1090, otpreg_ofs: 0}
OTP_BUCK1_CFG_LS_CS_SWITCH_EN_1090: {name: CFG_LS_CS_SWITCH_EN, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_1, reg_addr: 16857, otp_owner: design, value: 1, bw: 1, desc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), htmldesc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), idx: 2417, offset: 3, otp_b0: 0, otp_a0: 225, otpreg_add: 1090, otpreg_ofs: 5}
OTP_BUCK1_CFG_PWM_1SHOT_SEL_SPARE_1090: {name: CFG_PWM_1SHOT_SEL_SPARE, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_1, reg_addr: 16857, otp_owner: design, value: 0, bw: 2, desc: spare bits, htmldesc: spare bits, idx: 2418, offset: 4, otp_b0: 0, otp_a0: 225, otpreg_add: 1090, otpreg_ofs: 6}
OTP_BUCK1_CFG_CS_OS_TRIM_1091: {name: CFG_CS_OS_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_2, reg_addr: 16858, otp_owner: trim, value: 14, bw: 4, desc: low-side current sense amplifier offset trim (default 1.5A), htmldesc: low-side current sense amplifier offset trim (default 1.5A), idx: 2419, offset: 6, otp_b0: 0, otp_a0: 225, otpreg_add: 1091, otpreg_ofs: 0}
OTP_BUCK1_CFG_CS_GAIN_TRIM_1091: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_2, reg_addr: 16858, otp_owner: trim, value: 0, bw: 4, desc: low-side current sense amplifier gain trim (default 12680), htmldesc: low-side current sense amplifier gain trim (default 12680), idx: 2420, offset: 10, otp_b0: 0, otp_a0: 225, otpreg_add: 1091, otpreg_ofs: 4}
OTP_BUCK1_CFG_LS_BLK_SET_1092: {name: CFG_LS_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_3, reg_addr: 16859, otp_owner: design, value: 0, bw: 4, desc: ls_on leading edge blanking time setting (default 3.1ns), htmldesc: ls_on leading edge blanking time setting (default 3.1ns), idx: 2421, offset: 14, otp_b0: 0, otp_a0: 225, otpreg_add: 1092, otpreg_ofs: 0}
OTP_BUCK1_CFG_ZD_TRIM_1092: {name: CFG_ZD_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_3, reg_addr: 16859, otp_owner: trim, value: 0, bw: 4, desc: zero detection threshold trim (default 0A), htmldesc: zero detection threshold trim (default 0A), idx: 2422, offset: 18, otp_b0: 0, otp_a0: 225, otpreg_add: 1092, otpreg_ofs: 4}
OTP_BUCK1_IADC_OS_TRIM_1093: {name: IADC_OS_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_4, reg_addr: 16860, otp_owner: trim, value: 0, bw: 4, desc: Offset trim for ADC current measurement, htmldesc: Offset trim for ADC current measurement, idx: 2423, offset: 22, otp_b0: 0, otp_a0: 225, otpreg_add: 1093, otpreg_ofs: 0}
OTP_BUCK1_CFG_PWM_1SHOT_SEL_1093: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_4, reg_addr: 16860, otp_owner: design, value: 3, bw: 4, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 2424, offset: 26, otp_b0: 0, otp_a0: 225, otpreg_add: 1093, otpreg_ofs: 4}
OTP_BUCK1_CFG_SC_OFFSET_SET_1094: {name: CFG_SC_OFFSET_SET, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_5, reg_addr: 16861, otp_owner: design, value: 48, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), idx: 2425, offset: 30, otp_b0: 0, otp_a0: 225, otpreg_add: 1094, otpreg_ofs: 0}
OTP_BUCK1_CFG_SC_EN_1U_1094: {name: CFG_SC_EN_1U, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_5, reg_addr: 16861, otp_owner: design, value: 0, bw: 1, desc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, htmldesc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, idx: 2426, offset: 4, otp_b0: 0, otp_a0: 226, otpreg_add: 1094, otpreg_ofs: 6}
OTP_BUCK1_CFG_SC_TRIM_1095: {name: CFG_SC_TRIM, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_6, reg_addr: 16862, otp_owner: trim, value: 24, bw: 6, desc: 'slope compensation ramp trim (SS: 44, FF: 8)', htmldesc: 'slope compensation ramp trim (SS: 44, FF: 8)', idx: 2427, offset: 5, otp_b0: 0, otp_a0: 226, otpreg_add: 1095, otpreg_ofs: 0}
OTP_BUCK1_CFG_DENOTCH_SEL_1095: {name: CFG_DENOTCH_SEL, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_6, reg_addr: 16862, otp_owner: design, value: 0, bw: 2, desc: denotch filter for en_hp, htmldesc: denotch filter for en_hp, idx: 2428, offset: 11, otp_b0: 0, otp_a0: 226, otpreg_add: 1095, otpreg_ofs: 6}
OTP_BUCK1_CFG_HS_ILIM_POS_SET_1096: {name: CFG_HS_ILIM_POS_SET, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_7, reg_addr: 16863, otp_owner: trim, value: 0, bw: 6, desc: high-side current limit positive setting, htmldesc: high-side current limit positive setting, idx: 2429, offset: 13, otp_b0: 0, otp_a0: 226, otpreg_add: 1096, otpreg_ofs: 0}
OTP_BUCK1_ILIM_NEG_PWM_EN_1096: {name: ILIM_NEG_PWM_EN, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_7, reg_addr: 16863, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 2430, offset: 19, otp_b0: 0, otp_a0: 226, otpreg_add: 1096, otpreg_ofs: 6}
OTP_BUCK1_ILIM_POS_PWM_EN_1096: {name: ILIM_POS_PWM_EN, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_7, reg_addr: 16863, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 2431, offset: 20, otp_b0: 0, otp_a0: 226, otpreg_add: 1096, otpreg_ofs: 7}
OTP_BUCK1_CFG_HS_ILIM_NEG_SET_1097: {name: CFG_HS_ILIM_NEG_SET, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_8, reg_addr: 16864, otp_owner: design, value: 0, bw: 4, desc: high-side current limit negative setting, htmldesc: high-side current limit negative setting, idx: 2432, offset: 21, otp_b0: 0, otp_a0: 226, otpreg_add: 1097, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_BLK_SET_1097: {name: CFG_HS_BLK_SET, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_8, reg_addr: 16864, otp_owner: design, value: 0, bw: 4, desc: hs_on leading edge blanking time setting, htmldesc: hs_on leading edge blanking time setting, idx: 2433, offset: 25, otp_b0: 0, otp_a0: 226, otpreg_add: 1097, otpreg_ofs: 4}
OTP_BUCK1_CFG_LS_ROW_EN_1098: {name: CFG_LS_ROW_EN, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_10, reg_addr: 16866, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2434, offset: 29, otp_b0: 0, otp_a0: 226, otpreg_add: 1098, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_ROW_EN_1099: {name: CFG_HS_ROW_EN, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_11, reg_addr: 16867, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2435, offset: 5, otp_b0: 0, otp_a0: 227, otpreg_add: 1099, otpreg_ofs: 0}
OTP_BUCK1_CFG_HS_PREDRV_PUN_STR_1100: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_12, reg_addr: 16868, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 2436, offset: 13, otp_b0: 0, otp_a0: 227, otpreg_add: 1100, otpreg_ofs: 0}
OTP_BUCK1_CFG_CSA_CAP_SET_1100: {name: CFG_CSA_CAP_SET, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_12, reg_addr: 16868, otp_owner: design, value: 4, bw: 4, desc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', htmldesc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', idx: 2437, offset: 17, otp_b0: 0, otp_a0: 227, otpreg_add: 1100, otpreg_ofs: 4}
OTP_BUCK1_CFG_DTC_LX_RISE_SEL_1101: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_14, reg_addr: 16870, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 2438, offset: 21, otp_b0: 0, otp_a0: 227, otpreg_add: 1101, otpreg_ofs: 0}
OTP_BUCK1_CFG_DTC_LX_FALL_SEL_1101: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_14, reg_addr: 16870, otp_owner: design, value: 3, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 2439, offset: 23, otp_b0: 0, otp_a0: 227, otpreg_add: 1101, otpreg_ofs: 6}
OTP_BUCK1_CFG_ZVS_EN_1102: {name: CFG_ZVS_EN, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_15, reg_addr: 16871, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 2440, offset: 25, otp_b0: 0, otp_a0: 227, otpreg_add: 1102, otpreg_ofs: 0}
OTP_BUCK1_CFG_ZVS_REL_DEL_1102: {name: CFG_ZVS_REL_DEL, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_15, reg_addr: 16871, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 2441, offset: 26, otp_b0: 0, otp_a0: 227, otpreg_add: 1102, otpreg_ofs: 1}
OTP_BUCK1_CFG_MIR_GAIN_1102: {name: CFG_MIR_GAIN, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_15, reg_addr: 16871, otp_owner: design, value: 0, bw: 1, desc: Gain setting for the sc correction., htmldesc: Gain setting for the sc correction., idx: 2442, offset: 30, otp_b0: 0, otp_a0: 227, otpreg_add: 1102, otpreg_ofs: 7}
OTP_BUCK1_OTP_SPARE0_1103: {name: OTP_SPARE0, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_16, reg_addr: 16872, otp_owner: design, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 2443, offset: 31, otp_b0: 0, otp_a0: 227, otpreg_add: 1103, otpreg_ofs: 0}
OTP_BUCK1_OTP_SPARE1_1104: {name: OTP_SPARE1, inst_name: BUCK1, reg_name: BUCK1_HP4_CFG_17, reg_addr: 16873, otp_owner: design, value: 0, bw: 5, desc: Spare bits, htmldesc: Spare bits, idx: 2444, offset: 7, otp_b0: 0, otp_a0: 228, otpreg_add: 1104, otpreg_ofs: 0}
OTP_BUCK2_DEEP_SLEEP_OFF_1105: {name: DEEP_SLEEP_OFF, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_0, reg_addr: 16898, otp_owner: design, value: 3, bw: 2, desc: ' Low power Configuration in OFF state , 00 --> Buck operates in normal mode, 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in OFF state ,<br>00 --> Buck operates in normal mode,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2445, offset: 12, otp_b0: 0, otp_a0: 228, otpreg_add: 1105, otpreg_ofs: 0}
OTP_BUCK2_DEEP_SLEEP_S2R_1105: {name: DEEP_SLEEP_S2R, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_0, reg_addr: 16898, otp_owner: design, value: 3, bw: 2, desc: ' Low power Configuration in S2R state , 00 --> Buck operates in normal mode, 01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 ---> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in S2R state ,<br>00 --> Buck operates in normal mode,<br>01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11
    ---> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2446, offset: 14, otp_b0: 0, otp_a0: 228, otpreg_add: 1105, otpreg_ofs: 2}
OTP_BUCK2_DEEP_SLEEP_DDR_1105: {name: DEEP_SLEEP_DDR, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_0, reg_addr: 16898, otp_owner: design, value: 3, bw: 2, desc: ' Low power Configuration in DDR state , 00 --> Buck operates in normal mode , 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) , 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in DDR state ,<br>00 --> Buck operates in normal mode ,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) ,<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2447, offset: 16, otp_b0: 0, otp_a0: 228, otpreg_add: 1105, otpreg_ofs: 4}
OTP_BUCK2_DEEP_SLEEP_ACT_1105: {name: DEEP_SLEEP_ACT, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_0, reg_addr: 16898, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in AWAKE state , 00 --> Buck operates in normal mode 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in AWAKE state ,<br>00 --> Buck operates in normal mode<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system)<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2448, offset: 18, otp_b0: 0, otp_a0: 228, otpreg_add: 1105, otpreg_ofs: 6}
OTP_BUCK2_CFG_PH_CLK_MODE_1106: {name: CFG_PH_CLK_MODE, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_1, reg_addr: 16899, otp_owner: design, value: 0, bw: 1, desc: 'option for phase clock enable, 0: phase clocks enabled in matching PWM state. 1: enables all PWM135 phase clock when in any PWM state.', htmldesc: 'option for phase clock enable,<br>0: phase clocks enabled in matching PWM state.<br>1: enables all PWM135 phase clock when in any PWM state.', idx: 2449, offset: 20, otp_b0: 0, otp_a0: 228, otpreg_add: 1106, otpreg_ofs: 0}
OTP_BUCK2_CFG_SAFEGUARD_TURN_OFF_1106: {name: CFG_SAFEGUARD_TURN_OFF, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_1, reg_addr: 16899, otp_owner: design, value: 1, bw: 1, desc: '0 - Avus compatibility mode 1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', htmldesc: '0 - Avus compatibility mode<br>1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', idx: 2450, offset: 21, otp_b0: 0, otp_a0: 228, otpreg_add: 1106, otpreg_ofs: 1}
OTP_BUCK2_CFG_EN_FILTER_1106: {name: CFG_EN_FILTER, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_1, reg_addr: 16899, otp_owner: design, value: 0, bw: 1, desc: Enable async up glitch filter, htmldesc: Enable async up glitch filter, idx: 2451, offset: 22, otp_b0: 0, otp_a0: 228, otpreg_add: 1106, otpreg_ofs: 2}
OTP_BUCK2_CFG_FORCE_CLK_GATE_1106: {name: CFG_FORCE_CLK_GATE, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_1, reg_addr: 16899, otp_owner: design, value: 0, bw: 3, desc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., htmldesc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., idx: 2452, offset: 23, otp_b0: 0, otp_a0: 228, otpreg_add: 1106, otpreg_ofs: 3}
OTP_BUCK2_CFG_OV_DISCHARGE_MODE_1106: {name: CFG_OV_DISCHARGE_MODE, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_1, reg_addr: 16899, otp_owner: design, value: 0, bw: 2, desc: 'Enable discharge on OV condition.  0-no discharge,  1-passive discharge, 2-passive discharge only in pfm, 3-active discharge', htmldesc: 'Enable discharge on OV condition. <br>0-no discharge, <br>1-passive discharge,<br>2-passive discharge only in pfm,<br>3-active discharge', idx: 2453, offset: 26, otp_b0: 0, otp_a0: 228, otpreg_add: 1106, otpreg_ofs: 6}
OTP_BUCK2_CFG_PULLDN_DIS_1107: {name: CFG_PULLDN_DIS, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_2, reg_addr: 16900, otp_owner: system, value: 0, bw: 4, desc: 'Disable the pulldown when the buck is disabled. Bit0: valid in AWAKE Bit1: valid in SLEEP_DDR Bit2: valid in SLEEP_S2R Bit3: valid in OFF and during startup of the device (all other states)', htmldesc: 'Disable the pulldown when the buck is disabled.<br>Bit0: valid in AWAKE<br>Bit1: valid in SLEEP_DDR<br>Bit2: valid in SLEEP_S2R<br>Bit3: valid in OFF and during startup of the device (all other states)', idx: 2454, offset: 28, otp_b0: 0,
  otp_a0: 228, otpreg_add: 1107, otpreg_ofs: 0}
OTP_BUCK2_CFG_BLANK_OV_EVT_DIS_1107: {name: CFG_BLANK_OV_EVT_DIS, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_2, reg_addr: 16900, otp_owner: design, value: 0, bw: 1, desc: disable blanking the OV event during startup/dvc, htmldesc: disable blanking the OV event during startup/dvc, idx: 2455, offset: 0, otp_b0: 0, otp_a0: 229, otpreg_add: 1107, otpreg_ofs: 4}
OTP_BUCK2_CFG_BLANK_UV_EVT_DIS_1107: {name: CFG_BLANK_UV_EVT_DIS, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_2, reg_addr: 16900, otp_owner: design, value: 0, bw: 1, desc: disable blanking the UV event during startup/dvc, htmldesc: disable blanking the UV event during startup/dvc, idx: 2456, offset: 1, otp_b0: 0, otp_a0: 229, otpreg_add: 1107, otpreg_ofs: 5}
OTP_BUCK2_CFG_BLANK_EVT_DLY_1107: {name: CFG_BLANK_EVT_DLY, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_2, reg_addr: 16900, otp_owner: design, value: 0, bw: 1, desc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', htmldesc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', idx: 2457, offset: 2, otp_b0: 0, otp_a0: 229, otpreg_add: 1107, otpreg_ofs: 6}
OTP_BUCK2_CFG_THROTTLE_COMP_ON_1107: {name: CFG_THROTTLE_COMP_ON, inst_name: BUCK2, reg_name: BUCK2_DIG_CNTRL_2, reg_addr: 16900, otp_owner: design, value: 0, bw: 1, desc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits. 0 - This feature is not active 1 - This feature is active', htmldesc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits.<br>0 - This feature is not
    active<br>1 - This feature is active', idx: 2458, offset: 3, otp_b0: 0, otp_a0: 229, otpreg_add: 1107, otpreg_ofs: 7}
OTP_BUCK2_CFG_DVC_WAIT_TIME_1108: {name: CFG_DVC_WAIT_TIME, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_0, reg_addr: 16901, otp_owner: design, value: 4, bw: 3, desc: 'Time to wait after DVC command before start vid ramping,  tdvc_wait = (cfg_dvc_wait_time*250)ns', htmldesc: 'Time to wait after DVC command before start vid ramping,<br> tdvc_wait = (cfg_dvc_wait_time*250)ns', idx: 2459, offset: 4, otp_b0: 0, otp_a0: 229, otpreg_add: 1108, otpreg_ofs: 0}
OTP_BUCK2_CFG_USE_SERVOCOMP_FOR_OV_1108: {name: CFG_USE_SERVOCOMP_FOR_OV, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_0, reg_addr: 16901, otp_owner: system, value: 0, bw: 1, desc: 'use servo comp for ov instead of original ov comp: 0 - use original comp 1 - use servo comp. Comp disabled in LP mode', htmldesc: 'use servo comp for ov instead of original ov comp:<br>0 - use original comp<br>1 - use servo comp. Comp disabled in LP mode', idx: 2460, offset: 7, otp_b0: 0, otp_a0: 229, otpreg_add: 1108, otpreg_ofs: 3}
OTP_BUCK2_CFG_DVC_DONE_CONDITION_1108: {name: CFG_DVC_DONE_CONDITION, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_0, reg_addr: 16901, otp_owner: design, value: 0, bw: 2, desc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module: 0: wait for dummy step only for group DVC (original condition)   1: same as 0, but ignore dvc_state_ok_i   2: wait for dummy step in both ind and group DVC    3: same as 2, but ignore dvc_state_ok_i', htmldesc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module:<br>0: wait for dummy step only
    for group DVC (original condition)  <br>1: same as 0, but ignore dvc_state_ok_i  <br>2: wait for dummy step in both ind and group DVC   <br>3: same as 2, but ignore dvc_state_ok_i', idx: 2461, offset: 8, otp_b0: 0, otp_a0: 229, otpreg_add: 1108, otpreg_ofs: 4}
OTP_BUCK2_CFG_DYN_PWM5_1108: {name: CFG_DYN_PWM5, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_0, reg_addr: 16901, otp_owner: design, value: 0, bw: 2, desc: ' Dynamically disable PWM5 state if vsel is in lower quarter , 00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage, 01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,
    10 ---unused (do not write this code), 11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', htmldesc: ' Dynamically disable PWM5 state if vsel is in lower quarter ,<br>00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage,<br>01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC
    voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,<br>10 ---unused (do not write this code),<br>11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', idx: 2462, offset: 10, otp_b0: 0, otp_a0: 229, otpreg_add: 1108, otpreg_ofs: 6}
OTP_BUCK2_CFG_OPEN_DVC_UP_1109: {name: CFG_OPEN_DVC_UP, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_1, reg_addr: 16902, otp_owner: system, value: 1, bw: 2, desc: 'Option to specify how buck moves between states during dvc ramp up: 00 - discharge enabled (Imola compatible mode) -        The buck will move automatically to PWM(MAX) during DVC up / startup DVC up, 01 - discharge disabled (Imola compatible mode) -        The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up unless        required due to panic / PFM comparator triggering.        (note CFG_OV_DISCH may still
    cause passive/active discharge and must be set accordingly) 10 - discharge enabled during normal DVC up / but disabled during startup DVC up.        OV automatically forced 0 during startup DVC up. 11 - unused (do not write this code)', htmldesc: 'Option to specify how buck moves between states during dvc ramp up:<br>00 - discharge enabled (Imola compatible mode) -<br>       The buck will move automatically to PWM(MAX) during DVC up / startup DVC up,<br>01 - discharge disabled (Imola compatible mode) -<br>       The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up
    unless<br>       required due to panic / PFM comparator triggering.<br>       (note CFG_OV_DISCH may still cause passive/active discharge and must be set accordingly)<br>10 - discharge enabled during normal DVC up / but disabled during startup DVC up.<br>       OV automatically forced 0 during startup DVC up.<br>11 - unused (do not write this code)', idx: 2463, offset: 12, otp_b0: 0, otp_a0: 229, otpreg_add: 1109, otpreg_ofs: 0}
OTP_BUCK2_CFG_DVC_DONE_DLY_1109: {name: CFG_DVC_DONE_DLY, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_1, reg_addr: 16902, otp_owner: design, value: 0, bw: 2, desc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', htmldesc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', idx: 2464, offset: 14, otp_b0: 0, otp_a0: 229, otpreg_add: 1109, otpreg_ofs: 2}
OTP_BUCK2_CFG_SLEWDIS_1109: {name: CFG_SLEWDIS, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_1, reg_addr: 16902, otp_owner: system, value: 0, bw: 4, desc: 'Disable buck by slewing down the VID to the lowest vsel , 0    ----  No slew disable , 1    ----  Disable with slewrate 1.5625mV/us  , 2    ----  Disable with slewrate 3.125mV/us  , 3    ----  Disable with slewrate 4.6875mv/us, 4    ----  Disable with slewrate 6.25mV/us  , 5    ----  Disable with slewrate 12.5mV/us  , 6    ----  Disable with slewrate 25mV/us  , 7    ----  Disable with slewrate 50mV/us  , 8-15 ----  Disable with slewrate 0.781mV/us',
  htmldesc: 'Disable buck by slewing down the VID to the lowest vsel ,<br>0    ----  No slew disable ,<br>1    ----  Disable with slewrate 1.5625mV/us  ,<br>2    ----  Disable with slewrate 3.125mV/us  ,<br>3    ----  Disable with slewrate 4.6875mv/us,<br>4    ----  Disable with slewrate 6.25mV/us  ,<br>5    ----  Disable with slewrate 12.5mV/us  ,<br>6    ----  Disable with slewrate 25mV/us  ,<br>7    ----  Disable with slewrate 50mV/us  ,<br>8-15 ----  Disable with slewrate 0.781mV/us ', idx: 2465, offset: 16, otp_b0: 0, otp_a0: 229, otpreg_add: 1109, otpreg_ofs: 4}
OTP_BUCK2_CFG_NO_DISCHARGE_SINGLE_DVC_1110: {name: CFG_NO_DISCHARGE_SINGLE_DVC, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_2, reg_addr: 16903, otp_owner: system, value: 0, bw: 2, desc: Define buck state for non-group DVC down commands 0 - PWM5 (PWM3 in 3-phase buck) 1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck 2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings 3 - buck can move freely between PFM and all PWM
    states according to load current sink / other settings, htmldesc: Define buck state for non-group DVC down commands<br>0 - PWM5 (PWM3 in 3-phase buck)<br>1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck<br>2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 2466, offset: 20, otp_b0: 0, otp_a0: 229, otpreg_add: 1110,
  otpreg_ofs: 0}
OTP_BUCK2_CFG_NO_DISCHARGE_GROUP_DVC_1110: {name: CFG_NO_DISCHARGE_GROUP_DVC, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_2, reg_addr: 16903, otp_owner: system, value: 0, bw: 2, desc: Define buck state for group DVC down commands 0 - PWM5 (PWM3 in 3-phase buck) 1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck 2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings 3 - buck can move freely between PFM and all PWM states
    according to load current sink / other settings, htmldesc: Define buck state for group DVC down commands<br>0 - PWM5 (PWM3 in 3-phase buck)<br>1 - at least PWM3. Buck can move freely between PWM3/PWM5 according to load current sink / other settings. Don\t use this option in 3-phase buck<br>2 - at least PWM1. Buck can move freely between PWM1/PWM3/PWM5 (PWM1/PWM3 in 3-phase buck) according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 2467, offset: 22, otp_b0: 0, otp_a0: 229, otpreg_add: 1110,
  otpreg_ofs: 2}
OTP_BUCK2_CFG_DIS_DVC_DN_PH_SHED_1110: {name: CFG_DIS_DVC_DN_PH_SHED, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_2, reg_addr: 16903, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during DVC no_discharge (ramp dn). 1 - disable ph shed during DVC ramp for no_discharge (ramp dn), htmldesc: 0 - ph shed possible during DVC no_discharge (ramp dn).<br>1 - disable ph shed during DVC ramp for no_discharge (ramp dn), idx: 2468, offset: 24, otp_b0: 0, otp_a0: 229, otpreg_add: 1110, otpreg_ofs: 4}
OTP_BUCK2_CFG_DIS_DVC_UP_PH_SHED_1110: {name: CFG_DIS_DVC_UP_PH_SHED, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_2, reg_addr: 16903, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during open_dvc (ramp up) 1 - disable ph shed during DVC ramp for open_dvc (ramp up), htmldesc: 0 - ph shed possible during open_dvc (ramp up)<br>1 - disable ph shed during DVC ramp for open_dvc (ramp up), idx: 2469, offset: 25, otp_b0: 0, otp_a0: 229, otpreg_add: 1110, otpreg_ofs: 5}
OTP_BUCK2_CFG_PFM_DVCDN_OV_MODE_1110: {name: CFG_PFM_DVCDN_OV_MODE, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_2, reg_addr: 16903, otp_owner: design, value: 0, bw: 1, desc: '0 - same action as in normal OV selected by cfg_ov_disch_mode 1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings. This also automatically enables OV usage in PWM1/3/5 during the DVC down ramp if cfg_pwm1(3)_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode are restored, and the usage
    of OV for cfg_pwm1(3)_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', htmldesc: '0 - same action as in normal OV selected by cfg_ov_disch_mode<br>1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings. This also automatically enables OV usage in PWM1/3/5 during the DVC down ramp if cfg_pwm1(3)_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode
    are restored, and the usage of OV for cfg_pwm1(3)_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', idx: 2470, offset: 26, otp_b0: 0, otp_a0: 229, otpreg_add: 1110, otpreg_ofs: 6}
OTP_BUCK2_CFG_NO_SHED_PFM_DVC_FIX_1110: {name: CFG_NO_SHED_PFM_DVC_FIX, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_2, reg_addr: 16903, otp_owner: system, value: 0, bw: 1, desc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command: 0 - Don\t prevent going to PFM  1 - Prevent going to PFM when phase shedding blocked during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', htmldesc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command:<br>0 - Don\t prevent going to PFM <br>1 - Prevent going to PFM when phase shedding blocked
    during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', idx: 2471, offset: 27, otp_b0: 0, otp_a0: 229, otpreg_add: 1110, otpreg_ofs: 7}
OTP_BUCK2_CFG_DVC_FAST_STARTUP_SR_UP_1111: {name: CFG_DVC_FAST_STARTUP_SR_UP, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_3, reg_addr: 16904, otp_owner: design, value: 0, bw: 4, desc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 2472, offset: 28, otp_b0: 0, otp_a0: 229,
  otpreg_add: 1111, otpreg_ofs: 0}
OTP_BUCK2_CFG_DVC_FAST_STARTUP_SR_DN_1111: {name: CFG_DVC_FAST_STARTUP_SR_DN, inst_name: BUCK2, reg_name: BUCK2_DIG_DVC_CNTRL_3, reg_addr: 16904, otp_owner: design, value: 0, bw: 4, desc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 2473, offset: 0, otp_b0: 0, otp_a0: 230,
  otpreg_add: 1111, otpreg_ofs: 4}
OTP_BUCK2_CFG_STARTUP_IREF_TIMER_1112: {name: CFG_STARTUP_IREF_TIMER, inst_name: BUCK2, reg_name: BUCK2_DIG_STARTUP_CNTRL_0, reg_addr: 16905, otp_owner: design, value: 15, bw: 5, desc: 'Timer for bias startup, tstart_bias =(8+ cfg_startup_iref_timer  *4)us', htmldesc: 'Timer for bias startup,<br>tstart_bias =(8+ cfg_startup_iref_timer  *4)us ', idx: 2474, offset: 4, otp_b0: 0, otp_a0: 230, otpreg_add: 1112, otpreg_ofs: 0}
OTP_BUCK2_CFG_FAST_STARTUP_MODE_1112: {name: CFG_FAST_STARTUP_MODE, inst_name: BUCK2, reg_name: BUCK2_DIG_STARTUP_CNTRL_0, reg_addr: 16905, otp_owner: design, value: 1, bw: 2, desc: 'Select startup mode: 0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used. 1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used. 2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used. 3 - unused (do not write
    this code)', htmldesc: 'Select startup mode:<br>0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used.<br>1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used.<br>2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used.<br>3 - unused (do not write this code)', idx: 2475, offset: 9, otp_b0: 0, otp_a0: 230, otpreg_add: 1112, otpreg_ofs: 5}
OTP_BUCK2_CFG_STARTUP_TIMER_1113: {name: CFG_STARTUP_TIMER, inst_name: BUCK2, reg_name: BUCK2_DIG_STARTUP_CNTRL_1, reg_addr: 16906, otp_owner: system, value: 20, bw: 6, desc: 'Maximum time for the open loop startup to complete ,  tstart_max = (100+cfg_startup_timer*20)us', htmldesc: 'Maximum time for the open loop startup to complete ,<br> tstart_max = (100+cfg_startup_timer*20)us ', idx: 2476, offset: 11, otp_b0: 0, otp_a0: 230, otpreg_add: 1113, otpreg_ofs: 0}
OTP_BUCK2_CFG_DIG_SPARE_1113: {name: CFG_DIG_SPARE, inst_name: BUCK2, reg_name: BUCK2_DIG_STARTUP_CNTRL_1, reg_addr: 16906, otp_owner: design, value: 0, bw: 2, desc: Spare config bits, htmldesc: Spare config bits, idx: 2477, offset: 17, otp_b0: 0, otp_a0: 230, otpreg_add: 1113, otpreg_ofs: 6}
OTP_BUCK2_CFG_PWM2PFM_CMP_LIM_1114: {name: CFG_PWM2PFM_CMP_LIM, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_0, reg_addr: 16907, otp_owner: design, value: 2, bw: 4, desc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM , = (2+cfg_PWM2PFM_cmp_lim)', htmldesc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM ,<br>= (2+cfg_PWM2PFM_cmp_lim)', idx: 2478, offset: 19, otp_b0: 0, otp_a0: 230, otpreg_add: 1114, otpreg_ofs: 0}
OTP_BUCK2_CFG_PFM2PWM_CMP_LIM_1114: {name: CFG_PFM2PWM_CMP_LIM, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_0, reg_addr: 16907, otp_owner: design, value: 2, bw: 4, desc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM , Notes: 1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise: 2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be
    evaluated at all, as this is an illegal configuration.', htmldesc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM ,<br>Notes:<br>1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise:<br>2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be evaluated at all, as this is an illegal configuration.', idx: 2479, offset: 23, otp_b0: 0, otp_a0: 230,
  otpreg_add: 1114, otpreg_ofs: 4}
OTP_BUCK2_CFG_PFM_IPEAK_1115: {name: CFG_PFM_IPEAK, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_1, reg_addr: 16908, otp_owner: design, value: 2, bw: 4, desc: 'PFM peak current setting,  Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA', htmldesc: 'PFM peak current setting,<br> Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA ', idx: 2480, offset: 27, otp_b0: 0, otp_a0: 230, otpreg_add: 1115, otpreg_ofs: 0}
OTP_BUCK2_CFG_LOW_POWER_MODE_1115: {name: CFG_LOW_POWER_MODE, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_1, reg_addr: 16908, otp_owner: design, value: 1, bw: 1, desc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), htmldesc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), idx: 2481, offset: 31, otp_b0: 0, otp_a0: 230, otpreg_add: 1115, otpreg_ofs: 4}
OTP_BUCK2_CFG_LOW_LATENCY_MODE_1115: {name: CFG_LOW_LATENCY_MODE, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_1, reg_addr: 16908, otp_owner: design, value: 0, bw: 1, desc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', htmldesc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', idx: 2482, offset: 0, otp_b0: 0, otp_a0: 231, otpreg_add: 1115, otpreg_ofs: 5}
OTP_BUCK2_CFG_PFM2PWM_FILTER_1115: {name: CFG_PFM2PWM_FILTER, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_1, reg_addr: 16908, otp_owner: design, value: 1, bw: 1, desc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, htmldesc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, idx: 2483, offset: 1, otp_b0: 0, otp_a0: 231, otpreg_add: 1115, otpreg_ofs: 7}
OTP_BUCK2_CFG_PFM_PULSE_CNT_1116: {name: CFG_PFM_PULSE_CNT, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_2, reg_addr: 16909, otp_owner: design, value: 3, bw: 4, desc: 'Number of pulses in a PFM burst , Number of pulses =  (cfg_PFM_pulse_cnt+1)', htmldesc: 'Number of pulses in a PFM burst ,<br>Number of pulses =  (cfg_PFM_pulse_cnt+1)', idx: 2484, offset: 2, otp_b0: 0, otp_a0: 231, otpreg_add: 1116, otpreg_ofs: 0}
OTP_BUCK2_CFG_FORCE_PWM_CNT_RES_1116: {name: CFG_FORCE_PWM_CNT_RES, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_2, reg_addr: 16909, otp_owner: design, value: 1, bw: 1, desc: Option to force PWM ZD count to zero whenever any of the HP phases are on, htmldesc: Option to force PWM ZD count to zero whenever any of the HP phases are on, idx: 2485, offset: 6, otp_b0: 0, otp_a0: 231, otpreg_add: 1116, otpreg_ofs: 7}
OTP_BUCK2_CFG_2PFM_1117: {name: CFG_2PFM, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_3, reg_addr: 16910, otp_owner: design, value: 0, bw: 2, desc: '0 - go to PFM due to zxc count comparator request,  1 - go to PFM due to vdn comparator request, 2 - go to PFM if ANY of the 2 comparators requests, 3 - go to PFM only if BOTH comparators request.', htmldesc: '0 - go to PFM due to zxc count comparator request, <br>1 - go to PFM due to vdn comparator request,<br>2 - go to PFM if ANY of the 2 comparators requests,<br>3 - go to PFM only if BOTH comparators request.', idx: 2486, offset: 7, otp_b0: 0,
  otp_a0: 231, otpreg_add: 1117, otpreg_ofs: 0}
OTP_BUCK2_CFG_PH_DN_TIMER_1117: {name: CFG_PH_DN_TIMER, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_3, reg_addr: 16910, otp_owner: design, value: 7, bw: 5, desc: 'Timer to shed phases, = (1.25 + cfg_ph_dn_timer) * 250ns', htmldesc: 'Timer to shed phases,<br>= (1.25 + cfg_ph_dn_timer) * 250ns', idx: 2487, offset: 9, otp_b0: 0, otp_a0: 231, otpreg_add: 1117, otpreg_ofs: 3}
OTP_BUCK2_CFG_BLANK_VUP0_SET_1118: {name: CFG_BLANK_VUP0_SET, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_4, reg_addr: 16911, otp_owner: design, value: 10, bw: 4, desc: 'blanking time for vup0 after PWM1 transition,  (cfg_blank_vup0_set+1)*125ns', htmldesc: 'blanking time for vup0 after PWM1 transition,<br> (cfg_blank_vup0_set+1)*125ns', idx: 2488, offset: 14, otp_b0: 0, otp_a0: 231, otpreg_add: 1118, otpreg_ofs: 0}
OTP_BUCK2_CFG_COMP_STBY_1118: {name: CFG_COMP_STBY, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_4, reg_addr: 16911, otp_owner: design, value: 3, bw: 3, desc: 'Time for up/dn DACs to settle,  = (625ns + cfg_comp_stby*125ns)', htmldesc: 'Time for up/dn DACs to settle,<br> = (625ns + cfg_comp_stby*125ns)', idx: 2489, offset: 18, otp_b0: 0, otp_a0: 231, otpreg_add: 1118, otpreg_ofs: 5}
OTP_BUCK2_CFG_PANIC_IN_PFM_1119: {name: CFG_PANIC_IN_PFM, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_5, reg_addr: 16912, otp_owner: design, value: 0, bw: 3, desc: '00x - panic from PFM to PWM5. If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) , 010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 011 - panic from PFM to PWM3, 10x - panic from PFM to PWM1 (test configuration), 11x - ignore panic in PFM (test configuration)', htmldesc: '00x - panic from PFM to
    PWM5. If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) ,<br>010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>011 - panic from PFM to PWM3,<br>10x - panic from PFM to PWM1 (test configuration),<br>11x - ignore panic in PFM (test configuration)', idx: 2490, offset: 21, otp_b0: 0, otp_a0: 231, otpreg_add: 1119, otpreg_ofs: 0}
OTP_BUCK2_CFG_PANIC_IN_PWM1_1119: {name: CFG_PANIC_IN_PWM1, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_5, reg_addr: 16912, otp_owner: design, value: 0, bw: 2, desc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default), 01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 10 - panic from PWM1 to PWM3, 11 - ignore panic in PWM1 (test configuration)', htmldesc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition
    is detected will go to PWM3 instead (default),<br>01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>10 - panic from PWM1 to PWM3,<br>11 - ignore panic in PWM1 (test configuration)', idx: 2491, offset: 24, otp_b0: 0, otp_a0: 231, otpreg_add: 1119, otpreg_ofs: 3}
OTP_BUCK2_CFG_LP_PWM_MODE_1119: {name: CFG_LP_PWM_MODE, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_5, reg_addr: 16912, otp_owner: design, value: 1, bw: 2, desc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3 1 - if the LP PWM comparator is triggered in PFM we move to PWM1 1x- Disable PFM to PWM transition due to LP PWM comparator, htmldesc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3<br>1 - if the LP PWM comparator is triggered in PFM we move to PWM1<br>1x- Disable PFM to PWM transition due to LP PWM comparator, idx: 2492, offset: 26, otp_b0: 0, otp_a0: 231,
  otpreg_add: 1119, otpreg_ofs: 6}
OTP_BUCK2_CFG_DISABLE_PH_ADD_1120: {name: CFG_DISABLE_PH_ADD, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_6, reg_addr: 16913, otp_owner: design, value: 0, bw: 2, desc: 'Disable phase adding feature, 00 -- Allow phase adding , 01 -- Disable phase adding due to up0 , 10 -- Disable phase adding due to up1 , 11 -- Disable all phase adding', htmldesc: 'Disable phase adding feature,<br>00 -- Allow phase adding ,<br>01 -- Disable phase adding due to up0 ,<br>10 -- Disable phase adding due to up1 ,<br>11 -- Disable all phase adding', idx: 2493, offset: 28, otp_b0: 0, otp_a0: 231, otpreg_add: 1120,
  otpreg_ofs: 0}
OTP_BUCK2_CFG_DISABLE_PH_SHED_1120: {name: CFG_DISABLE_PH_SHED, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_6, reg_addr: 16913, otp_owner: design, value: 0, bw: 1, desc: Disable phase shedding feature, htmldesc: Disable phase shedding feature, idx: 2494, offset: 30, otp_b0: 0, otp_a0: 231, otpreg_add: 1120, otpreg_ofs: 2}
OTP_BUCK2_CFG_DISABLE_MODE_PFM_1120: {name: CFG_DISABLE_MODE_PFM, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_6, reg_addr: 16913, otp_owner: design, value: 0, bw: 1, desc: Disable PFM mode, htmldesc: Disable PFM mode, idx: 2495, offset: 31, otp_b0: 0, otp_a0: 231, otpreg_add: 1120, otpreg_ofs: 3}
OTP_BUCK2_CFG_DISABLE_MODE_PWM1_1120: {name: CFG_DISABLE_MODE_PWM1, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_6, reg_addr: 16913, otp_owner: design, value: 0, bw: 1, desc: Disable PWM1 mode, htmldesc: Disable PWM1 mode, idx: 2496, offset: 0, otp_b0: 0, otp_a0: 232, otpreg_add: 1120, otpreg_ofs: 4}
OTP_BUCK2_CFG_DISABLE_MODE_PWM3_1120: {name: CFG_DISABLE_MODE_PWM3, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_6, reg_addr: 16913, otp_owner: design, value: 0, bw: 1, desc: Disable PWM3 mode, htmldesc: Disable PWM3 mode, idx: 2497, offset: 1, otp_b0: 0, otp_a0: 232, otpreg_add: 1120, otpreg_ofs: 5}
OTP_BUCK2_CFG_DISABLE_MODE_PWM5_1120: {name: CFG_DISABLE_MODE_PWM5, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_6, reg_addr: 16913, otp_owner: design, value: 0, bw: 1, desc: Disable PWM5 mode, htmldesc: Disable PWM5 mode, idx: 2498, offset: 2, otp_b0: 0, otp_a0: 232, otpreg_add: 1120, otpreg_ofs: 6}
OTP_BUCK2_CFG_EN_RST_FILTER_1121: {name: CFG_EN_RST_FILTER, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_7, reg_addr: 16914, otp_owner: design, value: 0, bw: 1, desc: enable glitch filter on reset signals, htmldesc: enable glitch filter on reset signals, idx: 2499, offset: 3, otp_b0: 0, otp_a0: 232, otpreg_add: 1121, otpreg_ofs: 0}
OTP_BUCK2_CFG_FORCE_CCM_MODE_1121: {name: CFG_FORCE_CCM_MODE, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_7, reg_addr: 16914, otp_owner: design, value: 0, bw: 1, desc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', htmldesc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', idx: 2500, offset: 4, otp_b0: 0, otp_a0: 232, otpreg_add: 1121, otpreg_ofs: 1}
OTP_BUCK2_CFG_FORCE_CCM_TRIG_1121: {name: CFG_FORCE_CCM_TRIG, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_7, reg_addr: 16914, otp_owner: design, value: 0, bw: 1, desc: trigger the same action as if the force_ccm_i input was asserted, htmldesc: trigger the same action as if the force_ccm_i input was asserted, idx: 2501, offset: 5, otp_b0: 0, otp_a0: 232, otpreg_add: 1121, otpreg_ofs: 2}
OTP_BUCK2_CFG_ZXC_FREE_RUN_1121: {name: CFG_ZXC_FREE_RUN, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_7, reg_addr: 16914, otp_owner: design, value: 0, bw: 1, desc: '0: result update at the end of each window. 1 - result update on the go.', htmldesc: '0: result update at the end of each window. 1 - result update on the go.', idx: 2502, offset: 6, otp_b0: 0, otp_a0: 232, otpreg_add: 1121, otpreg_ofs: 3}
OTP_BUCK2_CFG_PWM3_DN_1121: {name: CFG_PWM3_DN, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_7, reg_addr: 16914, otp_owner: design, value: 3, bw: 2, desc: '0 - go down due to vdn comparator request, 1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck. 2 - go down due to zxc count or vdn comparators requests, 3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', htmldesc: '0 - go down due
    to vdn comparator request,<br>1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.<br>2 - go down due to zxc count or vdn comparators requests,<br>3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', idx: 2503, offset: 7, otp_b0: 0, otp_a0: 232, otpreg_add: 1121, otpreg_ofs: 4}
OTP_BUCK2_CFG_PWM5_DN_1121: {name: CFG_PWM5_DN, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_7, reg_addr: 16914, otp_owner: design, value: 0, bw: 2, desc: '0 - go down due to vdn comparator request, 1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck. 2 - go down due to zxc count or vdn comparators requests, 3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', htmldesc: '0 - go down due
    to vdn comparator request,<br>1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.<br>2 - go down due to zxc count or vdn comparators requests,<br>3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', idx: 2504, offset: 9, otp_b0: 0, otp_a0: 232, otpreg_add: 1121, otpreg_ofs: 6}
OTP_BUCK2_CFG_PH_ZXC_LIM_1122: {name: CFG_PH_ZXC_LIM, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_8, reg_addr: 16915, otp_owner: design, value: 16, bw: 6, desc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., htmldesc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., idx: 2505,
  offset: 11, otp_b0: 0, otp_a0: 232, otpreg_add: 1122, otpreg_ofs: 0}
OTP_BUCK2_CFG_PWM_STARTUP_1122: {name: CFG_PWM_STARTUP, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_8, reg_addr: 16915, otp_owner: design, value: 0, bw: 2, desc: Select PWM fast startup state. 0 - PWM1 1 - PWM3 2 - PWM5 3 - unused (do not write this code), htmldesc: Select PWM fast startup state.<br>0 - PWM1<br>1 - PWM3<br>2 - PWM5<br>3 - unused (do not write this code), idx: 2506, offset: 17, otp_b0: 0, otp_a0: 232, otpreg_add: 1122, otpreg_ofs: 6}
OTP_BUCK2_CFG_PWM1_OV_MODE_1123: {name: CFG_PWM1_OV_MODE, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_11, reg_addr: 16918, otp_owner: system, value: 0, bw: 3, desc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher PWM state if the panic comparator or an up comparator triggers 1 .. 7 move to higher PWM state after 1..7us ( comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', htmldesc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher
    PWM state if the panic comparator or an up comparator triggers<br>1 .. 7 move to higher PWM state after 1..7us ( comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', idx: 2507, offset: 19, otp_b0: 0, otp_a0: 232, otpreg_add: 1123, otpreg_ofs: 0}
OTP_BUCK2_CFG_PWM3_OV_MODE_1123: {name: CFG_PWM3_OV_MODE, inst_name: BUCK2, reg_name: BUCK2_DIG_MDSW_CNTRL_11, reg_addr: 16918, otp_owner: system, value: 0, bw: 3, desc: 0 - allow OV condition in PWM3 1 .. 7 move to higher PWM state after 1..7us (comp must be enabled for this to work), htmldesc: 0 - allow OV condition in PWM3<br>1 .. 7 move to higher PWM state after 1..7us (comp must be enabled for this to work), idx: 2508, offset: 22, otp_b0: 0, otp_a0: 232, otpreg_add: 1123, otpreg_ofs: 3}
OTP_BUCK2_CFG_LFSR_EN_1124: {name: CFG_LFSR_EN, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_0, reg_addr: 16919, otp_owner: system, value: 0, bw: 1, desc: Enable LFSR, htmldesc: Enable LFSR, idx: 2509, offset: 25, otp_b0: 0, otp_a0: 232, otpreg_add: 1124, otpreg_ofs: 0}
OTP_BUCK2_CFG_FREQ_AVOID_EN_1124: {name: CFG_FREQ_AVOID_EN, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_0, reg_addr: 16919, otp_owner: system, value: 0, bw: 1, desc: Enable frequency avoidance, htmldesc: Enable frequency avoidance, idx: 2510, offset: 26, otp_b0: 0, otp_a0: 232, otpreg_add: 1124, otpreg_ofs: 1}
OTP_BUCK2_FREQ_LFSR_IP_EN_1124: {name: FREQ_LFSR_IP_EN, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_0, reg_addr: 16919, otp_owner: system, value: 0, bw: 1, desc: Enable peak current modultaion by lfsr, htmldesc: Enable peak current modultaion by lfsr, idx: 2511, offset: 27, otp_b0: 0, otp_a0: 232, otpreg_add: 1124, otpreg_ofs: 2}
OTP_BUCK2_FREQ_LFSR_NP_EN_1124: {name: FREQ_LFSR_NP_EN, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_0, reg_addr: 16919, otp_owner: system, value: 0, bw: 1, desc: Enable number of pulses modulation by lfsr, htmldesc: Enable number of pulses modulation by lfsr, idx: 2512, offset: 28, otp_b0: 0, otp_a0: 232, otpreg_add: 1124, otpreg_ofs: 3}
OTP_BUCK2_CFG_ADC_PULSE_CNT_EN_1124: {name: CFG_ADC_PULSE_CNT_EN, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_0, reg_addr: 16919, otp_owner: design, value: 1, bw: 1, desc: Enable PFM pulse counting in PFM (which is pollable via the ADC), htmldesc: Enable PFM pulse counting in PFM (which is pollable via the ADC), idx: 2513, offset: 29, otp_b0: 0, otp_a0: 232, otpreg_add: 1124, otpreg_ofs: 7}
OTP_BUCK2_RTC_TIME_WINDOW_CFG_1125: {name: RTC_TIME_WINDOW_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_1, reg_addr: 16920, otp_owner: system, value: 0, bw: 6, desc: 'RTC Time Window (#number of XTAL clock cycles) where meassurements are taken Note: The value 0 disables the frequency measurement', htmldesc: 'RTC Time Window (#number of XTAL clock cycles) where meassurements are taken<br>Note: The value 0 disables the frequency measurement', idx: 2514, offset: 30, otp_b0: 0, otp_a0: 232, otpreg_add: 1125, otpreg_ofs: 0}
OTP_BUCK2_FREQ_IP_REL_MIN_CFG_1126: {name: FREQ_IP_REL_MIN_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_2, reg_addr: 16921, otp_owner: system, value: 7, bw: 3, desc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 2515, offset: 4, otp_b0: 0, otp_a0: 233, otpreg_add: 1126, otpreg_ofs: 0}
OTP_BUCK2_FREQ_IP_REL_MAX_CFG_1126: {name: FREQ_IP_REL_MAX_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_2, reg_addr: 16921, otp_owner: system, value: 7, bw: 3, desc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 2516, offset: 7, otp_b0: 0, otp_a0: 233, otpreg_add: 1126, otpreg_ofs: 3}
OTP_BUCK2_FREQ_NP_REL_MIN_CFG_1126: {name: FREQ_NP_REL_MIN_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_2, reg_addr: 16921, otp_owner: system, value: 3, bw: 2, desc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 2517, offset: 10, otp_b0: 0, otp_a0: 233, otpreg_add: 1126, otpreg_ofs: 6}
OTP_BUCK2_FREQ_NP_REL_MAX_CFG_1127: {name: FREQ_NP_REL_MAX_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_3, reg_addr: 16922, otp_owner: system, value: 3, bw: 2, desc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 2518, offset: 12, otp_b0: 0, otp_a0: 233, otpreg_add: 1127, otpreg_ofs: 0}
OTP_BUCK2_FREQ_0_IP_REL_CFG_1127: {name: FREQ_0_IP_REL_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_3, reg_addr: 16922, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 0 is hit), htmldesc: Offset of IPeak (if window 0 is hit), idx: 2519, offset: 14, otp_b0: 0, otp_a0: 233, otpreg_add: 1127, otpreg_ofs: 2}
OTP_BUCK2_FREQ_1_IP_REL_CFG_1127: {name: FREQ_1_IP_REL_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_3, reg_addr: 16922, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 1 is hit), htmldesc: Offset of IPeak (if window 1 is hit), idx: 2520, offset: 17, otp_b0: 0, otp_a0: 233, otpreg_add: 1127, otpreg_ofs: 5}
OTP_BUCK2_FREQ_2_IP_REL_CFG_1128: {name: FREQ_2_IP_REL_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_4, reg_addr: 16923, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 2 is hit), htmldesc: Offset of IPeak (if window 2 is hit), idx: 2521, offset: 20, otp_b0: 0, otp_a0: 233, otpreg_add: 1128, otpreg_ofs: 2}
OTP_BUCK2_FREQ_3_IP_REL_CFG_1128: {name: FREQ_3_IP_REL_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_4, reg_addr: 16923, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 3 is hit), htmldesc: Offset of IPeak (if window 3 is hit), idx: 2522, offset: 23, otp_b0: 0, otp_a0: 233, otpreg_add: 1128, otpreg_ofs: 5}
OTP_BUCK2_FREQ_0_NP_REL_CFG_1129: {name: FREQ_0_NP_REL_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_5, reg_addr: 16924, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 0 is hit), htmldesc: Offset of number of pulses (if window 0 is hit), idx: 2523, offset: 26, otp_b0: 0, otp_a0: 233, otpreg_add: 1129, otpreg_ofs: 0}
OTP_BUCK2_FREQ_1_NP_REL_CFG_1129: {name: FREQ_1_NP_REL_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_5, reg_addr: 16924, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 1 is hit), htmldesc: Offset of number of pulses (if window 1 is hit), idx: 2524, offset: 28, otp_b0: 0, otp_a0: 233, otpreg_add: 1129, otpreg_ofs: 2}
OTP_BUCK2_FREQ_2_NP_REL_CFG_1129: {name: FREQ_2_NP_REL_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_5, reg_addr: 16924, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 2 is hit), htmldesc: Offset of number of pulses (if window 2 is hit), idx: 2525, offset: 30, otp_b0: 0, otp_a0: 233, otpreg_add: 1129, otpreg_ofs: 4}
OTP_BUCK2_FREQ_3_NP_REL_CFG_1129: {name: FREQ_3_NP_REL_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_5, reg_addr: 16924, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 3 is hit), htmldesc: Offset of number of pulses (if window 3 is hit), idx: 2526, offset: 0, otp_b0: 0, otp_a0: 234, otpreg_add: 1129, otpreg_ofs: 6}
OTP_BUCK2_FREQ_0_OFFSET_CFG_1130: {name: FREQ_0_OFFSET_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_6, reg_addr: 16925, otp_owner: system, value: 0, bw: 3, desc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2527, offset: 2, otp_b0: 0, otp_a0: 234, otpreg_add: 1130, otpreg_ofs: 0}
OTP_BUCK2_FREQ_1_OFFSET_CFG_1130: {name: FREQ_1_OFFSET_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_6, reg_addr: 16925, otp_owner: system, value: 0, bw: 3, desc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2528, offset: 5, otp_b0: 0, otp_a0: 234, otpreg_add: 1130, otpreg_ofs: 5}
OTP_BUCK2_FREQ_2_OFFSET_CFG_1131: {name: FREQ_2_OFFSET_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_7, reg_addr: 16926, otp_owner: system, value: 0, bw: 3, desc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2529, offset: 8, otp_b0: 0, otp_a0: 234, otpreg_add: 1131, otpreg_ofs: 0}
OTP_BUCK2_FREQ_3_OFFSET_CFG_1131: {name: FREQ_3_OFFSET_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_7, reg_addr: 16926, otp_owner: system, value: 0, bw: 3, desc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2530, offset: 11, otp_b0: 0, otp_a0: 234, otpreg_add: 1131, otpreg_ofs: 5}
OTP_BUCK2_FREQ_0_MIN_COUNT_CFG_1132: {name: FREQ_0_MIN_COUNT_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_8, reg_addr: 16927, otp_owner: system, value: 0, bw: 8, desc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2531, offset: 14, otp_b0: 0, otp_a0: 234, otpreg_add: 1132, otpreg_ofs: 0}
OTP_BUCK2_FREQ_1_MIN_COUNT_CFG_1133: {name: FREQ_1_MIN_COUNT_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_9, reg_addr: 16928, otp_owner: system, value: 0, bw: 8, desc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2532, offset: 22, otp_b0: 0, otp_a0: 234, otpreg_add: 1133, otpreg_ofs: 0}
OTP_BUCK2_FREQ_2_MIN_COUNT_CFG_1134: {name: FREQ_2_MIN_COUNT_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_10, reg_addr: 16929, otp_owner: system, value: 0, bw: 8, desc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2533, offset: 30, otp_b0: 0, otp_a0: 234, otpreg_add: 1134, otpreg_ofs: 0}
OTP_BUCK2_FREQ_3_MIN_COUNT_CFG_1135: {name: FREQ_3_MIN_COUNT_CFG, inst_name: BUCK2, reg_name: BUCK2_DIG_FA_CNTRL_11, reg_addr: 16930, otp_owner: system, value: 0, bw: 8, desc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2534, offset: 6, otp_b0: 0, otp_a0: 235, otpreg_add: 1135, otpreg_ofs: 0}
OTP_BUCK2_CFG_SERVO_CLK_1136: {name: CFG_SERVO_CLK, inst_name: BUCK2, reg_name: BUCK2_DIG_SERVO_CNTRL_0, reg_addr: 16931, otp_owner: design, value: 1, bw: 4, desc: 'servo clock frequency,  Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', htmldesc: 'servo clock frequency, <br>Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', idx: 2535, offset: 14, otp_b0: 0, otp_a0: 235, otpreg_add: 1136, otpreg_ofs: 0}
OTP_BUCK2_CFG_SERVO_BLANK_TIME_1136: {name: CFG_SERVO_BLANK_TIME, inst_name: BUCK2, reg_name: BUCK2_DIG_SERVO_CNTRL_0, reg_addr: 16931, otp_owner: design, value: 3, bw: 4, desc: initial blank time for servo loop to react, htmldesc: initial blank time for servo loop to react, idx: 2536, offset: 18, otp_b0: 0, otp_a0: 235, otpreg_add: 1136, otpreg_ofs: 4}
OTP_BUCK2_CFG_SERVO_PRESET_1137: {name: CFG_SERVO_PRESET, inst_name: BUCK2, reg_name: BUCK2_DIG_SERVO_CNTRL_1, reg_addr: 16932, otp_owner: design, value: 0, bw: 8, desc: Preset value for Servo, htmldesc: Preset value for Servo, idx: 2537, offset: 22, otp_b0: 0, otp_a0: 235, otpreg_add: 1137, otpreg_ofs: 0}
OTP_BUCK2_CFG_EN_SERVO_1138: {name: CFG_EN_SERVO, inst_name: BUCK2, reg_name: BUCK2_DIG_SERVO_CNTRL_2, reg_addr: 16933, otp_owner: system, value: 0, bw: 1, desc: Enable Digital servo feature (Buck 0/ 1 Test mode only), htmldesc: Enable Digital servo feature (Buck 0/ 1 Test mode only), idx: 2538, offset: 30, otp_b0: 0, otp_a0: 235, otpreg_add: 1138, otpreg_ofs: 0}
OTP_BUCK2_CFG_DISABLE_SERVO_MSB_1138: {name: CFG_DISABLE_SERVO_MSB, inst_name: BUCK2, reg_name: BUCK2_DIG_SERVO_CNTRL_2, reg_addr: 16933, otp_owner: design, value: 0, bw: 1, desc: Disable msb counting in servo, htmldesc: Disable msb counting in servo, idx: 2539, offset: 31, otp_b0: 0, otp_a0: 235, otpreg_add: 1138, otpreg_ofs: 7}
OTP_BUCK2_CFG_OT_ABS_EN_PWM1_1139: {name: CFG_OT_ABS_EN_PWM1, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_0, reg_addr: 16934, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM1/3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM1/3/5 mode, idx: 2540, offset: 0, otp_b0: 0, otp_a0: 236, otpreg_add: 1139, otpreg_ofs: 0}
OTP_BUCK2_CFG_OT_ABS_EN_PWM3_1139: {name: CFG_OT_ABS_EN_PWM3, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_0, reg_addr: 16934, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM3/5 mode, idx: 2541, offset: 1, otp_b0: 0, otp_a0: 236, otpreg_add: 1139, otpreg_ofs: 1}
OTP_BUCK2_CFG_OT_ABS_EN_PWM5_1139: {name: CFG_OT_ABS_EN_PWM5, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_0, reg_addr: 16934, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM5 mode, htmldesc: enable over-temperature shutdown comparator in PWM5 mode, idx: 2542, offset: 2, otp_b0: 0, otp_a0: 236, otpreg_add: 1139, otpreg_ofs: 2}
OTP_BUCK2_CFG_OT_ABS_EN_1139: {name: CFG_OT_ABS_EN, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_0, reg_addr: 16934, otp_owner: design, value: 0, bw: 1, desc: enable the ot_abs comparator when BUCK is enabled, htmldesc: enable the ot_abs comparator when BUCK is enabled, idx: 2543, offset: 3, otp_b0: 0, otp_a0: 236, otpreg_add: 1139, otpreg_ofs: 3}
OTP_BUCK2_CFG_OT_WARN_EN_PWM1_1139: {name: CFG_OT_WARN_EN_PWM1, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_0, reg_addr: 16934, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM1/3/5 mode, htmldesc: enable over-temperature warning comparator in PWM1/3/5 mode, idx: 2544, offset: 4, otp_b0: 0, otp_a0: 236, otpreg_add: 1139, otpreg_ofs: 4}
OTP_BUCK2_CFG_OT_WARN_EN_PWM3_1139: {name: CFG_OT_WARN_EN_PWM3, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_0, reg_addr: 16934, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM3/5 mode, htmldesc: enable over-temperature warning comparator in PWM3/5 mode, idx: 2545, offset: 5, otp_b0: 0, otp_a0: 236, otpreg_add: 1139, otpreg_ofs: 5}
OTP_BUCK2_CFG_OT_WARN_EN_PWM5_1139: {name: CFG_OT_WARN_EN_PWM5, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_0, reg_addr: 16934, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM5 mode, htmldesc: enable over-temperature warning comparator in PWM5 mode, idx: 2546, offset: 6, otp_b0: 0, otp_a0: 236, otpreg_add: 1139, otpreg_ofs: 6}
OTP_BUCK2_CFG_OT_WARN_EN_1139: {name: CFG_OT_WARN_EN, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_0, reg_addr: 16934, otp_owner: design, value: 0, bw: 1, desc: enable the ot_warn comparator when BUCK is enabled, htmldesc: enable the ot_warn comparator when BUCK is enabled, idx: 2547, offset: 7, otp_b0: 0, otp_a0: 236, otpreg_add: 1139, otpreg_ofs: 7}
OTP_BUCK2_CFG_OT_WARN_BLANK_1140: {name: CFG_OT_WARN_BLANK, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_1, reg_addr: 16935, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature warning event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature warning event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 2548, offset: 8, otp_b0: 0, otp_a0: 236, otpreg_add: 1140, otpreg_ofs: 0}
OTP_BUCK2_CFG_OT_WARN_DEB_1140: {name: CFG_OT_WARN_DEB, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_1, reg_addr: 16935, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature warning event after turning on the comparator. 0 - no deb 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature warning event after turning on the comparator.<br>0 - no deb<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 2549, offset: 10, otp_b0: 0, otp_a0: 236, otpreg_add: 1140, otpreg_ofs: 2}
OTP_BUCK2_CFG_OT_ABS_BLANK_1140: {name: CFG_OT_ABS_BLANK, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_1, reg_addr: 16935, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature shutdown event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature shutdown event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 2550, offset: 12, otp_b0: 0, otp_a0: 236, otpreg_add: 1140, otpreg_ofs: 4}
OTP_BUCK2_CFG_OT_ABS_DEB_1140: {name: CFG_OT_ABS_DEB, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_1, reg_addr: 16935, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature shutdown event after turning on the comparator. 0 - no deb 1 - 16-32us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature shutdown event after turning on the comparator.<br>0 - no deb<br>1 - 16-32us<br>2 - 96-112us<br>3 - 192-208us, idx: 2551, offset: 14, otp_b0: 0, otp_a0: 236, otpreg_add: 1140, otpreg_ofs: 6}
OTP_BUCK2_CFG_OT_WARN_THR_LO_1141: {name: CFG_OT_WARN_THR_LO, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_2, reg_addr: 16936, otp_owner: design, value: 4, bw: 4, desc: Lower threshold for over-temperature warning event 80C + code*5C, htmldesc: Lower threshold for over-temperature warning event<br>80C + code*5C, idx: 2552, offset: 16, otp_b0: 0, otp_a0: 236, otpreg_add: 1141, otpreg_ofs: 0}
OTP_BUCK2_CFG_OT_WARN_THR_HI_1141: {name: CFG_OT_WARN_THR_HI, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_2, reg_addr: 16936, otp_owner: design, value: 6, bw: 4, desc: Upper threshold for over-temperature warning event 80C + code*5C, htmldesc: Upper threshold for over-temperature warning event<br>80C + code*5C, idx: 2553, offset: 20, otp_b0: 0, otp_a0: 236, otpreg_add: 1141, otpreg_ofs: 4}
OTP_BUCK2_CFG_OT_ABS_THR_LO_1142: {name: CFG_OT_ABS_THR_LO, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_3, reg_addr: 16937, otp_owner: design, value: 10, bw: 4, desc: Lower threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Lower threshold for over-temperature shutdown event<br>80C + code*5C, idx: 2554, offset: 24, otp_b0: 0, otp_a0: 236, otpreg_add: 1142, otpreg_ofs: 0}
OTP_BUCK2_CFG_OT_ABS_THR_HI_1142: {name: CFG_OT_ABS_THR_HI, inst_name: BUCK2, reg_name: BUCK2_DIG_OT_CTRL_3, reg_addr: 16937, otp_owner: design, value: 12, bw: 4, desc: Upper threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Upper threshold for over-temperature shutdown event<br>80C + code*5C, idx: 2555, offset: 28, otp_b0: 0, otp_a0: 236, otpreg_add: 1142, otpreg_ofs: 4}
OTP_BUCK2_ILIM_POS_MASK_1143: {name: ILIM_POS_MASK, inst_name: BUCK2, reg_name: BUCK2_DIG_EVTS_0, reg_addr: 16938, otp_owner: design, value: 0, bw: 4, desc: 'bit [0] ---> mask lp positive limilt ,  bit [1] ----> mask hp13 positive ilimit ,  bit[2] ---->mask hp24 positive ilimit ,  Bit [3] ---> mask imax_abs', htmldesc: 'bit [0] ---> mask lp positive limilt ,<br> bit [1] ----> mask hp13 positive ilimit ,<br> bit[2] ---->mask hp24 positive ilimit ,<br> Bit [3] ---> mask imax_abs', idx: 2556, offset: 0, otp_b0: 0, otp_a0: 237, otpreg_add: 1143, otpreg_ofs: 0}
OTP_BUCK2_ILIM_NEG_MASK_1143: {name: ILIM_NEG_MASK, inst_name: BUCK2, reg_name: BUCK2_DIG_EVTS_0, reg_addr: 16938, otp_owner: design, value: 0, bw: 3, desc: ' bit [0] ---> mask lp negative limilt ,  bit [1] ----> mask hp13 negative ilimit ,  bit[2] ---->mask hp24 negative ilimit', htmldesc: ' bit [0] ---> mask lp negative limilt ,<br> bit [1] ----> mask hp13 negative ilimit ,<br> bit[2] ---->mask hp24 negative ilimit ', idx: 2557, offset: 4, otp_b0: 0, otp_a0: 237, otpreg_add: 1143, otpreg_ofs: 5}
OTP_BUCK2_CFG_VCOMMON_TRIM_1144: {name: CFG_VCOMMON_TRIM, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_0, reg_addr: 16944, otp_owner: trim, value: 84, bw: 7, desc: Trim for vcommon Vcommon = 662.5mV - (3.125*x)mV, htmldesc: Trim for vcommon Vcommon = 662.5mV - (3.125*x)mV, idx: 2558, offset: 7, otp_b0: 0, otp_a0: 237, otpreg_add: 1144, otpreg_ofs: 1}
OTP_BUCK2_CFG_VID_RTRIM_1145: {name: CFG_VID_RTRIM, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_1, reg_addr: 16945, otp_owner: trim, value: 0, bw: 5, desc: Gain trim for VID DAC, htmldesc: Gain trim for VID DAC, idx: 2559, offset: 14, otp_b0: 0, otp_a0: 237, otpreg_add: 1145, otpreg_ofs: 0}
OTP_BUCK2_CFG_EN_VD_COMP_0_1146: {name: CFG_EN_VD_COMP_0, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_2, reg_addr: 16946, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator0, htmldesc: Enable Vdroop comparator0, idx: 2560, offset: 19, otp_b0: 0, otp_a0: 237, otpreg_add: 1146, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP0_BLANK_SEL_1146: {name: CFG_VDROOP0_BLANK_SEL, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_2, reg_addr: 16946, otp_owner: system, value: 0, bw: 3, desc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 2561, offset: 20, otp_b0: 0, otp_a0: 237, otpreg_add: 1146, otpreg_ofs: 5}
OTP_BUCK2_CFG_EN_VD_COMP_1_1147: {name: CFG_EN_VD_COMP_1, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_3, reg_addr: 16947, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator1, htmldesc: Enable Vdroop comparator1, idx: 2562, offset: 23, otp_b0: 0, otp_a0: 237, otpreg_add: 1147, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP1_BLANK_SEL_1147: {name: CFG_VDROOP1_BLANK_SEL, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_3, reg_addr: 16947, otp_owner: system, value: 0, bw: 3, desc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 2563, offset: 24, otp_b0: 0, otp_a0: 237, otpreg_add: 1147, otpreg_ofs: 5}
OTP_BUCK2_CFG_VD_CMP1_R_1148: {name: CFG_VD_CMP1_R, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_4, reg_addr: 16948, otp_owner: system, value: 0, bw: 4, desc: 'Vdroop1 input filter R setting, R(vd_cmp1) = 212.6K/cfg_vd_cmp1_r', htmldesc: 'Vdroop1 input filter R setting,<br>R(vd_cmp1) = 212.6K/cfg_vd_cmp1_r<br>', idx: 2564, offset: 27, otp_b0: 0, otp_a0: 237, otpreg_add: 1148, otpreg_ofs: 0}
OTP_BUCK2_CFG_VD_CMP0_R_1148: {name: CFG_VD_CMP0_R, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_4, reg_addr: 16948, otp_owner: system, value: 0, bw: 4, desc: 'Vdroop1 input filter R setting, R = 212.6K/cfg_vd_cmp0_r', htmldesc: 'Vdroop1 input filter R setting,<br>R = 212.6K/cfg_vd_cmp0_r<br>', idx: 2565, offset: 31, otp_b0: 0, otp_a0: 237, otpreg_add: 1148, otpreg_ofs: 4}
OTP_BUCK2_CFG_VD_CMP1_C_1149: {name: CFG_VD_CMP1_C, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_5, reg_addr: 16949, otp_owner: system, value: 0, bw: 5, desc: 'Vdroop comparator C setting, C = 305f + 21.4f*cfg_vd_cmp1_c', htmldesc: 'Vdroop comparator C setting,<br>C = 305f + 21.4f*cfg_vd_cmp1_c<br>', formula: 'var:x, range:0:31, func:305+21.4*x, unit:f', idx: 2566, offset: 3, otp_b0: 0, otp_a0: 238, otpreg_add: 1149, otpreg_ofs: 0}
OTP_BUCK2_CFG_VD_CMP0_C_1150: {name: CFG_VD_CMP0_C, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_6, reg_addr: 16950, otp_owner: system, value: 0, bw: 5, desc: 'Vdroop comparator C setting, C = 305f + 21.4f*cfg_vd_cmp0_c', htmldesc: 'Vdroop comparator C setting,<br>C = 305f + 21.4f*cfg_vd_cmp0_c<br>', idx: 2567, offset: 8, otp_b0: 0, otp_a0: 238, otpreg_add: 1150, otpreg_ofs: 0}
OTP_BUCK2_CFG_VD_CMP0_TR_1151: {name: CFG_VD_CMP0_TR, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_7, reg_addr: 16951, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator offset trim, htmldesc: 'Vdroop comparator offset trim ', idx: 2568, offset: 13, otp_b0: 0, otp_a0: 238, otpreg_add: 1151, otpreg_ofs: 0}
OTP_BUCK2_CFG_VD_CMP1_TR_1152: {name: CFG_VD_CMP1_TR, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_8, reg_addr: 16952, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator offset trim, htmldesc: Vdroop comparator offset trim, idx: 2569, offset: 19, otp_b0: 0, otp_a0: 238, otpreg_add: 1152, otpreg_ofs: 0}
OTP_BUCK2_CFG_GM_LL_SET_1153: {name: CFG_GM_LL_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_9, reg_addr: 16953, otp_owner: trim, value: 13, bw: 4, desc: Setting for load line (GM), htmldesc: Setting for load line (GM), idx: 2570, offset: 25, otp_b0: 0, otp_a0: 238, otpreg_add: 1153, otpreg_ofs: 0}
OTP_BUCK2_CFG_GM_BIAS_1153: {name: CFG_GM_BIAS, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_9, reg_addr: 16953, otp_owner: design, value: 5, bw: 3, desc: Setting for bias currents in GM, htmldesc: Setting for bias currents in GM, idx: 2571, offset: 29, otp_b0: 0, otp_a0: 238, otpreg_add: 1153, otpreg_ofs: 5}
OTP_BUCK2_CFG_GM_GAIN_1154: {name: CFG_GM_GAIN, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_10, reg_addr: 16954, otp_owner: design, value: 15, bw: 4, desc: GM gain, htmldesc: GM gain, idx: 2572, offset: 0, otp_b0: 0, otp_a0: 239, otpreg_add: 1154, otpreg_ofs: 0}
OTP_BUCK2_CFG_GAIN_ADJUST_PWM3_1154: {name: CFG_GAIN_ADJUST_PWM3, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_10, reg_addr: 16954, otp_owner: design, value: 0, bw: 4, desc: GM gain when only LP is on, htmldesc: GM gain when only LP is on, idx: 2573, offset: 4, otp_b0: 0, otp_a0: 239, otpreg_add: 1154, otpreg_ofs: 4}
OTP_BUCK2_CFG_MIRROR_RATIO5_1155: {name: CFG_MIRROR_RATIO5, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_11, reg_addr: 16955, otp_owner: design, value: 3, bw: 3, desc: 'Gain of one HP phase to LP phase in PWM5 HP/LP, 0 -> 1.5, 1-> 2, 2 ->2.5, 3 -> 3, 4 -> 3.5, 5 -> 4 , 6 -> 5, 7 -> 6', htmldesc: 'Gain of one HP phase to LP phase in PWM5 HP/LP,<br>0 -> 1.5,<br>1-> 2,<br>2 ->2.5,<br>3 -> 3,<br>4 -> 3.5,<br>5 -> 4 ,<br>6 -> 5,<br>7 -> 6', idx: 2574, offset: 8, otp_b0: 0, otp_a0: 239, otpreg_add: 1155, otpreg_ofs: 0}
OTP_BUCK2_CFG_SEL_SC_EA_CAS_1155: {name: CFG_SEL_SC_EA_CAS, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_11, reg_addr: 16955, otp_owner: design, value: 0, bw: 1, desc: 'Select slope compensation v2i clamp feature. 0: clamp to 350 mV; 1: no clamp', htmldesc: 'Select slope compensation v2i clamp feature. 0: clamp to 350 mV; 1: no clamp', idx: 2575, offset: 11, otp_b0: 0, otp_a0: 239, otpreg_add: 1155, otpreg_ofs: 3}
OTP_BUCK2_CFG_MIRROR_RATIO3_1155: {name: CFG_MIRROR_RATIO3, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_11, reg_addr: 16955, otp_owner: design, value: 3, bw: 3, desc: 'Gain of one HP phase to LP phase in PWM3 HP/LP, 0 -> 1.5, 1-> 2, 2 ->2.5, 3 -> 3, 4 -> 3.5, 5 -> 4 , 6 -> 5, 7 -> 6', htmldesc: 'Gain of one HP phase to LP phase in PWM3 HP/LP,<br>0 -> 1.5,<br>1-> 2,<br>2 ->2.5,<br>3 -> 3,<br>4 -> 3.5,<br>5 -> 4 ,<br>6 -> 5,<br>7 -> 6', idx: 2576, offset: 12, otp_b0: 0, otp_a0: 239, otpreg_add: 1155, otpreg_ofs: 4}
OTP_BUCK2_CFG_SEL_PWM35_STARTUP_MODE_1155: {name: CFG_SEL_PWM35_STARTUP_MODE, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_11, reg_addr: 16955, otp_owner: design, value: 0, bw: 1, desc: 'Select PWM3/5 startup mode. In the startup process, 0: PWM3/5 directly to VSEL; 1: PWM3/5 to 400 mV and then DVC up to VSEL. After startup is done, it is always reset to 0.', htmldesc: 'Select PWM3/5 startup mode. In the startup process, 0: PWM3/5 directly to VSEL; 1: PWM3/5 to 400 mV and then DVC up to VSEL. After startup is done, it is always reset to 0.', idx: 2577, offset: 15, otp_b0: 0, otp_a0: 239, otpreg_add: 1155,
  otpreg_ofs: 7}
OTP_BUCK2_CFG_MIRROR_RATIO1_1156: {name: CFG_MIRROR_RATIO1, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_12, reg_addr: 16956, otp_owner: design, value: 4, bw: 3, desc: Gain of LP when in PWM1 = (1+code)/8, htmldesc: Gain of LP when in PWM1 = (1+code)/8, idx: 2578, offset: 16, otp_b0: 0, otp_a0: 239, otpreg_add: 1156, otpreg_ofs: 0}
OTP_BUCK2_CFG_IMAX_SET_1156: {name: CFG_IMAX_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_12, reg_addr: 16956, otp_owner: design, value: 18, bw: 5, desc: set the max output current of GM, htmldesc: set the max output current of GM, idx: 2579, offset: 19, otp_b0: 0, otp_a0: 239, otpreg_add: 1156, otpreg_ofs: 3}
OTP_BUCK2_CFG_EN_UVP_CMP_1157: {name: CFG_EN_UVP_CMP, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_13, reg_addr: 16957, otp_owner: design, value: 1, bw: 1, desc: Enable undervoltage comparator, htmldesc: Enable undervoltage comparator, idx: 2580, offset: 24, otp_b0: 0, otp_a0: 239, otpreg_add: 1157, otpreg_ofs: 0}
OTP_BUCK2_CFG_EN_OVP_CMP_1157: {name: CFG_EN_OVP_CMP, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_13, reg_addr: 16957, otp_owner: design, value: 1, bw: 1, desc: Enable overvoltage comparator, htmldesc: Enable overvoltage comparator, idx: 2581, offset: 25, otp_b0: 0, otp_a0: 239, otpreg_add: 1157, otpreg_ofs: 1}
OTP_BUCK2_CFG_PFM_OS_SET_1157: {name: CFG_PFM_OS_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_13, reg_addr: 16957, otp_owner: trim, value: 14, bw: 5, desc: 'PFM  offset , PFM_target = Vout - (cfg_pfm_os_set - 15) * 3mV', htmldesc: 'PFM  offset ,<br>PFM_target = Vout - (cfg_pfm_os_set - 15) * 3mV', idx: 2582, offset: 26, otp_b0: 0, otp_a0: 239, otpreg_add: 1157, otpreg_ofs: 3}
OTP_BUCK2_CFG_EN_IMAX_ALARM_COMP_1158: {name: CFG_EN_IMAX_ALARM_COMP, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_14, reg_addr: 16958, otp_owner: system, value: 1, bw: 1, desc: enable imax alarm comparator, htmldesc: enable imax alarm comparator, idx: 2583, offset: 31, otp_b0: 0, otp_a0: 239, otpreg_add: 1158, otpreg_ofs: 0}
OTP_BUCK2_CFG_EN_IMAX_ALARM_DAC_1158: {name: CFG_EN_IMAX_ALARM_DAC, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_14, reg_addr: 16958, otp_owner: design, value: 1, bw: 1, desc: enable imax alarm dac, htmldesc: enable imax alarm dac, idx: 2584, offset: 0, otp_b0: 0, otp_a0: 240, otpreg_add: 1158, otpreg_ofs: 1}
OTP_BUCK2_CFG_PANIC_OS_SET_1158: {name: CFG_PANIC_OS_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_14, reg_addr: 16958, otp_owner: trim, value: 14, bw: 5, desc: ' Panic offset , Panic_target = VOUT -  (cfg_panic_os_set - 11) * 3mV', htmldesc: ' Panic offset ,<br>Panic_target = VOUT -  (cfg_panic_os_set - 11) * 3mV ', idx: 2585, offset: 1, otp_b0: 0, otp_a0: 240, otpreg_add: 1158, otpreg_ofs: 3}
OTP_BUCK2_CFG_OUVP_SET_1159: {name: CFG_OUVP_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_15, reg_addr: 16959, otp_owner: design, value: 0, bw: 2, desc: 'lower bit sets the undervoltage level higer bit the overvoltage (50mV,100mV)', htmldesc: 'lower bit sets the undervoltage level higer bit the overvoltage (50mV,100mV)', idx: 2586, offset: 6, otp_b0: 0, otp_a0: 240, otpreg_add: 1159, otpreg_ofs: 0}
OTP_BUCK2_CFG_SERVO_OS_SET_1159: {name: CFG_SERVO_OS_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_15, reg_addr: 16959, otp_owner: design, value: 12, bw: 5, desc: 'servo msb offset , SERVO_UPPER_LVL  = VOUT - (cfg_servo_os_set-15)*3mV', htmldesc: 'servo msb offset ,<br>SERVO_UPPER_LVL  = VOUT - (cfg_servo_os_set-15)*3mV', idx: 2587, offset: 8, otp_b0: 0, otp_a0: 240, otpreg_add: 1159, otpreg_ofs: 3}
OTP_BUCK2_CFG_SC_OS_SET_1160: {name: CFG_SC_OS_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_16, reg_addr: 16960, otp_owner: trim, value: 0, bw: 4, desc: 'slope comp offset correction (Use the same code as "cfg_sc_R0_trim", SS: 10, FF: 5)', htmldesc: 'slope comp offset correction (Use the same code as "cfg_sc_R0_trim", SS: 10, FF: 5)', idx: 2588, offset: 13, otp_b0: 0, otp_a0: 240, otpreg_add: 1160, otpreg_ofs: 0}
OTP_BUCK2_CFG_IMAX_ALARM_SET_1160: {name: CFG_IMAX_ALARM_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_16, reg_addr: 16960, otp_owner: system, value: 15, bw: 4, desc: 'max current alarm I_LIMIT, I_LIMIT(3PH) = 5.8A + (cfg_imax_alarm_set * 0.45)A', htmldesc: 'max current alarm I_LIMIT,<br>I_LIMIT(3PH) = 5.8A + (cfg_imax_alarm_set * 0.45)A', idx: 2589, offset: 17, otp_b0: 0, otp_a0: 240, otpreg_add: 1160, otpreg_ofs: 4}
OTP_BUCK2_CFG_SC_L_SET_1161: {name: CFG_SC_L_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_17, reg_addr: 16961, otp_owner: design, value: 0, bw: 2, desc: 'Common slope compensation L setting (0: CL = 110nH, k = 0.6, 2: UCL = 100nH)', htmldesc: 'Common slope compensation L setting (0: CL = 110nH, k = 0.6, 2: UCL = 100nH)', idx: 2590, offset: 21, otp_b0: 0, otp_a0: 240, otpreg_add: 1161, otpreg_ofs: 0}
OTP_BUCK2_CFG_SC_R0_TRIM_1161: {name: CFG_SC_R0_TRIM, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_17, reg_addr: 16961, otp_owner: trim, value: 0, bw: 4, desc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', htmldesc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', idx: 2591, offset: 23, otp_b0: 0, otp_a0: 240, otpreg_add: 1161, otpreg_ofs: 4}
OTP_BUCK2_CFG_STBY_IMAX_ALARM_DAC_1162: {name: CFG_STBY_IMAX_ALARM_DAC, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_18, reg_addr: 16962, otp_owner: design, value: 1, bw: 1, desc: sandby for Imax alarm dac, htmldesc: sandby for Imax alarm dac, idx: 2592, offset: 27, otp_b0: 0, otp_a0: 240, otpreg_add: 1162, otpreg_ofs: 0}
OTP_BUCK2_CFG_UPSTATE0_SET_1162: {name: CFG_UPSTATE0_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_18, reg_addr: 16962, otp_owner: trim, value: 29, bw: 6, desc: 'Setting for State0 up comparator,  Idac = (code *0.833u) + 25', htmldesc: 'Setting for State0 up comparator,<br> Idac = (code *0.833u) + 25', idx: 2593, offset: 28, otp_b0: 0, otp_a0: 240, otpreg_add: 1162, otpreg_ofs: 2}
OTP_BUCK2_CFG_STBY_IMAX_ALARM_COMP_1163: {name: CFG_STBY_IMAX_ALARM_COMP, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_19, reg_addr: 16963, otp_owner: design, value: 1, bw: 1, desc: standby for imax alarm comparator, htmldesc: standby for imax alarm comparator, idx: 2594, offset: 2, otp_b0: 0, otp_a0: 241, otpreg_add: 1163, otpreg_ofs: 0}
OTP_BUCK2_CFG_UPSTATE1_SET_1163: {name: CFG_UPSTATE1_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_19, reg_addr: 16963, otp_owner: trim, value: 24, bw: 6, desc: 'Setting for State1 up comparator, Idac = (code *1.677u) + 25u', htmldesc: 'Setting for State1 up comparator,<br>Idac = (code *1.677u) + 25u', idx: 2595, offset: 3, otp_b0: 0, otp_a0: 241, otpreg_add: 1163, otpreg_ofs: 2}
OTP_BUCK2_CFG_BLANK_IMAX_ABS_1164: {name: CFG_BLANK_IMAX_ABS, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_20, reg_addr: 16964, otp_owner: design, value: 1, bw: 1, desc: blank imax_abs for 250ns after panic from pfm, htmldesc: blank imax_abs for 250ns after panic from pfm, idx: 2596, offset: 9, otp_b0: 0, otp_a0: 241, otpreg_add: 1164, otpreg_ofs: 0}
OTP_BUCK2_CFG_BLANK_IMAX_ALARM_1164: {name: CFG_BLANK_IMAX_ALARM, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_20, reg_addr: 16964, otp_owner: design, value: 0, bw: 1, desc: blank the imax alarm signal, htmldesc: blank the imax alarm signal, idx: 2597, offset: 10, otp_b0: 0, otp_a0: 241, otpreg_add: 1164, otpreg_ofs: 1}
OTP_BUCK2_CFG_DNSTATE0_SET_1164: {name: CFG_DNSTATE0_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_20, reg_addr: 16964, otp_owner: trim, value: 14, bw: 6, desc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), htmldesc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), idx: 2598, offset: 11, otp_b0: 0, otp_a0: 241, otpreg_add: 1164, otpreg_ofs: 2}
OTP_BUCK2_CFG_DNSTATE1_SET_1165: {name: CFG_DNSTATE1_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_21, reg_addr: 16965, otp_owner: trim, value: 23, bw: 6, desc: 'Setting for State1 dn comparator, Idac = (code * 0.833u) + 25u', htmldesc: 'Setting for State1 dn comparator,<br>Idac = (code * 0.833u) + 25u', formula: 'var:x, range:0:63, func:45+0.833*x, unit:uA', idx: 2599, offset: 17, otp_b0: 0, otp_a0: 241, otpreg_add: 1165, otpreg_ofs: 2}
OTP_BUCK2_CFG_DNSTATE2_SET_1166: {name: CFG_DNSTATE2_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_22, reg_addr: 16966, otp_owner: trim, value: 20, bw: 6, desc: 'Setting for State2 dn comparator, Idac = (code*1.677u) + 45u', htmldesc: 'Setting for State2 dn comparator,<br>Idac = (code*1.677u) + 45u', formula: 'var:x, range:0:63, func:45+1.677*x, unit:uA', idx: 2600, offset: 23, otp_b0: 0, otp_a0: 241, otpreg_add: 1166, otpreg_ofs: 2}
OTP_BUCK2_CFG_CAL_DAC_SET_1_1167: {name: CFG_CAL_DAC_SET_1, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_23, reg_addr: 16967, otp_owner: trim, value: 7, bw: 8, desc: Calibration/servo dac setting (override) in PWM1 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM1 when servo is off, idx: 2601, offset: 29, otp_b0: 0, otp_a0: 241, otpreg_add: 1167, otpreg_ofs: 0}
OTP_BUCK2_CFG_CAL_DAC_SET_3_1168: {name: CFG_CAL_DAC_SET_3, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_24, reg_addr: 16968, otp_owner: trim, value: 21, bw: 8, desc: Calibration/servo dac setting (override) in PWM3 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM3 when servo is off, idx: 2602, offset: 5, otp_b0: 0, otp_a0: 242, otpreg_add: 1168, otpreg_ofs: 0}
OTP_BUCK2_CFG_CAL_DAC_SET_5_1169: {name: CFG_CAL_DAC_SET_5, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_25, reg_addr: 16969, otp_owner: trim, value: 7, bw: 8, desc: Calibration/servo dac setting (override) in PWM5 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM5 when servo is off, idx: 2603, offset: 13, otp_b0: 0, otp_a0: 242, otpreg_add: 1169, otpreg_ofs: 0}
OTP_BUCK2_IDEM_REF_GTRIM_1170: {name: IDEM_REF_GTRIM, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_31, reg_addr: 16975, otp_owner: trim, value: 0, bw: 4, desc: idem to idem_ref gain trim, htmldesc: idem to idem_ref gain trim, idx: 2604, offset: 21, otp_b0: 0, otp_a0: 242, otpreg_add: 1170, otpreg_ofs: 0}
OTP_BUCK2_IDEM_REF_OTRIM_1170: {name: IDEM_REF_OTRIM, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_31, reg_addr: 16975, otp_owner: design, value: 0, bw: 4, desc: idem to idem_ref offset trim, htmldesc: idem to idem_ref offset trim, idx: 2605, offset: 25, otp_b0: 0, otp_a0: 242, otpreg_add: 1170, otpreg_ofs: 4}
OTP_BUCK2_CFG_DN2_PWM1_1171: {name: CFG_DN2_PWM1, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_32, reg_addr: 16976, otp_owner: design, value: 1, bw: 1, desc: PWM3-PWM1 phase shed is done in 2 steps, htmldesc: PWM3-PWM1 phase shed is done in 2 steps, idx: 2606, offset: 29, otp_b0: 0, otp_a0: 242, otpreg_add: 1171, otpreg_ofs: 0}
OTP_BUCK2_CFG_DN2_PWM1_SET_1171: {name: CFG_DN2_PWM1_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_32, reg_addr: 16976, otp_owner: design, value: 2, bw: 3, desc: PWM3-PWM1 mirror setting, htmldesc: PWM3-PWM1 mirror setting, idx: 2607, offset: 30, otp_b0: 0, otp_a0: 242, otpreg_add: 1171, otpreg_ofs: 1}
OTP_BUCK2_CFG_EN_DN1_FULLRANGE_1171: {name: CFG_EN_DN1_FULLRANGE, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_32, reg_addr: 16976, otp_owner: design, value: 1, bw: 1, desc: Enable full range of dn1 dac, htmldesc: Enable full range of dn1 dac, idx: 2608, offset: 1, otp_b0: 0, otp_a0: 243, otpreg_add: 1171, otpreg_ofs: 4}
OTP_BUCK2_CFG_PANIC_PWM1_OS_1171: {name: CFG_PANIC_PWM1_OS, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_32, reg_addr: 16976, otp_owner: design, value: 2, bw: 2, desc: panic offset delta from panic_os_set in PFM, htmldesc: panic offset delta from panic_os_set in PFM, idx: 2609, offset: 2, otp_b0: 0, otp_a0: 243, otpreg_add: 1171, otpreg_ofs: 5}
OTP_BUCK2_CFG_GM_IOFF_TRIM_1172: {name: CFG_GM_IOFF_TRIM, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_33, reg_addr: 16977, otp_owner: trim, value: 8, bw: 5, desc: GM offset current trim, htmldesc: GM offset current trim, idx: 2610, offset: 4, otp_b0: 0, otp_a0: 243, otpreg_add: 1172, otpreg_ofs: 0}
OTP_BUCK2_DIS_GM_BST_1172: {name: DIS_GM_BST, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_33, reg_addr: 16977, otp_owner: design, value: 0, bw: 1, desc: disable the auxiliary gm boost, htmldesc: disable the auxiliary gm boost, idx: 2611, offset: 9, otp_b0: 0, otp_a0: 243, otpreg_add: 1172, otpreg_ofs: 6}
OTP_BUCK2_EN_IMAX_LRANGE_1172: {name: EN_IMAX_LRANGE, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_33, reg_addr: 16977, otp_owner: design, value: 0, bw: 1, desc: Enable the low range of the Imax_Alarm DAC, htmldesc: Enable the low range of the Imax_Alarm DAC, idx: 2612, offset: 10, otp_b0: 0, otp_a0: 243, otpreg_add: 1172, otpreg_ofs: 7}
OTP_BUCK2_CFG_GM_BOOST_1173: {name: CFG_GM_BOOST, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_34, reg_addr: 16978, otp_owner: design, value: 3, bw: 4, desc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), htmldesc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), idx: 2613, offset: 11, otp_b0: 0, otp_a0: 243, otpreg_add: 1173, otpreg_ofs: 4}
OTP_BUCK2_CFG_GM_CLAMP_1174: {name: CFG_GM_CLAMP, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_35, reg_addr: 16979, otp_owner: design, value: 4, bw: 3, desc: 'Absoulte maximum current from gm, Clamp offset = 0.25 * (x)', htmldesc: 'Absoulte maximum current from gm,<br>Clamp offset = 0.25 * (x)', idx: 2614, offset: 15, otp_b0: 0, otp_a0: 243, otpreg_add: 1174, otpreg_ofs: 0}
OTP_BUCK2_CFG_IMAX_ALARM_EXT_1174: {name: CFG_IMAX_ALARM_EXT, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_35, reg_addr: 16979, otp_owner: system, value: 0, bw: 1, desc: 'Imax alarm filter output is ored with (cfg_imax_alarm_ext = 0): nothing or (cfg_imax_alarm_ext = 1): Imax abs', htmldesc: 'Imax alarm filter output is ored with (cfg_imax_alarm_ext = 0): nothing or (cfg_imax_alarm_ext = 1): Imax abs', idx: 2615, offset: 18, otp_b0: 0, otp_a0: 243, otpreg_add: 1174, otpreg_ofs: 3}
OTP_BUCK2_CFG_IMAX_ABS_THR_SET_1174: {name: CFG_IMAX_ABS_THR_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_35, reg_addr: 16979, otp_owner: system, value: 12, bw: 4, desc: Imax = 9.5+ (0.34*x) A, htmldesc: Imax = 9.5+ (0.34*x) A, idx: 2616, offset: 19, otp_b0: 0, otp_a0: 243, otpreg_add: 1174, otpreg_ofs: 4}
OTP_BUCK2_CFG_IN_PWM_STARTUP_SET_1175: {name: CFG_IN_PWM_STARTUP_SET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_36, reg_addr: 16980, otp_owner: design, value: 0, bw: 2, desc: PWM startup Imax range settings, htmldesc: PWM startup Imax range settings, idx: 2617, offset: 23, otp_b0: 0, otp_a0: 243, otpreg_add: 1175, otpreg_ofs: 0}
OTP_BUCK2_OTP_SPARE3_1176: {name: OTP_SPARE3, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_37, reg_addr: 16981, otp_owner: design, value: 0, bw: 8, desc: Spare otp in dig space, htmldesc: Spare otp in dig space, idx: 2618, offset: 25, otp_b0: 0, otp_a0: 243, otpreg_add: 1176, otpreg_ofs: 0}
OTP_BUCK2_IMAX_ALARM_OFFSET_TRIM_1177: {name: IMAX_ALARM_OFFSET_TRIM, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_39, reg_addr: 16983, otp_owner: trim, value: 4, bw: 3, desc: 'Offset trim for Imax alarm, 3PH: LSB =>0.45A, Range => -1.79A:1.34A', htmldesc: 'Offset trim for Imax alarm,<br>3PH: LSB =>0.45A, Range => -1.79A:1.34A', idx: 2619, offset: 1, otp_b0: 0, otp_a0: 244, otpreg_add: 1177, otpreg_ofs: 0}
OTP_BUCK2_IMAX_ABS_THR_TRIM_1177: {name: IMAX_ABS_THR_TRIM, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_39, reg_addr: 16983, otp_owner: trim, value: 6, bw: 4, desc: 'Offset trim for Imax abs, 3PH : LSB =>0.34A, Range => -2.04A : 3.4A', htmldesc: 'Offset trim for Imax abs,<br>3PH : LSB =>0.34A, Range => -2.04A : 3.4A', idx: 2620, offset: 4, otp_b0: 0, otp_a0: 244, otpreg_add: 1177, otpreg_ofs: 4}
OTP_BUCK2_PWM_STUP_OFFSET_1178: {name: PWM_STUP_OFFSET, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_40, reg_addr: 16984, otp_owner: design, value: 4, bw: 3, desc: PWM_Startup_thr = PFM_target - (3.125mV*x), htmldesc: PWM_Startup_thr = PFM_target - (3.125mV*x), idx: 2621, offset: 8, otp_b0: 0, otp_a0: 244, otpreg_add: 1178, otpreg_ofs: 0}
OTP_BUCK2_CFG_OT_GAIN_TR_1178: {name: CFG_OT_GAIN_TR, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_40, reg_addr: 16984, otp_owner: trim, value: 15, bw: 5, desc: Over-temperature gain trim, htmldesc: Over-temperature gain trim, idx: 2622, offset: 11, otp_b0: 0, otp_a0: 244, otpreg_add: 1178, otpreg_ofs: 3}
OTP_BUCK2_CFG_VDROOP0_VID_BAND0_1179: {name: CFG_VDROOP0_VID_BAND0, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_41, reg_addr: 16985, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band0 select (vid < cfg_vdroop0_vid_band0: comparator disabled)', htmldesc: 'Vdroop0 comparator vid band0 select<br>(vid < cfg_vdroop0_vid_band0: comparator disabled)', idx: 2623, offset: 16, otp_b0: 0, otp_a0: 244, otpreg_add: 1179, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP0_VID_BAND1_1180: {name: CFG_VDROOP0_VID_BAND1, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_42, reg_addr: 16986, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band1 select (vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', htmldesc: 'Vdroop0 comparator vid band1 select<br>(vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', idx: 2624, offset: 24, otp_b0: 0, otp_a0: 244, otpreg_add: 1180, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP0_VID_BAND2_1181: {name: CFG_VDROOP0_VID_BAND2, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_43, reg_addr: 16987, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band2 select (vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', htmldesc: 'Vdroop0 comparator vid band2 select<br>(vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', idx: 2625, offset: 0, otp_b0: 0, otp_a0: 245, otpreg_add: 1181, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP0_VID_BAND3_1182: {name: CFG_VDROOP0_VID_BAND3, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_44, reg_addr: 16988, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band3 select (vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2) (vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', htmldesc: 'Vdroop0 comparator vid band3 select<br>(vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2)<br>(vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', idx: 2626, offset: 8, otp_b0: 0, otp_a0: 245,
  otpreg_add: 1182, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP1_VID_BAND0_1183: {name: CFG_VDROOP1_VID_BAND0, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_45, reg_addr: 16989, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band0 select (vid < cfg_vdroop1_vid_band0: comparator disabled)', htmldesc: 'Vdroop1 comparator vid band0 select<br>(vid < cfg_vdroop1_vid_band0: comparator disabled)', idx: 2627, offset: 16, otp_b0: 0, otp_a0: 245, otpreg_add: 1183, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP1_VID_BAND1_1184: {name: CFG_VDROOP1_VID_BAND1, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_46, reg_addr: 16990, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band1 select (vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', htmldesc: 'Vdroop1 comparator vid band1 select<br>(vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', idx: 2628, offset: 24, otp_b0: 0, otp_a0: 245, otpreg_add: 1184, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP1_VID_BAND2_1185: {name: CFG_VDROOP1_VID_BAND2, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_47, reg_addr: 16991, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band2 select (vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', htmldesc: 'Vdroop1 comparator vid band2 select<br>(vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', idx: 2629, offset: 0, otp_b0: 0, otp_a0: 246, otpreg_add: 1185, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP1_VID_BAND3_1186: {name: CFG_VDROOP1_VID_BAND3, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_48, reg_addr: 16992, otp_owner: system, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band3 select (vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2) (vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', htmldesc: 'Vdroop1 comparator vid band3 select<br>(vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2)<br>(vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', idx: 2630, offset: 8, otp_b0: 0, otp_a0: 246,
  otpreg_add: 1186, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP0_THR0_1187: {name: CFG_VDROOP0_THR0, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_49, reg_addr: 16993, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 0, htmldesc: Vdroop0 comparator threshold 0, idx: 2631, offset: 16, otp_b0: 0, otp_a0: 246, otpreg_add: 1187, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP0_THR1_1188: {name: CFG_VDROOP0_THR1, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_50, reg_addr: 16994, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 1, htmldesc: Vdroop0 comparator threshold 1, idx: 2632, offset: 21, otp_b0: 0, otp_a0: 246, otpreg_add: 1188, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP0_THR2_1189: {name: CFG_VDROOP0_THR2, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_51, reg_addr: 16995, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 2, htmldesc: Vdroop0 comparator threshold 2, idx: 2633, offset: 26, otp_b0: 0, otp_a0: 246, otpreg_add: 1189, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP0_THR3_1190: {name: CFG_VDROOP0_THR3, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_52, reg_addr: 16996, otp_owner: system, value: 0, bw: 5, desc: Vdroop0 comparator threshold 3, htmldesc: Vdroop0 comparator threshold 3, idx: 2634, offset: 31, otp_b0: 0, otp_a0: 246, otpreg_add: 1190, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP1_THR0_1191: {name: CFG_VDROOP1_THR0, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_53, reg_addr: 16997, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 0, htmldesc: Vdroop1 comparator threshold 0, idx: 2635, offset: 4, otp_b0: 0, otp_a0: 247, otpreg_add: 1191, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP1_THR1_1192: {name: CFG_VDROOP1_THR1, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_54, reg_addr: 16998, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 1, htmldesc: Vdroop1 comparator threshold 1, idx: 2636, offset: 9, otp_b0: 0, otp_a0: 247, otpreg_add: 1192, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP1_THR2_1193: {name: CFG_VDROOP1_THR2, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_56, reg_addr: 16999, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 2, htmldesc: Vdroop1 comparator threshold 2, idx: 2637, offset: 14, otp_b0: 0, otp_a0: 247, otpreg_add: 1193, otpreg_ofs: 0}
OTP_BUCK2_CFG_VDROOP1_THR3_1194: {name: CFG_VDROOP1_THR3, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_57, reg_addr: 17000, otp_owner: system, value: 0, bw: 5, desc: Vdroop1 comparator threshold 3, htmldesc: Vdroop1 comparator threshold 3, idx: 2638, offset: 19, otp_b0: 0, otp_a0: 247, otpreg_add: 1194, otpreg_ofs: 0}
OTP_BUCK2_CFG_UP_STEP_1195: {name: CFG_UP_STEP, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_58, reg_addr: 17001, otp_owner: system, value: 0, bw: 4, desc: 'imax_alarm filter up step trim 0: as long as imax_alarm is 1 increase filter counter by this value + 1 on every gclk clock cycle', htmldesc: 'imax_alarm filter up step trim 0: as long as imax_alarm is 1 increase filter counter by this value + 1 on every gclk clock cycle', idx: 2639, offset: 24, otp_b0: 0, otp_a0: 247, otpreg_add: 1195, otpreg_ofs: 0}
OTP_BUCK2_CFG_DN_STEP_1195: {name: CFG_DN_STEP, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_58, reg_addr: 17001, otp_owner: system, value: 0, bw: 4, desc: 'imax_alarm filter down step trim 0: as long as imax_alarm is 0 decrease filter counter by (this value + 1) on every gclk clock cycle', htmldesc: 'imax_alarm filter down step trim 0: as long as imax_alarm is 0 decrease filter counter by (this value + 1) on every gclk clock cycle', idx: 2640, offset: 28, otp_b0: 0, otp_a0: 247, otpreg_add: 1195, otpreg_ofs: 4}
OTP_BUCK2_CFG_SET_TRIG7T0_1196: {name: CFG_SET_TRIG7T0, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_59, reg_addr: 17002, otp_owner: system, value: 0, bw: 8, desc: counter limit bit 7 to 0. If counter value equal or bigger to this value trigger filter output as long as not already triggered. The value 0 disables the filter and the output would follow the asynchronous imax_alarm signal from the analog., htmldesc: counter limit bit 7 to 0. If counter value equal or bigger to this value trigger filter output as long as not already triggered.<br>The value 0 disables the filter and the output would follow
    the asynchronous imax_alarm signal from the analog., idx: 2641, offset: 0, otp_b0: 0, otp_a0: 248, otpreg_add: 1196, otpreg_ofs: 0}
OTP_BUCK2_CFG_CLEAR_TRIG7T0_1197: {name: CFG_CLEAR_TRIG7T0, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_60, reg_addr: 17003, otp_owner: system, value: 0, bw: 8, desc: counter limit bit 7 to 0. If counter value equal or smaller to this value clear the filter output when already triggered. If 0 we immediately clear the counter itself after every trigger., htmldesc: counter limit bit 7 to 0. If counter value equal or smaller to this value clear the filter output when already triggered.<br>If 0 we immediately clear the counter itself after every trigger., idx: 2642, offset: 8, otp_b0: 0, otp_a0: 248,
  otpreg_add: 1197, otpreg_ofs: 0}
OTP_BUCK2_CFG_SET_TRIG11T8_1198: {name: CFG_SET_TRIG11T8, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_61, reg_addr: 17004, otp_owner: system, value: 0, bw: 4, desc: counter limit bit 11 to 8. If counter value equal or bigger to this value trigger filter output as long as not already triggered. The value 0 disables the filter and the output would follow the asynchronous imax_alarm signal from the analog., htmldesc: counter limit bit 11 to 8. If counter value equal or bigger to this value trigger filter output as long as not already triggered.<br>The value 0 disables the filter and the output would
    follow the asynchronous imax_alarm signal from the analog., idx: 2643, offset: 16, otp_b0: 0, otp_a0: 248, otpreg_add: 1198, otpreg_ofs: 0}
OTP_BUCK2_CFG_CLEAR_TRIG11T8_1198: {name: CFG_CLEAR_TRIG11T8, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_61, reg_addr: 17004, otp_owner: system, value: 0, bw: 4, desc: counter limit bit 11 to 8. If counter value equal or smaller to this value clear the filter output when already triggered. If 0 we immediately clear the counter itself after every trigger., htmldesc: counter limit bit 11 to 8. If counter value equal or smaller to this value clear the filter output when already triggered.<br>If 0 we immediately clear the counter itself after every trigger., idx: 2644, offset: 20, otp_b0: 0, otp_a0: 248,
  otpreg_add: 1198, otpreg_ofs: 4}
OTP_BUCK2_OTP_SPARE1_1199: {name: OTP_SPARE1, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_62, reg_addr: 17005, otp_owner: design, value: 0, bw: 1, desc: Spare bit, htmldesc: Spare bit, idx: 2645, offset: 24, otp_b0: 0, otp_a0: 248, otpreg_add: 1199, otpreg_ofs: 0}
OTP_BUCK2_OTP_SPARE2_1199: {name: OTP_SPARE2, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_62, reg_addr: 17005, otp_owner: design, value: 1, bw: 1, desc: Spare bit, htmldesc: Spare bit, idx: 2646, offset: 25, otp_b0: 0, otp_a0: 248, otpreg_add: 1199, otpreg_ofs: 1}
OTP_BUCK2_EN_LP_OT_COMP_1199: {name: EN_LP_OT_COMP, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_62, reg_addr: 17005, otp_owner: design, value: 1, bw: 1, desc: Enable the low-power mode for over-temperature comparators, htmldesc: Enable the low-power mode for over-temperature comparators, idx: 2647, offset: 26, otp_b0: 0, otp_a0: 248, otpreg_add: 1199, otpreg_ofs: 2}
OTP_BUCK2_EN_IMAX_ABS_COMP_1199: {name: EN_IMAX_ABS_COMP, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_62, reg_addr: 17005, otp_owner: design, value: 0, bw: 1, desc: Enable the imax abs comparator, htmldesc: Enable the imax abs comparator, idx: 2648, offset: 27, otp_b0: 0, otp_a0: 248, otpreg_add: 1199, otpreg_ofs: 3}
OTP_BUCK2_CFG_SC_RDAC_CLAMP_TR_1199: {name: CFG_SC_RDAC_CLAMP_TR, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_62, reg_addr: 17005, otp_owner: trim, value: 8, bw: 4, desc: Slope compensation current generation clamp trim, htmldesc: Slope compensation current generation clamp trim, idx: 2649, offset: 28, otp_b0: 0, otp_a0: 248, otpreg_add: 1199, otpreg_ofs: 4}
OTP_BUCK2_CFG_OT_WARN_TR_1200: {name: CFG_OT_WARN_TR, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_63, reg_addr: 17006, otp_owner: trim, value: 16, bw: 5, desc: Over-temperature warning comparator trim, htmldesc: Over-temperature warning comparator trim, idx: 2650, offset: 0, otp_b0: 0, otp_a0: 249, otpreg_add: 1200, otpreg_ofs: 0}
OTP_BUCK2_CFG_OT_IDAC_TR_1200: {name: CFG_OT_IDAC_TR, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_63, reg_addr: 17006, otp_owner: trim, value: 4, bw: 3, desc: Temperature sensor bias current trim, htmldesc: Temperature sensor bias current trim, idx: 2651, offset: 5, otp_b0: 0, otp_a0: 249, otpreg_add: 1200, otpreg_ofs: 5}
OTP_BUCK2_CFG_OT_ABS_TR_1201: {name: CFG_OT_ABS_TR, inst_name: BUCK2, reg_name: BUCK2_REF_CFG_64, reg_addr: 17007, otp_owner: trim, value: 16, bw: 5, desc: Over-temperature protection comparator trim, htmldesc: Over-temperature protection comparator trim, idx: 2652, offset: 8, otp_b0: 0, otp_a0: 249, otpreg_add: 1201, otpreg_ofs: 0}
OTP_BUCK2_CFG_ENABLE_LP_1202: {name: CFG_ENABLE_LP, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_0, reg_addr: 17008, otp_owner: design, value: 1, bw: 1, desc: enable low power phase, htmldesc: enable low power phase, idx: 2653, offset: 13, otp_b0: 0, otp_a0: 249, otpreg_add: 1202, otpreg_ofs: 0}
OTP_BUCK2_CFG_ISOFT_START_1203: {name: CFG_ISOFT_START, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_1, reg_addr: 17009, otp_owner: system, value: 4, bw: 4, desc: 'Soft Start Peak Current , ILpeak = 300mA  + (cfg_isoft_start)*100mA', htmldesc: 'Soft Start Peak Current ,<br>ILpeak = 300mA  + (cfg_isoft_start)*100mA', idx: 2654, offset: 14, otp_b0: 0, otp_a0: 249, otpreg_add: 1203, otpreg_ofs: 0}
OTP_BUCK2_CFG_FAST_STARTUP_CURRENT_LIMIT_1203: {name: CFG_FAST_STARTUP_CURRENT_LIMIT, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_1, reg_addr: 17009, otp_owner: trim, value: 12, bw: 4, desc: 'Fast startup current limit, PFM FAST STARTUP --> ILpeak = 300mA + (code*100mA), PWM FAST STARTUP --> ILvalley = -0.51A + (0.24*code)A', htmldesc: 'Fast startup current limit,<br>PFM FAST STARTUP --> ILpeak = 300mA + (code*100mA),<br>PWM FAST STARTUP --> ILvalley = -0.51A + (0.24*code)A', idx: 2655, offset: 18, otp_b0: 0, otp_a0: 249, otpreg_add: 1203, otpreg_ofs: 4}
OTP_BUCK2_TR_CSA_GAIN_1204: {name: TR_CSA_GAIN, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_2, reg_addr: 17010, otp_owner: trim, value: 0, bw: 4, desc: Current sense amplifier gain error trim -20% (code=7) to +35%(code=8) range with 2.5% LSB, htmldesc: Current sense amplifier gain error trim -20% (code=7) to +35%(code=8) range with 2.5% LSB, idx: 2656, offset: 22, otp_b0: 0, otp_a0: 249, otpreg_add: 1204, otpreg_ofs: 0}
OTP_BUCK2_TR_LS_CS_OS_1204: {name: TR_LS_CS_OS, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_2, reg_addr: 17010, otp_owner: trim, value: 7, bw: 4, desc: Current sense amplifier offset trim( 24uA +code*3uA)*12.8k  referred to IL, htmldesc: Current sense amplifier offset trim( 24uA +code*3uA)*12.8k  referred to IL, idx: 2657, offset: 26, otp_b0: 0, otp_a0: 249, otpreg_add: 1204, otpreg_ofs: 4}
OTP_BUCK2_CFG_INEG_LIMIT_SET_1205: {name: CFG_INEG_LIMIT_SET, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_3, reg_addr: 17011, otp_owner: design, value: 4, bw: 5, desc: 'Negative current limit setting -486mA+code*12.8mA, initial offset change with tr_ls_cs_os', htmldesc: 'Negative current limit setting -486mA+code*12.8mA, initial offset change with tr_ls_cs_os', idx: 2658, offset: 30, otp_b0: 0, otp_a0: 249, otpreg_add: 1205, otpreg_ofs: 0}
OTP_BUCK2_TR_LSON_BLANK_1205: {name: TR_LSON_BLANK, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_3, reg_addr: 17011, otp_owner: design, value: 2, bw: 2, desc: 'LS ON blanking delay for negative current limit 14ns, 26ns, 38ns, 50ns', htmldesc: 'LS ON blanking delay for negative current limit 14ns, 26ns, 38ns, 50ns', idx: 2659, offset: 3, otp_b0: 0, otp_a0: 250, otpreg_add: 1205, otpreg_ofs: 6}
OTP_BUCK2_CFG_HS_ILIM_SET_1206: {name: CFG_HS_ILIM_SET, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_4, reg_addr: 17012, otp_owner: trim, value: 0, bw: 6, desc: 'High side current limit using 5 LSBs setting Imin+50mA*code, Imin=0.5A:1.0A?MSB=0', htmldesc: 'High side current limit using 5 LSBs setting Imin+50mA*code, Imin=0.5A:1.0A?MSB=0', idx: 2660, offset: 5, otp_b0: 0, otp_a0: 250, otpreg_add: 1206, otpreg_ofs: 0}
OTP_BUCK2_CFG_CSA_OUT_HIGH_LSOFF_1206: {name: CFG_CSA_OUT_HIGH_LSOFF, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_4, reg_addr: 17012, otp_owner: design, value: 0, bw: 1, desc: Cfg bit to set CSA output high during blanking period and ls off period, htmldesc: Cfg bit to set CSA output high during blanking period and ls off period, idx: 2661, offset: 11, otp_b0: 0, otp_a0: 250, otpreg_add: 1206, otpreg_ofs: 6}
OTP_BUCK2_CFG_HS_ILIM_DISABLE_1206: {name: CFG_HS_ILIM_DISABLE, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_4, reg_addr: 17012, otp_owner: design, value: 1, bw: 1, desc: Option to disable high side peak current limit, htmldesc: Option to disable high side peak current limit, idx: 2662, offset: 12, otp_b0: 0, otp_a0: 250, otpreg_add: 1206, otpreg_ofs: 7}
OTP_BUCK2_CFG_HS_ILIM_TRIM_1207: {name: CFG_HS_ILIM_TRIM, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_5, reg_addr: 17013, otp_owner: design, value: 0, bw: 4, desc: High Side current limit trim, htmldesc: High Side current limit trim, idx: 2663, offset: 13, otp_b0: 0, otp_a0: 250, otpreg_add: 1207, otpreg_ofs: 0}
OTP_BUCK2_TR_LSOFF_BLANK_1207: {name: TR_LSOFF_BLANK, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_5, reg_addr: 17013, otp_owner: design, value: 1, bw: 2, desc: 'Blanking while in tristate for pfm comparator Tblank=14ns, 26ns, 38ns, 50ns', htmldesc: 'Blanking while in tristate for pfm comparator Tblank=14ns, 26ns, 38ns, 50ns', idx: 2664, offset: 17, otp_b0: 0, otp_a0: 250, otpreg_add: 1207, otpreg_ofs: 6}
OTP_BUCK2_TR_ZD_OS_1208: {name: TR_ZD_OS, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_6, reg_addr: 17014, otp_owner: trim, value: 6, bw: 5, desc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, htmldesc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, idx: 2665, offset: 19, otp_b0: 0, otp_a0: 250, otpreg_add: 1208, otpreg_ofs: 0}
OTP_BUCK2_CFG_CS_LS_ON_DLY_1208: {name: CFG_CS_LS_ON_DLY, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_6, reg_addr: 17014, otp_owner: design, value: 0, bw: 3, desc: Delay for LS fet turn ON., htmldesc: Delay for LS fet turn ON., idx: 2666, offset: 24, otp_b0: 0, otp_a0: 250, otpreg_add: 1208, otpreg_ofs: 5}
OTP_BUCK2_CFG_LP_FREQ_SEL_1209: {name: CFG_LP_FREQ_SEL, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_7, reg_addr: 17015, otp_owner: design, value: 3, bw: 3, desc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), htmldesc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), idx: 2667, offset: 27, otp_b0: 0, otp_a0: 250, otpreg_add: 1209, otpreg_ofs: 0}
OTP_BUCK2_CFG_CSA_OS_SET_LOW_1209: {name: CFG_CSA_OS_SET_LOW, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_7, reg_addr: 17015, otp_owner: design, value: 1, bw: 1, desc: CSA offset setting change offset current code 0 to 1=24uA or 0=48uA, htmldesc: CSA offset setting change offset current code 0 to 1=24uA or 0=48uA, idx: 2668, offset: 30, otp_b0: 0, otp_a0: 250, otpreg_add: 1209, otpreg_ofs: 7}
OTP_BUCK2_TR_LP_FREQ_1210: {name: TR_LP_FREQ, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_8, reg_addr: 17016, otp_owner: trim, value: 49, bw: 6, desc: PWM frequency trim, htmldesc: PWM frequency trim, idx: 2669, offset: 31, otp_b0: 0, otp_a0: 250, otpreg_add: 1210, otpreg_ofs: 0}
OTP_BUCK2_CFG_FLOCK_EN_1210: {name: CFG_FLOCK_EN, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_8, reg_addr: 17016, otp_owner: design, value: 1, bw: 1, desc: Enable frequency locked loop, htmldesc: Enable frequency locked loop, idx: 2670, offset: 5, otp_b0: 0, otp_a0: 251, otpreg_add: 1210, otpreg_ofs: 6}
OTP_BUCK2_CFG_TON_START_1210: {name: CFG_TON_START, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_8, reg_addr: 17016, otp_owner: design, value: 0, bw: 1, desc: Bit to set start of TON from hson or PWM rising edge, htmldesc: Bit to set start of TON from hson or PWM rising edge, idx: 2671, offset: 6, otp_b0: 0, otp_a0: 251, otpreg_add: 1210, otpreg_ofs: 7}
OTP_BUCK2_TR_LP_TON_DEL_1211: {name: TR_LP_TON_DEL, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_9, reg_addr: 17017, otp_owner: design, value: 6, bw: 4, desc: Comparator delay trim, htmldesc: Comparator delay trim, idx: 2672, offset: 7, otp_b0: 0, otp_a0: 251, otpreg_add: 1211, otpreg_ofs: 0}
OTP_BUCK2_TR_HSON_BLANK_1211: {name: TR_HSON_BLANK, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_9, reg_addr: 17017, otp_owner: design, value: 0, bw: 2, desc: 'minimum HS on blanking, Tblank=14ns, 26ns, 38ns, 50ns', htmldesc: 'minimum HS on blanking, Tblank=14ns, 26ns, 38ns, 50ns', idx: 2673, offset: 11, otp_b0: 0, otp_a0: 251, otpreg_add: 1211, otpreg_ofs: 6}
OTP_BUCK2_CFG_LS_ROW_EN_1212: {name: CFG_LS_ROW_EN, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_10, reg_addr: 17018, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2674, offset: 13, otp_b0: 0, otp_a0: 251, otpreg_add: 1212, otpreg_ofs: 0}
OTP_BUCK2_CFG_HS_ROW_EN_1213: {name: CFG_HS_ROW_EN, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_11, reg_addr: 17019, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2675, offset: 21, otp_b0: 0, otp_a0: 251, otpreg_add: 1213, otpreg_ofs: 0}
OTP_BUCK2_CFG_HS_PREDRV_PUN_STR_1214: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_12, reg_addr: 17020, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 2676, offset: 29, otp_b0: 0, otp_a0: 251, otpreg_add: 1214, otpreg_ofs: 0}
OTP_BUCK2_CFG_CSA_CAP_SET_1214: {name: CFG_CSA_CAP_SET, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_12, reg_addr: 17020, otp_owner: design, value: 2, bw: 3, desc: 'CSA compensation cap select (00 = 0.0 pF, 01 = 0.8 pF, 10 = 1.6 pF, 11 = 2.4 pF)', htmldesc: 'CSA compensation cap select (00 = 0.0 pF, 01 = 0.8 pF, 10 = 1.6 pF, 11 = 2.4 pF)', idx: 2677, offset: 1, otp_b0: 0, otp_a0: 252, otpreg_add: 1214, otpreg_ofs: 5}
OTP_BUCK2_CFG_DTC_LX_RISE_SEL_1215: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_13, reg_addr: 17021, otp_owner: design, value: 0, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 2678, offset: 4, otp_b0: 0, otp_a0: 252, otpreg_add: 1215, otpreg_ofs: 0}
OTP_BUCK2_CFG_DTC_LX_FALL_SEL_1215: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_13, reg_addr: 17021, otp_owner: design, value: 0, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 2679, offset: 6, otp_b0: 0, otp_a0: 252, otpreg_add: 1215, otpreg_ofs: 2}
OTP_BUCK2_CFG_ZCD_SYS_OS_MODE_1215: {name: CFG_ZCD_SYS_OS_MODE, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_13, reg_addr: 17021, otp_owner: design, value: 0, bw: 2, desc: Systematic offset for zero crossing comparator, htmldesc: Systematic offset for zero crossing comparator, idx: 2680, offset: 8, otp_b0: 0, otp_a0: 252, otpreg_add: 1215, otpreg_ofs: 4}
OTP_BUCK2_CFG_ZCD_OS_AZCAL_EN_1215: {name: CFG_ZCD_OS_AZCAL_EN, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_13, reg_addr: 17021, otp_owner: design, value: 1, bw: 2, desc: Option to enable zero crossing comparator auto-zero calibration method, htmldesc: Option to enable zero crossing comparator auto-zero calibration method, idx: 2681, offset: 10, otp_b0: 0, otp_a0: 252, otpreg_add: 1215, otpreg_ofs: 6}
OTP_BUCK2_CFG_ZVS_EN_1216: {name: CFG_ZVS_EN, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_14, reg_addr: 17022, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 2682, offset: 12, otp_b0: 0, otp_a0: 252, otpreg_add: 1216, otpreg_ofs: 0}
OTP_BUCK2_CFG_ZVS_REL_DEL_1216: {name: CFG_ZVS_REL_DEL, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_14, reg_addr: 17022, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 2683, offset: 13, otp_b0: 0, otp_a0: 252, otpreg_add: 1216, otpreg_ofs: 4}
OTP_BUCK2_CFG_LP_SC_TR_1217: {name: CFG_LP_SC_TR, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_15, reg_addr: 17023, otp_owner: trim, value: 32, bw: 6, desc: LP slope compensation trim, htmldesc: LP slope compensation trim, idx: 2684, offset: 17, otp_b0: 0, otp_a0: 252, otpreg_add: 1217, otpreg_ofs: 0}
OTP_BUCK2_CFG_EN_LP_SC_1217: {name: CFG_EN_LP_SC, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_15, reg_addr: 17023, otp_owner: design, value: 1, bw: 1, desc: Enable LP slope compensation, htmldesc: Enable LP slope compensation, idx: 2685, offset: 23, otp_b0: 0, otp_a0: 252, otpreg_add: 1217, otpreg_ofs: 6}
OTP_BUCK2_CFG_EN_LP_SC_MODE_1217: {name: CFG_EN_LP_SC_MODE, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_15, reg_addr: 17023, otp_owner: design, value: 1, bw: 1, desc: Enable high-gain mode for LP slope compensation, htmldesc: Enable high-gain mode for LP slope compensation, idx: 2686, offset: 24, otp_b0: 0, otp_a0: 252, otpreg_add: 1217, otpreg_ofs: 7}
OTP_BUCK2_CFG_LP_SC_OS_TR_1218: {name: CFG_LP_SC_OS_TR, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_22, reg_addr: 17030, otp_owner: trim, value: 4, bw: 3, desc: LP slope compensation offset trim, htmldesc: LP slope compensation offset trim, idx: 2687, offset: 25, otp_b0: 0, otp_a0: 252, otpreg_add: 1218, otpreg_ofs: 0}
OTP_BUCK2_CFG_LP_SC_GAIN_1218: {name: CFG_LP_SC_GAIN, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_22, reg_addr: 17030, otp_owner: design, value: 2, bw: 3, desc: LP slope compensatiom gain setting, htmldesc: LP slope compensatiom gain setting, idx: 2688, offset: 28, otp_b0: 0, otp_a0: 252, otpreg_add: 1218, otpreg_ofs: 4}
OTP_BUCK2_CFG_LP_COMP_GAIN_1218: {name: CFG_LP_COMP_GAIN, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_22, reg_addr: 17030, otp_owner: design, value: 0, bw: 1, desc: Adjust the gain of the first stage of the current comparator, htmldesc: Adjust the gain of the first stage of the current comparator, idx: 2689, offset: 31, otp_b0: 0, otp_a0: 252, otpreg_add: 1218, otpreg_ofs: 7}
OTP_BUCK2_CFG_I2V_TR_1219: {name: CFG_I2V_TR, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_23, reg_addr: 17031, otp_owner: trim, value: 11, bw: 5, desc: ADC I2V resistor trim, htmldesc: ADC I2V resistor trim, idx: 2690, offset: 0, otp_b0: 0, otp_a0: 253, otpreg_add: 1219, otpreg_ofs: 0}
OTP_BUCK2_DIS_PWM_ZXC_1219: {name: DIS_PWM_ZXC, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_23, reg_addr: 17031, otp_owner: design, value: 0, bw: 1, desc: 'If high, enables ZXC only based on LS on. If low, disables ZXC as soon as HS turns on.', htmldesc: 'If high, enables ZXC only based on LS on. If low, disables ZXC as soon as HS turns on.', idx: 2691, offset: 5, otp_b0: 0, otp_a0: 253, otpreg_add: 1219, otpreg_ofs: 5}
OTP_BUCK2_CFG_VTUNE_LOW_1219: {name: CFG_VTUNE_LOW, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_23, reg_addr: 17031, otp_owner: design, value: 0, bw: 1, desc: Set initial condition for FLL when entering PWM1, htmldesc: Set initial condition for FLL when entering PWM1, idx: 2692, offset: 6, otp_b0: 0, otp_a0: 253, otpreg_add: 1219, otpreg_ofs: 7}
OTP_BUCK2_TM_CC_COMP_RES_1220: {name: TM_CC_COMP_RES, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_24, reg_addr: 17032, otp_owner: design, value: 0, bw: 1, desc: Disable current comparator pull-down resistor during blanking, htmldesc: Disable current comparator pull-down resistor during blanking, idx: 2693, offset: 7, otp_b0: 0, otp_a0: 253, otpreg_add: 1220, otpreg_ofs: 0}
OTP_BUCK2_CFG_ATB_EXTENSION_SEL_1220: {name: CFG_ATB_EXTENSION_SEL, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_24, reg_addr: 17032, otp_owner: design, value: 1, bw: 1, desc: '1: propagate I2V trim signals to ATB; 0: propagate debug signals to ATB', htmldesc: '1: propagate I2V trim signals to ATB; 0: propagate debug signals to ATB', idx: 2694, offset: 8, otp_b0: 0, otp_a0: 253, otpreg_add: 1220, otpreg_ofs: 1}
OTP_BUCK2_OTP_SPARE_1220: {name: OTP_SPARE, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_24, reg_addr: 17032, otp_owner: design, value: 0, bw: 6, desc: Spare OTP bits, htmldesc: Spare OTP bits, idx: 2695, offset: 9, otp_b0: 0, otp_a0: 253, otpreg_add: 1220, otpreg_ofs: 2}
OTP_BUCK2_OTP_SPARE2_1221: {name: OTP_SPARE2, inst_name: BUCK2, reg_name: BUCK2_LP_CFG_25, reg_addr: 17033, otp_owner: design, value: 0, bw: 8, desc: Spare otp in dg space, htmldesc: Spare otp in dg space, idx: 2696, offset: 15, otp_b0: 0, otp_a0: 253, otpreg_add: 1221, otpreg_ofs: 0}
OTP_BUCK2_CFG_EN_HP_1222: {name: CFG_EN_HP, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_0, reg_addr: 17040, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 2697, offset: 23, otp_b0: 0, otp_a0: 253, otpreg_add: 1222, otpreg_ofs: 0}
OTP_BUCK2_CFG_SC_EN_220NH_1222: {name: CFG_SC_EN_220NH, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_0, reg_addr: 17040, otp_owner: design, value: 0, bw: 1, desc: Enable sc to support 220nH, htmldesc: Enable sc to support 220nH, idx: 2698, offset: 24, otp_b0: 0, otp_a0: 253, otpreg_add: 1222, otpreg_ofs: 1}
OTP_BUCK2_CFG_HS_ILIM_POS_UP_SET_1222: {name: CFG_HS_ILIM_POS_UP_SET, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_0, reg_addr: 17040, otp_owner: design, value: 0, bw: 1, desc: high-side current limit postive shiftup setting, htmldesc: high-side current limit postive shiftup setting, idx: 2699, offset: 25, otp_b0: 0, otp_a0: 253, otpreg_add: 1222, otpreg_ofs: 2}
OTP_BUCK2_CFG_CC_BLK_SET_1222: {name: CFG_CC_BLK_SET, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_0, reg_addr: 17040, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting, htmldesc: pwm comparator blanking time setting, idx: 2700, offset: 26, otp_b0: 0, otp_a0: 253, otpreg_add: 1222, otpreg_ofs: 3}
OTP_BUCK2_CFG_WIDTH_SEL_1222: {name: CFG_WIDTH_SEL, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_0, reg_addr: 17040, otp_owner: design, value: 0, bw: 2, desc: pwm clock width setting, htmldesc: pwm clock width setting, idx: 2701, offset: 28, otp_b0: 0, otp_a0: 253, otpreg_add: 1222, otpreg_ofs: 5}
OTP_BUCK2_CFG_VE_RST_EN_1222: {name: CFG_VE_RST_EN, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_0, reg_addr: 17040, otp_owner: design, value: 0, bw: 1, desc: enable Igm resistor reset, htmldesc: enable Igm resistor reset, idx: 2702, offset: 30, otp_b0: 0, otp_a0: 253, otpreg_add: 1222, otpreg_ofs: 7}
OTP_BUCK2_CFG_LS_NILIM_SET_1223: {name: CFG_LS_NILIM_SET, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_1, reg_addr: 17041, otp_owner: trim, value: 20, bw: 5, desc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', htmldesc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', idx: 2703, offset: 31, otp_b0: 0, otp_a0: 253, otpreg_add: 1223, otpreg_ofs: 0}
OTP_BUCK2_CFG_LS_CS_SWITCH_EN_1223: {name: CFG_LS_CS_SWITCH_EN, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_1, reg_addr: 17041, otp_owner: design, value: 1, bw: 1, desc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), htmldesc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), idx: 2704, offset: 4, otp_b0: 0, otp_a0: 254, otpreg_add: 1223, otpreg_ofs: 5}
OTP_BUCK2_CFG_PWM_1SHOT_SEL_SPARE_1223: {name: CFG_PWM_1SHOT_SEL_SPARE, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_1, reg_addr: 17041, otp_owner: design, value: 0, bw: 2, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 2705, offset: 5, otp_b0: 0, otp_a0: 254, otpreg_add: 1223, otpreg_ofs: 6}
OTP_BUCK2_CFG_CS_OS_TRIM_1224: {name: CFG_CS_OS_TRIM, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_2, reg_addr: 17042, otp_owner: trim, value: 14, bw: 4, desc: low-side current sense amplifier offset trim (default 1.5A), htmldesc: low-side current sense amplifier offset trim (default 1.5A), idx: 2706, offset: 7, otp_b0: 0, otp_a0: 254, otpreg_add: 1224, otpreg_ofs: 0}
OTP_BUCK2_CFG_CS_GAIN_TRIM_1224: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_2, reg_addr: 17042, otp_owner: trim, value: 0, bw: 4, desc: low-side current sense amplifier gain trim (default 12680), htmldesc: low-side current sense amplifier gain trim (default 12680), idx: 2707, offset: 11, otp_b0: 0, otp_a0: 254, otpreg_add: 1224, otpreg_ofs: 4}
OTP_BUCK2_CFG_LS_BLK_SET_1225: {name: CFG_LS_BLK_SET, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_3, reg_addr: 17043, otp_owner: design, value: 0, bw: 4, desc: ls_on leading edge blanking time setting (default 3.1ns), htmldesc: ls_on leading edge blanking time setting (default 3.1ns), idx: 2708, offset: 15, otp_b0: 0, otp_a0: 254, otpreg_add: 1225, otpreg_ofs: 0}
OTP_BUCK2_CFG_ZD_TRIM_1225: {name: CFG_ZD_TRIM, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_3, reg_addr: 17043, otp_owner: trim, value: 0, bw: 4, desc: zero detection threshold trim (default 0A), htmldesc: zero detection threshold trim (default 0A), idx: 2709, offset: 19, otp_b0: 0, otp_a0: 254, otpreg_add: 1225, otpreg_ofs: 4}
OTP_BUCK2_IADC_OS_TRIM_1226: {name: IADC_OS_TRIM, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_4, reg_addr: 17044, otp_owner: trim, value: 0, bw: 4, desc: Offset trim for ADC current measurement, htmldesc: Offset trim for ADC current measurement, idx: 2710, offset: 23, otp_b0: 0, otp_a0: 254, otpreg_add: 1226, otpreg_ofs: 0}
OTP_BUCK2_CFG_PWM_1SHOT_SEL_1226: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_4, reg_addr: 17044, otp_owner: design, value: 3, bw: 4, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 2711, offset: 27, otp_b0: 0, otp_a0: 254, otpreg_add: 1226, otpreg_ofs: 4}
OTP_BUCK2_CFG_SC_OFFSET_SET_1227: {name: CFG_SC_OFFSET_SET, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_5, reg_addr: 17045, otp_owner: design, value: 48, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), idx: 2712, offset: 31, otp_b0: 0, otp_a0: 254, otpreg_add: 1227, otpreg_ofs: 0}
OTP_BUCK2_CFG_SC_EN_1U_1227: {name: CFG_SC_EN_1U, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_5, reg_addr: 17045, otp_owner: design, value: 0, bw: 1, desc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, htmldesc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, idx: 2713, offset: 5, otp_b0: 0, otp_a0: 255, otpreg_add: 1227, otpreg_ofs: 6}
OTP_BUCK2_CFG_SC_TRIM_1228: {name: CFG_SC_TRIM, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_6, reg_addr: 17046, otp_owner: trim, value: 24, bw: 6, desc: 'slope compensation ramp trim (SS: 44, FF: 8)', htmldesc: 'slope compensation ramp trim (SS: 44, FF: 8)', idx: 2714, offset: 6, otp_b0: 0, otp_a0: 255, otpreg_add: 1228, otpreg_ofs: 0}
OTP_BUCK2_CFG_DENOTCH_SEL_1228: {name: CFG_DENOTCH_SEL, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_6, reg_addr: 17046, otp_owner: design, value: 0, bw: 2, desc: denotch filter for en_hp, htmldesc: denotch filter for en_hp, idx: 2715, offset: 12, otp_b0: 0, otp_a0: 255, otpreg_add: 1228, otpreg_ofs: 6}
OTP_BUCK2_CFG_HS_ILIM_POS_SET_1229: {name: CFG_HS_ILIM_POS_SET, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_7, reg_addr: 17047, otp_owner: trim, value: 0, bw: 6, desc: high-side current limit positive setting, htmldesc: high-side current limit positive setting, idx: 2716, offset: 14, otp_b0: 0, otp_a0: 255, otpreg_add: 1229, otpreg_ofs: 0}
OTP_BUCK2_ILIM_NEG_PWM_EN_1229: {name: ILIM_NEG_PWM_EN, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_7, reg_addr: 17047, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 2717, offset: 20, otp_b0: 0, otp_a0: 255, otpreg_add: 1229, otpreg_ofs: 6}
OTP_BUCK2_ILIM_POS_PWM_EN_1229: {name: ILIM_POS_PWM_EN, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_7, reg_addr: 17047, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 2718, offset: 21, otp_b0: 0, otp_a0: 255, otpreg_add: 1229, otpreg_ofs: 7}
OTP_BUCK2_CFG_HS_ILIM_NEG_SET_1230: {name: CFG_HS_ILIM_NEG_SET, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_8, reg_addr: 17048, otp_owner: design, value: 0, bw: 4, desc: high-side current limit negative setting, htmldesc: high-side current limit negative setting, idx: 2719, offset: 22, otp_b0: 0, otp_a0: 255, otpreg_add: 1230, otpreg_ofs: 0}
OTP_BUCK2_CFG_HS_BLK_SET_1230: {name: CFG_HS_BLK_SET, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_8, reg_addr: 17048, otp_owner: design, value: 0, bw: 4, desc: hs_on leading edge blanking time setting, htmldesc: hs_on leading edge blanking time setting, idx: 2720, offset: 26, otp_b0: 0, otp_a0: 255, otpreg_add: 1230, otpreg_ofs: 4}
OTP_BUCK2_CFG_LS_ROW_EN_1231: {name: CFG_LS_ROW_EN, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_10, reg_addr: 17050, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2721, offset: 30, otp_b0: 0, otp_a0: 255, otpreg_add: 1231, otpreg_ofs: 0}
OTP_BUCK2_CFG_HS_ROW_EN_1232: {name: CFG_HS_ROW_EN, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_11, reg_addr: 17051, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2722, offset: 6, otp_b0: 0, otp_a0: 256, otpreg_add: 1232, otpreg_ofs: 0}
OTP_BUCK2_CFG_HS_PREDRV_PUN_STR_1233: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_12, reg_addr: 17052, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 2723, offset: 14, otp_b0: 0, otp_a0: 256, otpreg_add: 1233, otpreg_ofs: 0}
OTP_BUCK2_CFG_CSA_CAP_SET_1233: {name: CFG_CSA_CAP_SET, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_12, reg_addr: 17052, otp_owner: design, value: 4, bw: 4, desc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', htmldesc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', idx: 2724, offset: 18, otp_b0: 0, otp_a0: 256, otpreg_add: 1233, otpreg_ofs: 4}
OTP_BUCK2_CFG_DTC_LX_RISE_SEL_1234: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_14, reg_addr: 17054, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 2725, offset: 22, otp_b0: 0, otp_a0: 256, otpreg_add: 1234, otpreg_ofs: 0}
OTP_BUCK2_CFG_DTC_LX_FALL_SEL_1234: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_14, reg_addr: 17054, otp_owner: design, value: 3, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 2726, offset: 24, otp_b0: 0, otp_a0: 256, otpreg_add: 1234, otpreg_ofs: 6}
OTP_BUCK2_CFG_ZVS_EN_1235: {name: CFG_ZVS_EN, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_15, reg_addr: 17055, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 2727, offset: 26, otp_b0: 0, otp_a0: 256, otpreg_add: 1235, otpreg_ofs: 0}
OTP_BUCK2_CFG_ZVS_REL_DEL_1235: {name: CFG_ZVS_REL_DEL, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_15, reg_addr: 17055, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 2728, offset: 27, otp_b0: 0, otp_a0: 256, otpreg_add: 1235, otpreg_ofs: 1}
OTP_BUCK2_CFG_MIR_GAIN_1235: {name: CFG_MIR_GAIN, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_15, reg_addr: 17055, otp_owner: design, value: 0, bw: 1, desc: Gain setting for the sc correction., htmldesc: Gain setting for the sc correction., idx: 2729, offset: 31, otp_b0: 0, otp_a0: 256, otpreg_add: 1235, otpreg_ofs: 7}
OTP_BUCK2_OTP_SPARE0_1236: {name: OTP_SPARE0, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_19, reg_addr: 17059, otp_owner: design, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 2730, offset: 0, otp_b0: 0, otp_a0: 257, otpreg_add: 1236, otpreg_ofs: 0}
OTP_BUCK2_OTP_SPARE1_1237: {name: OTP_SPARE1, inst_name: BUCK2, reg_name: BUCK2_HP1_CFG_20, reg_addr: 17060, otp_owner: design, value: 0, bw: 5, desc: Spare bits, htmldesc: Spare bits, idx: 2731, offset: 8, otp_b0: 0, otp_a0: 257, otpreg_add: 1237, otpreg_ofs: 0}
OTP_BUCK2_CFG_EN_HP_1238: {name: CFG_EN_HP, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_0, reg_addr: 17068, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 2732, offset: 13, otp_b0: 0, otp_a0: 257, otpreg_add: 1238, otpreg_ofs: 0}
OTP_BUCK2_CFG_SC_EN_220NH_1238: {name: CFG_SC_EN_220NH, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_0, reg_addr: 17068, otp_owner: design, value: 0, bw: 1, desc: Enable sc to support 220nH, htmldesc: Enable sc to support 220nH, idx: 2733, offset: 14, otp_b0: 0, otp_a0: 257, otpreg_add: 1238, otpreg_ofs: 1}
OTP_BUCK2_CFG_HS_ILIM_POS_UP_SET_1238: {name: CFG_HS_ILIM_POS_UP_SET, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_0, reg_addr: 17068, otp_owner: design, value: 0, bw: 1, desc: high-side current limit postive shiftup setting, htmldesc: high-side current limit postive shiftup setting, idx: 2734, offset: 15, otp_b0: 0, otp_a0: 257, otpreg_add: 1238, otpreg_ofs: 2}
OTP_BUCK2_CFG_CC_BLK_SET_1238: {name: CFG_CC_BLK_SET, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_0, reg_addr: 17068, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting, htmldesc: pwm comparator blanking time setting, idx: 2735, offset: 16, otp_b0: 0, otp_a0: 257, otpreg_add: 1238, otpreg_ofs: 3}
OTP_BUCK2_CFG_WIDTH_SEL_1238: {name: CFG_WIDTH_SEL, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_0, reg_addr: 17068, otp_owner: design, value: 0, bw: 2, desc: pwm clock width setting, htmldesc: pwm clock width setting, idx: 2736, offset: 18, otp_b0: 0, otp_a0: 257, otpreg_add: 1238, otpreg_ofs: 5}
OTP_BUCK2_CFG_VE_RST_EN_1238: {name: CFG_VE_RST_EN, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_0, reg_addr: 17068, otp_owner: design, value: 0, bw: 1, desc: enable Igm resistor reset, htmldesc: enable Igm resistor reset, idx: 2737, offset: 20, otp_b0: 0, otp_a0: 257, otpreg_add: 1238, otpreg_ofs: 7}
OTP_BUCK2_CFG_LS_NILIM_SET_1239: {name: CFG_LS_NILIM_SET, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_1, reg_addr: 17069, otp_owner: trim, value: 20, bw: 5, desc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', htmldesc: 'negative current limit setting (0: -0.5A, 20: -1.25A)', idx: 2738, offset: 21, otp_b0: 0, otp_a0: 257, otpreg_add: 1239, otpreg_ofs: 0}
OTP_BUCK2_CFG_LS_CS_SWITCH_EN_1239: {name: CFG_LS_CS_SWITCH_EN, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_1, reg_addr: 17069, otp_owner: design, value: 1, bw: 1, desc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), htmldesc: csa current switching enable signal (default 0; 1 to set csa current to 0A during Ton), idx: 2739, offset: 26, otp_b0: 0, otp_a0: 257, otpreg_add: 1239, otpreg_ofs: 5}
OTP_BUCK2_CFG_PWM_1SHOT_SEL_SPARE_1239: {name: CFG_PWM_1SHOT_SEL_SPARE, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_1, reg_addr: 17069, otp_owner: design, value: 0, bw: 2, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 2740, offset: 27, otp_b0: 0, otp_a0: 257, otpreg_add: 1239, otpreg_ofs: 6}
OTP_BUCK2_CFG_CS_OS_TRIM_1240: {name: CFG_CS_OS_TRIM, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_2, reg_addr: 17070, otp_owner: trim, value: 14, bw: 4, desc: low-side current sense amplifier offset trim (default 1.5A), htmldesc: low-side current sense amplifier offset trim (default 1.5A), idx: 2741, offset: 29, otp_b0: 0, otp_a0: 257, otpreg_add: 1240, otpreg_ofs: 0}
OTP_BUCK2_CFG_CS_GAIN_TRIM_1240: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_2, reg_addr: 17070, otp_owner: trim, value: 0, bw: 4, desc: low-side current sense amplifier gain trim (default 12680), htmldesc: low-side current sense amplifier gain trim (default 12680), idx: 2742, offset: 1, otp_b0: 0, otp_a0: 258, otpreg_add: 1240, otpreg_ofs: 4}
OTP_BUCK2_CFG_LS_BLK_SET_1241: {name: CFG_LS_BLK_SET, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_3, reg_addr: 17071, otp_owner: design, value: 0, bw: 4, desc: ls_on leading edge blanking time setting (default 3.1ns), htmldesc: ls_on leading edge blanking time setting (default 3.1ns), idx: 2743, offset: 5, otp_b0: 0, otp_a0: 258, otpreg_add: 1241, otpreg_ofs: 0}
OTP_BUCK2_CFG_ZD_TRIM_1241: {name: CFG_ZD_TRIM, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_3, reg_addr: 17071, otp_owner: trim, value: 0, bw: 4, desc: zero detection threshold trim (default 0A), htmldesc: zero detection threshold trim (default 0A), idx: 2744, offset: 9, otp_b0: 0, otp_a0: 258, otpreg_add: 1241, otpreg_ofs: 4}
OTP_BUCK2_IADC_OS_TRIM_1242: {name: IADC_OS_TRIM, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_4, reg_addr: 17072, otp_owner: trim, value: 0, bw: 4, desc: Offset trim for ADC current measurement, htmldesc: Offset trim for ADC current measurement, idx: 2745, offset: 13, otp_b0: 0, otp_a0: 258, otpreg_add: 1242, otpreg_ofs: 0}
OTP_BUCK2_CFG_PWM_1SHOT_SEL_1242: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_4, reg_addr: 17072, otp_owner: design, value: 3, bw: 4, desc: pwm one-shot width setting, htmldesc: pwm one-shot width setting, idx: 2746, offset: 17, otp_b0: 0, otp_a0: 258, otpreg_add: 1242, otpreg_ofs: 4}
OTP_BUCK2_CFG_SC_OFFSET_SET_1243: {name: CFG_SC_OFFSET_SET, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_5, reg_addr: 17073, otp_owner: design, value: 48, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2), idx: 2747, offset: 21, otp_b0: 0, otp_a0: 258, otpreg_add: 1243, otpreg_ofs: 0}
OTP_BUCK2_CFG_SC_EN_1U_1243: {name: CFG_SC_EN_1U, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_5, reg_addr: 17073, otp_owner: design, value: 0, bw: 1, desc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, htmldesc: slope compensation 1uA enable for Vin = 2.5V and Vout = 1.2V, idx: 2748, offset: 27, otp_b0: 0, otp_a0: 258, otpreg_add: 1243, otpreg_ofs: 6}
OTP_BUCK2_CFG_SC_TRIM_1244: {name: CFG_SC_TRIM, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_6, reg_addr: 17074, otp_owner: trim, value: 24, bw: 6, desc: 'slope compensation ramp trim (SS: 44, FF: 8)', htmldesc: 'slope compensation ramp trim (SS: 44, FF: 8)', idx: 2749, offset: 28, otp_b0: 0, otp_a0: 258, otpreg_add: 1244, otpreg_ofs: 0}
OTP_BUCK2_CFG_DENOTCH_SEL_1244: {name: CFG_DENOTCH_SEL, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_6, reg_addr: 17074, otp_owner: design, value: 0, bw: 2, desc: denotch filter for en_hp, htmldesc: denotch filter for en_hp, idx: 2750, offset: 2, otp_b0: 0, otp_a0: 259, otpreg_add: 1244, otpreg_ofs: 6}
OTP_BUCK2_CFG_HS_ILIM_POS_SET_1245: {name: CFG_HS_ILIM_POS_SET, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_7, reg_addr: 17075, otp_owner: trim, value: 0, bw: 6, desc: high-side current limit positive setting, htmldesc: high-side current limit positive setting, idx: 2751, offset: 4, otp_b0: 0, otp_a0: 259, otpreg_add: 1245, otpreg_ofs: 0}
OTP_BUCK2_ILIM_NEG_PWM_EN_1245: {name: ILIM_NEG_PWM_EN, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_7, reg_addr: 17075, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 2752, offset: 10, otp_b0: 0, otp_a0: 259, otpreg_add: 1245, otpreg_ofs: 6}
OTP_BUCK2_ILIM_POS_PWM_EN_1245: {name: ILIM_POS_PWM_EN, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_7, reg_addr: 17075, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 2753, offset: 11, otp_b0: 0, otp_a0: 259, otpreg_add: 1245, otpreg_ofs: 7}
OTP_BUCK2_CFG_HS_ILIM_NEG_SET_1246: {name: CFG_HS_ILIM_NEG_SET, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_8, reg_addr: 17076, otp_owner: design, value: 0, bw: 4, desc: high-side current limit negative setting, htmldesc: high-side current limit negative setting, idx: 2754, offset: 12, otp_b0: 0, otp_a0: 259, otpreg_add: 1246, otpreg_ofs: 0}
OTP_BUCK2_CFG_HS_BLK_SET_1246: {name: CFG_HS_BLK_SET, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_8, reg_addr: 17076, otp_owner: design, value: 0, bw: 4, desc: hs_on leading edge blanking time setting, htmldesc: hs_on leading edge blanking time setting, idx: 2755, offset: 16, otp_b0: 0, otp_a0: 259, otpreg_add: 1246, otpreg_ofs: 4}
OTP_BUCK2_CFG_LS_ROW_EN_1247: {name: CFG_LS_ROW_EN, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_10, reg_addr: 17078, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2756, offset: 20, otp_b0: 0, otp_a0: 259, otpreg_add: 1247, otpreg_ofs: 0}
OTP_BUCK2_CFG_HS_ROW_EN_1248: {name: CFG_HS_ROW_EN, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_11, reg_addr: 17079, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2757, offset: 28, otp_b0: 0, otp_a0: 259, otpreg_add: 1248, otpreg_ofs: 0}
OTP_BUCK2_CFG_HS_PREDRV_PUN_STR_1249: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_12, reg_addr: 17080, otp_owner: design, value: 15, bw: 4, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 2758, offset: 4, otp_b0: 0, otp_a0: 260, otpreg_add: 1249, otpreg_ofs: 0}
OTP_BUCK2_CFG_CSA_CAP_SET_1249: {name: CFG_CSA_CAP_SET, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_12, reg_addr: 17080, otp_owner: design, value: 4, bw: 4, desc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', htmldesc: 'Current sense amplifier cap setting :[3] -->0.8pF;[2]--> 0.4pF;[1] ---> 0.2pF;[0]--->0.1pF;', idx: 2759, offset: 8, otp_b0: 0, otp_a0: 260, otpreg_add: 1249, otpreg_ofs: 4}
OTP_BUCK2_CFG_DTC_LX_RISE_SEL_1250: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_14, reg_addr: 17082, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 2760, offset: 12, otp_b0: 0, otp_a0: 260, otpreg_add: 1250, otpreg_ofs: 0}
OTP_BUCK2_CFG_DTC_LX_FALL_SEL_1250: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_14, reg_addr: 17082, otp_owner: design, value: 3, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 2761, offset: 14, otp_b0: 0, otp_a0: 260, otpreg_add: 1250, otpreg_ofs: 6}
OTP_BUCK2_CFG_ZVS_EN_1251: {name: CFG_ZVS_EN, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_15, reg_addr: 17083, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 2762, offset: 16, otp_b0: 0, otp_a0: 260, otpreg_add: 1251, otpreg_ofs: 0}
OTP_BUCK2_CFG_ZVS_REL_DEL_1251: {name: CFG_ZVS_REL_DEL, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_15, reg_addr: 17083, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 2763, offset: 17, otp_b0: 0, otp_a0: 260, otpreg_add: 1251, otpreg_ofs: 1}
OTP_BUCK2_CFG_MIR_GAIN_1251: {name: CFG_MIR_GAIN, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_15, reg_addr: 17083, otp_owner: design, value: 0, bw: 1, desc: Gain setting for the sc correction., htmldesc: Gain setting for the sc correction., idx: 2764, offset: 21, otp_b0: 0, otp_a0: 260, otpreg_add: 1251, otpreg_ofs: 7}
OTP_BUCK2_OTP_SPARE0_1252: {name: OTP_SPARE0, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_19, reg_addr: 17087, otp_owner: design, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 2765, offset: 22, otp_b0: 0, otp_a0: 260, otpreg_add: 1252, otpreg_ofs: 0}
OTP_BUCK2_OTP_SPARE1_1253: {name: OTP_SPARE1, inst_name: BUCK2, reg_name: BUCK2_HP2_CFG_20, reg_addr: 17088, otp_owner: design, value: 0, bw: 5, desc: Spare bits, htmldesc: Spare bits, idx: 2766, offset: 30, otp_b0: 0, otp_a0: 260, otpreg_add: 1253, otpreg_ofs: 0}
OTP_BUCK3_DEEP_SLEEP_S2R_1254: {name: DEEP_SLEEP_S2R, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_0, reg_addr: 17154, otp_owner: design, value: 0, bw: 1, desc: ' Low power Configuration in S2R state , 0 --> Buck operates in normal mode, 1 --> Buck is forced into PFM', htmldesc: ' Low power Configuration in S2R state ,<br>0 --> Buck operates in normal mode,<br>1 --> Buck is forced into PFM ', idx: 2767, offset: 3, otp_b0: 0, otp_a0: 261, otpreg_add: 1254, otpreg_ofs: 0}
OTP_BUCK3_DEEP_SLEEP_DDR_1254: {name: DEEP_SLEEP_DDR, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_0, reg_addr: 17154, otp_owner: design, value: 0, bw: 1, desc: ' Low power Configuration in DDR state , 0 --> Buck operates in normal mode, 1 --> Buck is forced into PFM', htmldesc: ' Low power Configuration in DDR state ,<br>0 --> Buck operates in normal mode,<br>1 --> Buck is forced into PFM ', idx: 2768, offset: 4, otp_b0: 0, otp_a0: 261, otpreg_add: 1254, otpreg_ofs: 1}
OTP_BUCK3_DEEP_SLEEP_ACT_1254: {name: DEEP_SLEEP_ACT, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_0, reg_addr: 17154, otp_owner: design, value: 0, bw: 1, desc: ' Low power Configuration in ACT state , 0 --> Buck operates in normal mode, 1 --> Buck is forced into PFM', htmldesc: ' Low power Configuration in ACT state ,<br>0 --> Buck operates in normal mode,<br>1 --> Buck is forced into PFM ', idx: 2769, offset: 5, otp_b0: 0, otp_a0: 261, otpreg_add: 1254, otpreg_ofs: 2}
OTP_BUCK3_CFG_FORCE_CLK_GATE_1255: {name: CFG_FORCE_CLK_GATE, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_1, reg_addr: 17155, otp_owner: design, value: 0, bw: 3, desc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., htmldesc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., idx: 2770, offset: 6, otp_b0: 0, otp_a0: 261, otpreg_add: 1255, otpreg_ofs: 3}
OTP_BUCK3_CFG_OV_DISCHARGE_MODE_1255: {name: CFG_OV_DISCHARGE_MODE, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_1, reg_addr: 17155, otp_owner: design, value: 0, bw: 2, desc: 'Enable discharge on OV condition.  0-no discharge,  1-passive discharge, 2-passive discharge only in pfm, 3-reserved - do not use', htmldesc: 'Enable discharge on OV condition. <br>0-no discharge, <br>1-passive discharge,<br>2-passive discharge only in pfm,<br>3-reserved - do not use', idx: 2771, offset: 9, otp_b0: 0, otp_a0: 261, otpreg_add: 1255, otpreg_ofs: 6}
OTP_BUCK3_CFG_PULLDN_DIS_1256: {name: CFG_PULLDN_DIS, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_2, reg_addr: 17156, otp_owner: system, value: 0, bw: 4, desc: 'Disable the pulldown when the buck is disabled. Bit0: valid in AWAKE Bit1: valid in SLEEP_DDR Bit2: valid in SLEEP_S2R Bit3: valid in OFF and during startup of the device (all other states)', htmldesc: 'Disable the pulldown when the buck is disabled.<br>Bit0: valid in AWAKE<br>Bit1: valid in SLEEP_DDR<br>Bit2: valid in SLEEP_S2R<br>Bit3: valid in OFF and during startup of the device (all other states)', idx: 2772, offset: 11, otp_b0: 0,
  otp_a0: 261, otpreg_add: 1256, otpreg_ofs: 0}
OTP_BUCK3_CFG_BLANK_OV_EVT_DIS_1256: {name: CFG_BLANK_OV_EVT_DIS, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_2, reg_addr: 17156, otp_owner: design, value: 0, bw: 1, desc: disable blanking the OV event during startup/dvc, htmldesc: disable blanking the OV event during startup/dvc, idx: 2773, offset: 15, otp_b0: 0, otp_a0: 261, otpreg_add: 1256, otpreg_ofs: 4}
OTP_BUCK3_CFG_BLANK_UV_EVT_DIS_1256: {name: CFG_BLANK_UV_EVT_DIS, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_2, reg_addr: 17156, otp_owner: design, value: 0, bw: 1, desc: disable blanking the UV event during startup/dvc, htmldesc: disable blanking the UV event during startup/dvc, idx: 2774, offset: 16, otp_b0: 0, otp_a0: 261, otpreg_add: 1256, otpreg_ofs: 5}
OTP_BUCK3_CFG_BLANK_EVT_DLY_1256: {name: CFG_BLANK_EVT_DLY, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_2, reg_addr: 17156, otp_owner: design, value: 0, bw: 1, desc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', htmldesc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', idx: 2775, offset: 17, otp_b0: 0, otp_a0: 261, otpreg_add: 1256, otpreg_ofs: 6}
OTP_BUCK3_CFG_EN_ALT_IPEAK_S2R_1257: {name: CFG_EN_ALT_IPEAK_S2R, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_3, reg_addr: 17157, otp_owner: design, value: 1, bw: 1, desc: '1: Enable alternative value for ipeak in S2R state. When in S2R, the value of the field cfg_hd_PFM_ipeak_s2r will be forwarded to the analog megacell. 0: No alternative ipeak value when in S2R state.', htmldesc: '1: Enable alternative value for ipeak in S2R state. When in S2R, the value of the field cfg_hd_PFM_ipeak_s2r will be forwarded to the analog megacell. 0: No alternative ipeak value when in S2R state.', idx: 2776, offset: 18,
  otp_b0: 0, otp_a0: 261, otpreg_add: 1257, otpreg_ofs: 4}
OTP_BUCK3_CFG_OTP_SPARE_1258: {name: CFG_OTP_SPARE, inst_name: BUCK3, reg_name: BUCK3_DIG_CNTRL_6, reg_addr: 17160, otp_owner: design, value: 0, bw: 8, desc: 'Spare config bits Bit 0 is used as chicken bit for frequency avoidance in PWM, to force the Suzuka behavior (inaccuracy on the count would then be +2/0)', htmldesc: 'Spare config bits<br>Bit 0 is used as chicken bit for frequency avoidance in PWM, to force the Suzuka behavior (inaccuracy on the count would then be +2/0)', idx: 2777, offset: 19, otp_b0: 0, otp_a0: 261, otpreg_add: 1258, otpreg_ofs: 0}
OTP_BUCK3_CFG_DVC_WAIT_TIME_1259: {name: CFG_DVC_WAIT_TIME, inst_name: BUCK3, reg_name: BUCK3_DIG_DVC_CNTRL_0, reg_addr: 17163, otp_owner: design, value: 2, bw: 3, desc: 'Time to wait after DVC command before start vid ramping,  tdvc_wait = (cfg_dvc_wait_time*250)ns', htmldesc: 'Time to wait after DVC command before start vid ramping,<br> tdvc_wait = (cfg_dvc_wait_time*250)ns', idx: 2778, offset: 27, otp_b0: 0, otp_a0: 261, otpreg_add: 1259, otpreg_ofs: 0}
OTP_BUCK3_CFG_NO_DISCHARGE_DVC_1259: {name: CFG_NO_DISCHARGE_DVC, inst_name: BUCK3, reg_name: BUCK3_DIG_DVC_CNTRL_0, reg_addr: 17163, otp_owner: system, value: 1, bw: 1, desc: 'Option to not force buck into PWM during DVC down. Buck will move freely between states. (1: buck analog is free do decide about PWM vs PFW for DVC down. 0: buck will be forced to PWM before doing DVC down.)', htmldesc: 'Option to not force buck into PWM during DVC down. Buck will move freely between states. (1: buck analog is free do decide about PWM vs PFW for DVC down. 0: buck will be forced to PWM before doing DVC down.)',
  idx: 2779, offset: 30, otp_b0: 0, otp_a0: 261, otpreg_add: 1259, otpreg_ofs: 3}
OTP_BUCK3_CFG_DVC_DONE_CONDITION_1259: {name: CFG_DVC_DONE_CONDITION, inst_name: BUCK3, reg_name: BUCK3_DIG_DVC_CNTRL_0, reg_addr: 17163, otp_owner: design, value: 0, bw: 2, desc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module: 0: wait for dummy step only for group DVC (original condition)   1: same as 0, but ignore dvc_state_ok_i   2: wait for dummy step in both ind and group DVC    3: same as 2, but ignore dvc_state_ok_i', htmldesc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module:<br>0: wait for dummy step only
    for group DVC (original condition)  <br>1: same as 0, but ignore dvc_state_ok_i  <br>2: wait for dummy step in both ind and group DVC   <br>3: same as 2, but ignore dvc_state_ok_i', idx: 2780, offset: 31, otp_b0: 0, otp_a0: 261, otpreg_add: 1259, otpreg_ofs: 4}
OTP_BUCK3_CFG_OPEN_DVC_UP_1260: {name: CFG_OPEN_DVC_UP, inst_name: BUCK3, reg_name: BUCK3_DIG_DVC_CNTRL_1, reg_addr: 17164, otp_owner: system, value: 1, bw: 2, desc: 'Option to specify how buck moves between states during dvc ramp up: 00 - discharge enabled (Imola compatible mode) -        The buck will move automatically to PWM(MAX) during DVC up / startup DVC up, 01 - discharge disabled (Imola compatible mode) -        The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up unless        required due to panic / PFM comparator triggering.        (note CFG_OV_DISCH may still
    cause passive/active discharge and must be set accordingly) 10 - discharge enabled during normal DVC up / but disabled during startup DVC up.        OV automatically forced 0 during startup DVC up. 11 - reserved.', htmldesc: 'Option to specify how buck moves between states during dvc ramp up:<br>00 - discharge enabled (Imola compatible mode) -<br>       The buck will move automatically to PWM(MAX) during DVC up / startup DVC up,<br>01 - discharge disabled (Imola compatible mode) -<br>       The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up unless<br>       required
    due to panic / PFM comparator triggering.<br>       (note CFG_OV_DISCH may still cause passive/active discharge and must be set accordingly)<br>10 - discharge enabled during normal DVC up / but disabled during startup DVC up.<br>       OV automatically forced 0 during startup DVC up.<br>11 - reserved.', idx: 2781, offset: 1, otp_b0: 0, otp_a0: 262, otpreg_add: 1260, otpreg_ofs: 0}
OTP_BUCK3_CFG_DVC_DONE_DLY_1260: {name: CFG_DVC_DONE_DLY, inst_name: BUCK3, reg_name: BUCK3_DIG_DVC_CNTRL_1, reg_addr: 17164, otp_owner: design, value: 0, bw: 2, desc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', htmldesc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', idx: 2782, offset: 3, otp_b0: 0, otp_a0: 262, otpreg_add: 1260, otpreg_ofs: 2}
OTP_BUCK3_CFG_SLEWDIS_1260: {name: CFG_SLEWDIS, inst_name: BUCK3, reg_name: BUCK3_DIG_DVC_CNTRL_1, reg_addr: 17164, otp_owner: system, value: 0, bw: 4, desc: 'Disable buck by slewing down the VID to the lowest vsel , 0    ----  No slew disable , 1    ----  DVC with slewrate 1.5625 mv/us  , 2    ----  DVC with slewrate 3.125 mv/us  , 3    ----  DVC with slewrate 4.6875 mv/us 4    ----  DVC with slewrate 6.25 mv/us  , 5    ----  DVC with slewrate 12.5 mv/us  , 6    ----  DVC with slewrate 25 mv/us  , 7    ----  DVC with slewrate 50 mv/us  , 8-15 ----  DVC with slewrate 0.781 mv/us', htmldesc: 'Disable
    buck by slewing down the VID to the lowest vsel ,<br>0    ----  No slew disable ,<br>1    ----  DVC with slewrate 1.5625 mv/us  ,<br>2    ----  DVC with slewrate 3.125 mv/us  ,<br>3    ----  DVC with slewrate 4.6875 mv/us<br>4    ----  DVC with slewrate 6.25 mv/us  ,<br>5    ----  DVC with slewrate 12.5 mv/us  ,<br>6    ----  DVC with slewrate 25 mv/us  ,<br>7    ----  DVC with slewrate 50 mv/us  ,<br>8-15 ----  DVC with slewrate 0.781 mv/us', idx: 2783, offset: 5, otp_b0: 0, otp_a0: 262, otpreg_add: 1260, otpreg_ofs: 4}
OTP_BUCK3_CFG_DVC_FAST_STARTUP_SR_UP_1261: {name: CFG_DVC_FAST_STARTUP_SR_UP, inst_name: BUCK3, reg_name: BUCK3_DIG_DVC_CNTRL_2, reg_addr: 17165, otp_owner: design, value: 0, bw: 4, desc: 'DVC up slew rate during fast startup, (0) 0.781mv/us, (1) 1.5625 mv/us, (2) 3.125 mv/us, (3) 4.6875 mv/us, (4) 6.25 mv/us, (5) 12.5 mv/us, (6) 25 mv/us, (7) 50 mv/us, (8-15) 0.781 mv/us', htmldesc: 'DVC up slew rate during fast startup, (0) 0.781mv/us, (1) 1.5625 mv/us, (2) 3.125 mv/us, (3) 4.6875 mv/us, (4) 6.25 mv/us, (5) 12.5 mv/us, (6) 25 mv/us, (7) 50 mv/us, (8-15) 0.781 mv/us', idx: 2784, offset: 9, otp_b0: 0,
  otp_a0: 262, otpreg_add: 1261, otpreg_ofs: 0}
OTP_BUCK3_CFG_DVC_FAST_STARTUP_SR_DN_1261: {name: CFG_DVC_FAST_STARTUP_SR_DN, inst_name: BUCK3, reg_name: BUCK3_DIG_DVC_CNTRL_2, reg_addr: 17165, otp_owner: design, value: 0, bw: 4, desc: 'DVC down slew rate during fast startup,(0) 0.781mv/us, (1) 1.5625 mv/us, (2) 3.125 mv/us, (3) 4.6875 mv/us, (4) 6.25 mv/us, (5) 12.5 mv/us, (6) 25 mv/us, (7) 50 mv/us, (8-15) 0.781 mv/us', htmldesc: 'DVC down slew rate during fast startup,(0) 0.781mv/us, (1) 1.5625 mv/us, (2) 3.125 mv/us, (3) 4.6875 mv/us, (4) 6.25 mv/us, (5) 12.5 mv/us, (6) 25 mv/us, (7) 50 mv/us, (8-15) 0.781 mv/us', idx: 2785, offset: 13, otp_b0: 0,
  otp_a0: 262, otpreg_add: 1261, otpreg_ofs: 4}
OTP_BUCK3_CFG_STARTUP_IREF_TIMER_1262: {name: CFG_STARTUP_IREF_TIMER, inst_name: BUCK3, reg_name: BUCK3_DIG_STARTUP_CNTRL_0, reg_addr: 17166, otp_owner: design, value: 15, bw: 6, desc: 'Timer for bias startup, tstart_bias =(8+ cfg_startup_iref_timer  *4)us. Maximum allowed value is 61d.', htmldesc: 'Timer for bias startup, tstart_bias =(8+ cfg_startup_iref_timer  *4)us. Maximum allowed value is 61d.', idx: 2786, offset: 17, otp_b0: 0, otp_a0: 262, otpreg_add: 1262, otpreg_ofs: 0}
OTP_BUCK3_CFG_STARTUP_TIMER_1263: {name: CFG_STARTUP_TIMER, inst_name: BUCK3, reg_name: BUCK3_DIG_STARTUP_CNTRL_1, reg_addr: 17167, otp_owner: system, value: 63, bw: 7, desc: 'Maximum time for the open loop startup to complete, tstart_max = (100+cfg_startup_timer*20)us. Maximum allowed value is 0x7A. When set to special value 0x7F the timer is disabled.', htmldesc: 'Maximum time for the open loop startup to complete, tstart_max = (100+cfg_startup_timer*20)us. Maximum allowed value is 0x7A. When set to special value 0x7F the timer is disabled.', idx: 2787, offset: 23, otp_b0: 0, otp_a0: 262, otpreg_add: 1263,
  otpreg_ofs: 0}
OTP_BUCK3_CFG_FAST_STARTUP_MODE_1264: {name: CFG_FAST_STARTUP_MODE, inst_name: BUCK3, reg_name: BUCK3_DIG_STARTUP_CNTRL_2, reg_addr: 17168, otp_owner: design, value: 0, bw: 2, desc: 'Select startup mode: 0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used. 1 - Fast direct startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used. NOT RECOMMENDED FOR THIS BUCK. 2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used.
    NOT RECOMMENDED FOR THIS BUCK. 3 - Fast DVC startup: current limit controlled ramp in PFM to the minimum voltage supported by the DAC (code 0), then DVC ramp to target using the DVC_FAST_STARTUP_SR_UP slew rate. A high startup current limit option may be used. NOT RECOMMENDED FOR THIS BUCK.', htmldesc: 'Select startup mode:<br>0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used.<br>1 - Fast direct startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used. NOT RECOMMENDED FOR THIS
    BUCK.<br>2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used. NOT RECOMMENDED FOR THIS BUCK.<br>3 - Fast DVC startup: current limit controlled ramp in PFM to the minimum voltage supported by the DAC (code 0), then DVC ramp to target using the DVC_FAST_STARTUP_SR_UP slew rate. A high startup current limit option may be used. NOT RECOMMENDED FOR THIS BUCK.', idx: 2788, offset: 30, otp_b0: 0, otp_a0: 262, otpreg_add: 1264, otpreg_ofs: 0}
OTP_BUCK3_CFG_DIS_VIN_BLNK_1264: {name: CFG_DIS_VIN_BLNK, inst_name: BUCK3, reg_name: BUCK3_DIG_STARTUP_CNTRL_2, reg_addr: 17168, otp_owner: design, value: 0, bw: 1, desc: disable extended OV/UV blanking for BYPASS, htmldesc: disable extended OV/UV blanking for BYPASS, idx: 2789, offset: 0, otp_b0: 0, otp_a0: 263, otpreg_add: 1264, otpreg_ofs: 2}
OTP_BUCK3_CFG_DIG_SPARE_1264: {name: CFG_DIG_SPARE, inst_name: BUCK3, reg_name: BUCK3_DIG_STARTUP_CNTRL_2, reg_addr: 17168, otp_owner: design, value: 0, bw: 2, desc: Spare config bits, htmldesc: Spare config bits, idx: 2790, offset: 1, otp_b0: 0, otp_a0: 263, otpreg_add: 1264, otpreg_ofs: 6}
OTP_BUCK3_CFG_FORCE_CCM_TRIG_1265: {name: CFG_FORCE_CCM_TRIG, inst_name: BUCK3, reg_name: BUCK3_DIG_MDSW_CNTRL_0, reg_addr: 17169, otp_owner: design, value: 0, bw: 1, desc: trigger the same action as if the force_ccm_i input was asserted, htmldesc: trigger the same action as if the force_ccm_i input was asserted, idx: 2791, offset: 3, otp_b0: 0, otp_a0: 263, otpreg_add: 1265, otpreg_ofs: 2}
OTP_BUCK3_CFG_LFSR_EN_1266: {name: CFG_LFSR_EN, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_0, reg_addr: 17171, otp_owner: system, value: 0, bw: 1, desc: Enable LFSR, htmldesc: Enable LFSR, idx: 2792, offset: 4, otp_b0: 0, otp_a0: 263, otpreg_add: 1266, otpreg_ofs: 0}
OTP_BUCK3_CFG_FREQ_AVOID_EN_1266: {name: CFG_FREQ_AVOID_EN, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_0, reg_addr: 17171, otp_owner: system, value: 0, bw: 1, desc: Enable frequency avoidance, htmldesc: Enable frequency avoidance, idx: 2793, offset: 5, otp_b0: 0, otp_a0: 263, otpreg_add: 1266, otpreg_ofs: 1}
OTP_BUCK3_FREQ_LFSR_IP_EN_1266: {name: FREQ_LFSR_IP_EN, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_0, reg_addr: 17171, otp_owner: system, value: 0, bw: 1, desc: Enable peak current modulation by lfsr, htmldesc: Enable peak current modulation by lfsr, idx: 2794, offset: 6, otp_b0: 0, otp_a0: 263, otpreg_add: 1266, otpreg_ofs: 2}
OTP_BUCK3_CFG_FREQ_RETRY_1266: {name: CFG_FREQ_RETRY, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_0, reg_addr: 17171, otp_owner: system, value: 0, bw: 3, desc: 'Switch the ip and np parameters back to the default setting after a certain time to try again if the frequency is still the "forbidden one". If so apply the offset again. This single setting applies to both PFM and PWM frequency avoidance modules. Options are: 0: disable, stay with the modified setting until pfm is left or the feature is disabled.  1: retry after 7 frequency measurement cycles. 2: retry after 15 frequency measurement
    cycles. 3: retry after 31 frequency measurement cycles. 4: retry after 63 frequency measurement cycles. 5: retry after 127 frequency measurement cycles. 6: retry after 255 frequency measurement cycles. 7: retry after 511 frequency measurement cycles.', htmldesc: 'Switch the ip and np parameters back to the default setting after a certain time to try again if the frequency is still the "forbidden one".<br>If so apply the offset again.<br>This single setting applies to both PFM and PWM frequency avoidance modules.<br>Options are:<br>0: disable, stay with the modified setting until pfm is left
    or the feature is disabled. <br>1: retry after 7 frequency measurement cycles.<br>2: retry after 15 frequency measurement cycles.<br>3: retry after 31 frequency measurement cycles.<br>4: retry after 63 frequency measurement cycles.<br>5: retry after 127 frequency measurement cycles.<br>6: retry after 255 frequency measurement cycles.<br>7: retry after 511 frequency measurement cycles.', idx: 2795, offset: 7, otp_b0: 0, otp_a0: 263, otpreg_add: 1266, otpreg_ofs: 4}
OTP_BUCK3_CFG_ADC_PULSE_CNT_EN_1266: {name: CFG_ADC_PULSE_CNT_EN, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_0, reg_addr: 17171, otp_owner: design, value: 1, bw: 1, desc: Enable PFM pulse counting in PFM (which is pollable via the ADC), htmldesc: Enable PFM pulse counting in PFM (which is pollable via the ADC), idx: 2796, offset: 10, otp_b0: 0, otp_a0: 263, otpreg_add: 1266, otpreg_ofs: 7}
OTP_BUCK3_RTC_TIME_WINDOW_CFG_1267: {name: RTC_TIME_WINDOW_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_1, reg_addr: 17172, otp_owner: system, value: 0, bw: 6, desc: RTC Time Window where meassurements are taken, htmldesc: RTC Time Window where meassurements are taken, idx: 2797, offset: 11, otp_b0: 0, otp_a0: 263, otpreg_add: 1267, otpreg_ofs: 0}
OTP_BUCK3_FREQ_IP_REL_MIN_CFG_1268: {name: FREQ_IP_REL_MIN_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_2, reg_addr: 17173, otp_owner: system, value: 7, bw: 3, desc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:3\b000  ... -7:3\b111)', htmldesc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:3\b000  ... -7:3\b111)', idx: 2798, offset: 17, otp_b0: 0, otp_a0: 263, otpreg_add: 1268, otpreg_ofs: 0}
OTP_BUCK3_FREQ_IP_REL_MAX_CFG_1268: {name: FREQ_IP_REL_MAX_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_2, reg_addr: 17173, otp_owner: system, value: 7, bw: 3, desc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:3\b000  ... +7:3\b111)', htmldesc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:3\b000  ... +7:3\b111)', idx: 2799, offset: 20, otp_b0: 0, otp_a0: 263, otpreg_add: 1268, otpreg_ofs: 3}
OTP_BUCK3_FREQ_0_IP_REL_CFG_1269: {name: FREQ_0_IP_REL_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_3, reg_addr: 17174, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 0 is hit), htmldesc: Offset of IPeak (if window 0 is hit), idx: 2800, offset: 23, otp_b0: 0, otp_a0: 263, otpreg_add: 1269, otpreg_ofs: 2}
OTP_BUCK3_FREQ_1_IP_REL_CFG_1269: {name: FREQ_1_IP_REL_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_3, reg_addr: 17174, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 1 is hit), htmldesc: Offset of IPeak (if window 1 is hit), idx: 2801, offset: 26, otp_b0: 0, otp_a0: 263, otpreg_add: 1269, otpreg_ofs: 5}
OTP_BUCK3_FREQ_2_IP_REL_CFG_1270: {name: FREQ_2_IP_REL_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_4, reg_addr: 17175, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 2 is hit), htmldesc: Offset of IPeak (if window 2 is hit), idx: 2802, offset: 29, otp_b0: 0, otp_a0: 263, otpreg_add: 1270, otpreg_ofs: 2}
OTP_BUCK3_FREQ_3_IP_REL_CFG_1270: {name: FREQ_3_IP_REL_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_4, reg_addr: 17175, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 3 is hit), htmldesc: Offset of IPeak (if window 3 is hit), idx: 2803, offset: 0, otp_b0: 0, otp_a0: 264, otpreg_add: 1270, otpreg_ofs: 5}
OTP_BUCK3_FREQ_0_OFFSET_CFG_1271: {name: FREQ_0_OFFSET_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_5, reg_addr: 17176, otp_owner: system, value: 0, bw: 3, desc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2804, offset: 3, otp_b0: 0, otp_a0: 264, otpreg_add: 1271, otpreg_ofs: 0}
OTP_BUCK3_FREQ_1_OFFSET_CFG_1271: {name: FREQ_1_OFFSET_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_5, reg_addr: 17176, otp_owner: system, value: 0, bw: 3, desc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2805, offset: 6, otp_b0: 0, otp_a0: 264, otpreg_add: 1271, otpreg_ofs: 5}
OTP_BUCK3_FREQ_2_OFFSET_CFG_1272: {name: FREQ_2_OFFSET_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_6, reg_addr: 17177, otp_owner: system, value: 0, bw: 3, desc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2806, offset: 9, otp_b0: 0, otp_a0: 264, otpreg_add: 1272, otpreg_ofs: 0}
OTP_BUCK3_FREQ_3_OFFSET_CFG_1272: {name: FREQ_3_OFFSET_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_6, reg_addr: 17177, otp_owner: system, value: 0, bw: 3, desc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 2807, offset: 12, otp_b0: 0, otp_a0: 264, otpreg_add: 1272, otpreg_ofs: 5}
OTP_BUCK3_FREQ_0_MIN_COUNT_CFG_1273: {name: FREQ_0_MIN_COUNT_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_7, reg_addr: 17178, otp_owner: system, value: 0, bw: 8, desc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2808, offset: 15, otp_b0: 0, otp_a0: 264, otpreg_add: 1273, otpreg_ofs: 0}
OTP_BUCK3_FREQ_1_MIN_COUNT_CFG_1274: {name: FREQ_1_MIN_COUNT_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_8, reg_addr: 17179, otp_owner: system, value: 0, bw: 8, desc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2809, offset: 23, otp_b0: 0, otp_a0: 264, otpreg_add: 1274, otpreg_ofs: 0}
OTP_BUCK3_FREQ_2_MIN_COUNT_CFG_1275: {name: FREQ_2_MIN_COUNT_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_9, reg_addr: 17180, otp_owner: system, value: 0, bw: 8, desc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2810, offset: 31, otp_b0: 0, otp_a0: 264, otpreg_add: 1275, otpreg_ofs: 0}
OTP_BUCK3_FREQ_3_MIN_COUNT_CFG_1276: {name: FREQ_3_MIN_COUNT_CFG, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_10, reg_addr: 17181, otp_owner: system, value: 0, bw: 8, desc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 2811, offset: 7, otp_b0: 0, otp_a0: 265, otpreg_add: 1276, otpreg_ofs: 0}
OTP_BUCK3_CFG_FA_RETRY_PWM_1277: {name: CFG_FA_RETRY_PWM, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_11, reg_addr: 17182, otp_owner: design, value: 2, bw: 3, desc: RESERVED. Do not use., htmldesc: RESERVED. Do not use., idx: 2812, offset: 15, otp_b0: 0, otp_a0: 265, otpreg_add: 1277, otpreg_ofs: 0}
OTP_BUCK3_CFG_FA_EN_PWM_1277: {name: CFG_FA_EN_PWM, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_11, reg_addr: 17182, otp_owner: design, value: 0, bw: 1, desc: '1: Enable frequency avoidance in PWM. 0: Disable FA in PWM.', htmldesc: '1: Enable frequency avoidance in PWM. 0: Disable FA in PWM.', idx: 2813, offset: 18, otp_b0: 0, otp_a0: 265, otpreg_add: 1277, otpreg_ofs: 4}
OTP_BUCK3_CFG_BYPASS_PCLK_OFF_1277: {name: CFG_BYPASS_PCLK_OFF, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_11, reg_addr: 17182, otp_owner: design, value: 0, bw: 1, desc: '1: Disable the phase clock when the buck is in BYPASS. 0: phase clock stays active in BYPASS.', htmldesc: '1: Disable the phase clock when the buck is in BYPASS. 0: phase clock stays active in BYPASS.', idx: 2814, offset: 19, otp_b0: 0, otp_a0: 265, otpreg_add: 1277, otpreg_ofs: 5}
OTP_BUCK3_CFG_BYPASS_MASK_OVUV_1277: {name: CFG_BYPASS_MASK_OVUV, inst_name: BUCK3, reg_name: BUCK3_DIG_FA_CNTRL_11, reg_addr: 17182, otp_owner: design, value: 1, bw: 1, desc: '1: Enable masking of OV/UV comparator when the buck is in BYPASS. 0: no masking.', htmldesc: '1: Enable masking of OV/UV comparator when the buck is in BYPASS. 0: no masking.', idx: 2815, offset: 20, otp_b0: 0, otp_a0: 265, otpreg_add: 1277, otpreg_ofs: 6}
OTP_BUCK3_ILIM_POS_MASK_1278: {name: ILIM_POS_MASK, inst_name: BUCK3, reg_name: BUCK3_DIG_EVTS_0, reg_addr: 17183, otp_owner: design, value: 0, bw: 1, desc: mask lp positive ilimit, htmldesc: mask lp positive ilimit, idx: 2816, offset: 21, otp_b0: 0, otp_a0: 265, otpreg_add: 1278, otpreg_ofs: 0}
OTP_BUCK3_ILIM_NEG_MASK_1278: {name: ILIM_NEG_MASK, inst_name: BUCK3, reg_name: BUCK3_DIG_EVTS_0, reg_addr: 17183, otp_owner: design, value: 0, bw: 1, desc: mask lp negative ilimit, htmldesc: mask lp negative ilimit, idx: 2817, offset: 22, otp_b0: 0, otp_a0: 265, otpreg_add: 1278, otpreg_ofs: 1}
OTP_BUCK3_DCFG_OTP_SPARE_0_1279: {name: DCFG_OTP_SPARE_0, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_0, reg_addr: 17196, otp_owner: design, value: 0, bw: 8, desc: Spare ref dcfg bits (with register), htmldesc: Spare ref dcfg bits (with register), idx: 2818, offset: 23, otp_b0: 0, otp_a0: 265, otpreg_add: 1279, otpreg_ofs: 0}
OTP_BUCK3_TR_VDAC_1280: {name: TR_VDAC, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_1, reg_addr: 17197, otp_owner: trim, value: 0, bw: 5, desc: Trimming of vDAC (2\s complement), htmldesc: Trimming of vDAC (2\s complement), idx: 2819, offset: 31, otp_b0: 0, otp_a0: 265, otpreg_add: 1280, otpreg_ofs: 0}
OTP_BUCK3_SEL_OV_1281: {name: SEL_OV, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_2, reg_addr: 17198, otp_owner: design, value: 16, bw: 5, desc: 'OV comparator threshold (unsigned) BUCK3: 9.4mV LSB BUCK6: 18.8mV LSB', htmldesc: 'OV comparator threshold (unsigned)<br>BUCK3: 9.4mV LSB<br>BUCK6: 18.8mV LSB', idx: 2820, offset: 4, otp_b0: 0, otp_a0: 266, otpreg_add: 1281, otpreg_ofs: 0}
OTP_BUCK3_SEL_UV_1282: {name: SEL_UV, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_3, reg_addr: 17199, otp_owner: design, value: 16, bw: 5, desc: 'UV comparator threshold (unsigned) BUCK3: 9.4mV LSB BUCK6: 18.5mV LSB', htmldesc: 'UV comparator threshold (unsigned)<br>BUCK3: 9.4mV LSB<br>BUCK6: 18.5mV LSB', idx: 2821, offset: 9, otp_b0: 0, otp_a0: 266, otpreg_add: 1282, otpreg_ofs: 0}
OTP_BUCK3_TR_VIN_CMP_1283: {name: TR_VIN_CMP, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_4, reg_addr: 17200, otp_owner: trim, value: 0, bw: 5, desc: trim vin comparator (2\s complement), htmldesc: trim vin comparator (2\s complement), idx: 2822, offset: 14, otp_b0: 0, otp_a0: 266, otpreg_add: 1283, otpreg_ofs: 0}
OTP_BUCK3_TR_OTA_GAIN_1283: {name: TR_OTA_GAIN, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_4, reg_addr: 17200, otp_owner: trim, value: 2, bw: 3, desc: Trimming of GM gain (2\s complement), htmldesc: Trimming of GM gain (2\s complement), idx: 2823, offset: 19, otp_b0: 0, otp_a0: 266, otpreg_add: 1283, otpreg_ofs: 5}
OTP_BUCK3_TR_ILIM_PFM_1284: {name: TR_ILIM_PFM, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_5, reg_addr: 17201, otp_owner: trim, value: 0, bw: 5, desc: Trimming of pfm current limit (2\s complement), htmldesc: Trimming of pfm current limit (2\s complement), idx: 2824, offset: 22, otp_b0: 0, otp_a0: 266, otpreg_add: 1284, otpreg_ofs: 0}
OTP_BUCK3_TR_COMP_CAP_1285: {name: TR_COMP_CAP, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_6, reg_addr: 17202, otp_owner: trim, value: 0, bw: 4, desc: Trimming of capacitor of compensation network (2\s complement), htmldesc: Trimming of capacitor of compensation network (2\s complement), idx: 2825, offset: 27, otp_b0: 0, otp_a0: 266, otpreg_add: 1285, otpreg_ofs: 0}
OTP_BUCK3_TR_COMP_RES_1285: {name: TR_COMP_RES, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_6, reg_addr: 17202, otp_owner: trim, value: 0, bw: 4, desc: Trimming of resistor of compensation network (2\s complement), htmldesc: Trimming of resistor of compensation network (2\s complement), idx: 2826, offset: 31, otp_b0: 0, otp_a0: 266, otpreg_add: 1285, otpreg_ofs: 4}
OTP_BUCK3_TR_LOADLINE_1286: {name: TR_LOADLINE, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_7, reg_addr: 17203, otp_owner: trim, value: 0, bw: 4, desc: Trimming of loadline resistor (2\s complement), htmldesc: Trimming of loadline resistor (2\s complement), idx: 2827, offset: 3, otp_b0: 0, otp_a0: 267, otpreg_add: 1286, otpreg_ofs: 4}
OTP_BUCK3_TR_ILIM_PEAK_1287: {name: TR_ILIM_PEAK, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_8, reg_addr: 17204, otp_owner: trim, value: 0, bw: 4, desc: Trimming of peak current limit (2\s complement), htmldesc: Trimming of peak current limit (2\s complement), idx: 2828, offset: 7, otp_b0: 0, otp_a0: 267, otpreg_add: 1287, otpreg_ofs: 4}
OTP_BUCK3_TR_ILIM_NEG_1288: {name: TR_ILIM_NEG, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_9, reg_addr: 17205, otp_owner: trim, value: 0, bw: 4, desc: Trimming of neg current limit (2\s complement), htmldesc: Trimming of neg current limit (2\s complement), idx: 2829, offset: 11, otp_b0: 0, otp_a0: 267, otpreg_add: 1288, otpreg_ofs: 0}
OTP_BUCK3_PROG_ILIM_NEG_1289: {name: PROG_ILIM_NEG, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_10, reg_addr: 17206, otp_owner: design, value: 4, bw: 4, desc: 'Programmability of neg peak current limit (unsigned) 0-16: -752.5 + code*62.5 (mA)', htmldesc: 'Programmability of neg peak current limit (unsigned)<br>0-16: -752.5 + code*62.5 (mA)', idx: 2830, offset: 15, otp_b0: 0, otp_a0: 267, otpreg_add: 1289, otpreg_ofs: 0}
OTP_BUCK3_OPT_SEL_V2I_GAIN_1289: {name: OPT_SEL_V2I_GAIN, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_10, reg_addr: 17206, otp_owner: design, value: 3, bw: 2, desc: 'select v2i gain 0: 6.6k Ohm 1: 8.4k Ohm 2: 10.2k Ohm 3: 12k ohm', htmldesc: 'select v2i gain<br>0: 6.6k Ohm<br>1: 8.4k Ohm<br>2: 10.2k Ohm<br>3: 12k ohm', idx: 2831, offset: 19, otp_b0: 0, otp_a0: 267, otpreg_add: 1289, otpreg_ofs: 4}
OTP_BUCK3_OPT_VDAC_PLUS_OFFSET_1290: {name: OPT_VDAC_PLUS_OFFSET, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_11, reg_addr: 17207, otp_owner: design, value: 0, bw: 1, desc: 'Add extra voltage to output voltage 0: Do not add extra voltage 1: add 400mV/800mV to BUCK3/BUCK6', htmldesc: 'Add extra voltage to output voltage<br>0: Do not add extra voltage<br>1: add 400mV/800mV to BUCK3/BUCK6', idx: 2832, offset: 21, otp_b0: 0, otp_a0: 267, otpreg_add: 1290, otpreg_ofs: 0}
OTP_BUCK3_OPT_EN_VREF_V2I_1290: {name: OPT_EN_VREF_V2I, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_11, reg_addr: 17207, otp_owner: design, value: 1, bw: 1, desc: 'select voltage reference source 0: Use current reference from bandgap 1: Use  voltage reference from bandgap (1V)', htmldesc: 'select voltage reference source<br>0: Use current reference from bandgap<br>1: Use  voltage reference from bandgap (1V)', idx: 2833, offset: 22, otp_b0: 0, otp_a0: 267, otpreg_add: 1290, otpreg_ofs: 1}
OTP_BUCK3_OPT_EN_LOADLINE_1290: {name: OPT_EN_LOADLINE, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_11, reg_addr: 17207, otp_owner: design, value: 0, bw: 1, desc: Enable loadline, htmldesc: Enable loadline, idx: 2834, offset: 23, otp_b0: 0, otp_a0: 267, otpreg_add: 1290, otpreg_ofs: 2}
OTP_BUCK3_OPT_EN_SNS_1290: {name: OPT_EN_SNS, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_11, reg_addr: 17207, otp_owner: design, value: 0, bw: 1, desc: Enable ATB sensing of sensitive signals in ref block, htmldesc: Enable ATB sensing of sensitive signals in ref block, idx: 2835, offset: 24, otp_b0: 0, otp_a0: 267, otpreg_add: 1290, otpreg_ofs: 3}
OTP_BUCK3_OPT_MASK_VIN_CMP_1290: {name: OPT_MASK_VIN_CMP, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_11, reg_addr: 17207, otp_owner: design, value: 0, bw: 1, desc: Masking vin comp, htmldesc: Masking vin comp, idx: 2836, offset: 25, otp_b0: 0, otp_a0: 267, otpreg_add: 1290, otpreg_ofs: 5}
OTP_BUCK3_OPT_MASK_PFM_CMP_1290: {name: OPT_MASK_PFM_CMP, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_11, reg_addr: 17207, otp_owner: design, value: 0, bw: 1, desc: not used, htmldesc: not used, idx: 2837, offset: 26, otp_b0: 0, otp_a0: 267, otpreg_add: 1290, otpreg_ofs: 6}
OTP_BUCK3_OPT_MASK_PWM_RQST_1290: {name: OPT_MASK_PWM_RQST, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_11, reg_addr: 17207, otp_owner: design, value: 0, bw: 1, desc: not used, htmldesc: not used, idx: 2838, offset: 27, otp_b0: 0, otp_a0: 267, otpreg_add: 1290, otpreg_ofs: 7}
OTP_BUCK3_TM_SNS_ITARGET_1291: {name: TM_SNS_ITARGET, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_12, reg_addr: 17208, otp_owner: design, value: 0, bw: 1, desc: sense Itarget current from tcm in PFM mode in ATB, htmldesc: sense Itarget current from tcm in PFM mode in ATB, idx: 2839, offset: 28, otp_b0: 0, otp_a0: 267, otpreg_add: 1291, otpreg_ofs: 0}
OTP_BUCK3_TM_SPARE0_1291: {name: TM_SPARE0, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_12, reg_addr: 17208, otp_owner: design, value: 0, bw: 1, desc: Spare ref cfg bits (with register), htmldesc: Spare ref cfg bits (with register), idx: 2840, offset: 29, otp_b0: 0, otp_a0: 267, otpreg_add: 1291, otpreg_ofs: 1}
OTP_BUCK3_EN_HI_CAP_1291: {name: EN_HI_CAP, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_12, reg_addr: 17208, otp_owner: design, value: 1, bw: 1, desc: add 10pF cap to compensation, htmldesc: add 10pF cap to compensation, idx: 2841, offset: 30, otp_b0: 0, otp_a0: 267, otpreg_add: 1291, otpreg_ofs: 2}
OTP_BUCK3_OPT_SPARE0_1291: {name: OPT_SPARE0, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_12, reg_addr: 17208, otp_owner: design, value: 0, bw: 1, desc: Spare ref cfg bits (with register), htmldesc: Spare ref cfg bits (with register), idx: 2842, offset: 31, otp_b0: 0, otp_a0: 267, otpreg_add: 1291, otpreg_ofs: 3}
OTP_BUCK3_OPT_EN_LOW_IPEAK_HIGH_DC_1291: {name: OPT_EN_LOW_IPEAK_HIGH_DC, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_12, reg_addr: 17208, otp_owner: design, value: 1, bw: 1, desc: Enable lower ipeak limit when maxton=1 and pwm_mode=1, htmldesc: Enable lower ipeak limit when maxton=1 and pwm_mode=1, idx: 2843, offset: 0, otp_b0: 0, otp_a0: 268, otpreg_add: 1291, otpreg_ofs: 4}
OTP_BUCK3_ENABLE_SPARE_1_1292: {name: ENABLE_SPARE_1, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_16, reg_addr: 17212, otp_owner: design, value: 1, bw: 8, desc: Spare ref enable bits (with register), htmldesc: Spare ref enable bits (with register), idx: 2844, offset: 1, otp_b0: 0, otp_a0: 268, otpreg_add: 1292, otpreg_ofs: 0}
OTP_BUCK3_TR_RES_ADC_MEAS_1293: {name: TR_RES_ADC_MEAS, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_17, reg_addr: 17213, otp_owner: trim, value: 0, bw: 4, desc: ADC measurement resistor trimming (2\s complement), htmldesc: ADC measurement resistor trimming (2\s complement), idx: 2845, offset: 9, otp_b0: 0, otp_a0: 268, otpreg_add: 1293, otpreg_ofs: 0}
OTP_BUCK3_OPT_SEL_LOADLINE_1293: {name: OPT_SEL_LOADLINE, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_17, reg_addr: 17213, otp_owner: design, value: 0, bw: 3, desc: 'Selection of the loadline resistance (unsigned) 0-7: 3.2*code (mOhm)', htmldesc: 'Selection of the loadline resistance (unsigned)<br>0-7: 3.2*code (mOhm)', idx: 2846, offset: 13, otp_b0: 0, otp_a0: 268, otpreg_add: 1293, otpreg_ofs: 4}
OTP_BUCK3_TR_LDO_OFFSET_1294: {name: TR_LDO_OFFSET, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_18, reg_addr: 17214, otp_owner: trim, value: 13, bw: 5, desc: Trimming of LDO error amplifier offset (2\s complement), htmldesc: Trimming of LDO error amplifier offset (2\s complement), idx: 2847, offset: 16, otp_b0: 0, otp_a0: 268, otpreg_add: 1294, otpreg_ofs: 0}
OTP_BUCK3_OPT_SEL_LDO_IVINVOUT_1295: {name: OPT_SEL_LDO_IVINVOUT, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_20, reg_addr: 17216, otp_owner: trim, value: 2, bw: 3, desc: trim offset depending on Vin-Vout (2\s complement), htmldesc: trim offset depending on Vin-Vout (2\s complement), idx: 2848, offset: 21, otp_b0: 0, otp_a0: 268, otpreg_add: 1295, otpreg_ofs: 0}
OTP_BUCK3_OPT_DIS_EXT_OV_UV_BLANK_1295: {name: OPT_DIS_EXT_OV_UV_BLANK, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_20, reg_addr: 17216, otp_owner: design, value: 0, bw: 1, desc: not used, htmldesc: not used, idx: 2849, offset: 24, otp_b0: 0, otp_a0: 268, otpreg_add: 1295, otpreg_ofs: 3}
OTP_BUCK3_OPT_PWM_RQST_1295: {name: OPT_PWM_RQST, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_20, reg_addr: 17216, otp_owner: design, value: 4, bw: 4, desc: Set pwm_rqst threshold (unsigned), htmldesc: Set pwm_rqst threshold (unsigned), idx: 2850, offset: 25, otp_b0: 0, otp_a0: 268, otpreg_add: 1295, otpreg_ofs: 4}
OTP_BUCK3_TR_OTP_SPARE_1_1296: {name: TR_OTP_SPARE_1, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_21, reg_addr: 17217, otp_owner: trim, value: 0, bw: 7, desc: Spare ref tr bits (with register), htmldesc: Spare ref tr bits (with register), idx: 2851, offset: 29, otp_b0: 0, otp_a0: 268, otpreg_add: 1296, otpreg_ofs: 0}
OTP_BUCK3_TR_PFM_PWM_DIFF_1297: {name: TR_PFM_PWM_DIFF, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_22, reg_addr: 17218, otp_owner: trim, value: 1, bw: 4, desc: Trimming of pfm / pwm current difference in tcm (2\s complement), htmldesc: Trimming of pfm / pwm current difference in tcm (2\s complement), idx: 2852, offset: 4, otp_b0: 0, otp_a0: 269, otpreg_add: 1297, otpreg_ofs: 0}
OTP_BUCK3_OPT_LOW_IPEAK_HIGH_DC_1298: {name: OPT_LOW_IPEAK_HIGH_DC, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_23, reg_addr: 17219, otp_owner: design, value: 41, bw: 6, desc: ipeak limit when maxton=1 and pwm_mode=1, htmldesc: ipeak limit when maxton=1 and pwm_mode=1, idx: 2853, offset: 8, otp_b0: 0, otp_a0: 269, otpreg_add: 1298, otpreg_ofs: 0}
OTP_BUCK3_OPT_SPARE_1_1298: {name: OPT_SPARE_1, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_23, reg_addr: 17219, otp_owner: design, value: 0, bw: 2, desc: Spare ref cfg bits (with register), htmldesc: Spare ref cfg bits (with register), idx: 2854, offset: 14, otp_b0: 0, otp_a0: 269, otpreg_add: 1298, otpreg_ofs: 6}
OTP_BUCK3_CFG_ENABLE_UV_CMP_1299: {name: CFG_ENABLE_UV_CMP, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_26, reg_addr: 17222, otp_owner: design, value: 0, bw: 1, desc: Enable undervoltage comparator, htmldesc: Enable undervoltage comparator, idx: 2855, offset: 16, otp_b0: 0, otp_a0: 269, otpreg_add: 1299, otpreg_ofs: 0}
OTP_BUCK3_CFG_ENABLE_OV_CMP_1299: {name: CFG_ENABLE_OV_CMP, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_26, reg_addr: 17222, otp_owner: design, value: 0, bw: 1, desc: Enable overvoltage comparator, htmldesc: Enable overvoltage comparator, idx: 2856, offset: 17, otp_b0: 0, otp_a0: 269, otpreg_add: 1299, otpreg_ofs: 1}
OTP_BUCK3_CFG_ENABLE_PWM_RQST_1299: {name: CFG_ENABLE_PWM_RQST, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_26, reg_addr: 17222, otp_owner: design, value: 1, bw: 1, desc: not used, htmldesc: not used, idx: 2857, offset: 18, otp_b0: 0, otp_a0: 269, otpreg_add: 1299, otpreg_ofs: 2}
OTP_BUCK3_CFG_ENABLE_TCM_1299: {name: CFG_ENABLE_TCM, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_26, reg_addr: 17222, otp_owner: design, value: 1, bw: 1, desc: not used, htmldesc: not used, idx: 2858, offset: 19, otp_b0: 0, otp_a0: 269, otpreg_add: 1299, otpreg_ofs: 3}
OTP_BUCK3_CFG_ENABLE_IBIAS_1299: {name: CFG_ENABLE_IBIAS, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_26, reg_addr: 17222, otp_owner: design, value: 1, bw: 1, desc: Enable bias, htmldesc: Enable bias, idx: 2859, offset: 20, otp_b0: 0, otp_a0: 269, otpreg_add: 1299, otpreg_ofs: 4}
OTP_BUCK3_CFG_ENABLE_TCM_ILIM_PFM_1300: {name: CFG_ENABLE_TCM_ILIM_PFM, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_27, reg_addr: 17223, otp_owner: design, value: 1, bw: 1, desc: Enable pfm current limit comparator and clamp, htmldesc: Enable pfm current limit comparator and clamp, idx: 2860, offset: 21, otp_b0: 0, otp_a0: 269, otpreg_add: 1300, otpreg_ofs: 0}
OTP_BUCK3_CFG_ENABLE_TCM_ILIM_NEG_1300: {name: CFG_ENABLE_TCM_ILIM_NEG, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_27, reg_addr: 17223, otp_owner: design, value: 1, bw: 1, desc: Enable negative current limit comparator and clamp, htmldesc: Enable negative current limit comparator and clamp, idx: 2861, offset: 22, otp_b0: 0, otp_a0: 269, otpreg_add: 1300, otpreg_ofs: 1}
OTP_BUCK3_CFG_ENABLE_TCM_ILIM_PEAK_1300: {name: CFG_ENABLE_TCM_ILIM_PEAK, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_27, reg_addr: 17223, otp_owner: design, value: 1, bw: 1, desc: Enable peak current limit comparator and clamp, htmldesc: Enable peak current limit comparator and clamp, idx: 2862, offset: 23, otp_b0: 0, otp_a0: 269, otpreg_add: 1300, otpreg_ofs: 2}
OTP_BUCK3_CFG_ENABLE_OTA_1300: {name: CFG_ENABLE_OTA, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_27, reg_addr: 17223, otp_owner: design, value: 1, bw: 1, desc: Enable ota, htmldesc: Enable ota, idx: 2863, offset: 24, otp_b0: 0, otp_a0: 269, otpreg_add: 1300, otpreg_ofs: 4}
OTP_BUCK3_CFG_ENABLE_VIN_CMP_1300: {name: CFG_ENABLE_VIN_CMP, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_27, reg_addr: 17223, otp_owner: design, value: 1, bw: 1, desc: Enable vin comparator, htmldesc: Enable vin comparator, idx: 2864, offset: 25, otp_b0: 0, otp_a0: 269, otpreg_add: 1300, otpreg_ofs: 5}
OTP_BUCK3_CFG_PFM_IPEAK_1301: {name: CFG_PFM_IPEAK, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_33, reg_addr: 17229, otp_owner: design, value: 8, bw: 4, desc: 'Dynamic PFM current limit during active mode (unsigned) en_ipfm_vinvout = 0 0 - 15: 48 + code*90.1 (mA) en_ipfm_vinvout = 1 0 - 15: -375 + code*90.1 (mA) + 328*(VDD_MAIN-VOUT)', htmldesc: 'Dynamic PFM current limit during active mode (unsigned)<br>en_ipfm_vinvout = 0<br>0 - 15: 48 + code*90.1 (mA)<br>en_ipfm_vinvout = 1<br>0 - 15: -375 + code*90.1 (mA) + 328*(VDD_MAIN-VOUT)', idx: 2865, offset: 26, otp_b0: 0, otp_a0: 269, otpreg_add: 1301,
  otpreg_ofs: 0}
OTP_BUCK3_CFG_ISOFT_START_1301: {name: CFG_ISOFT_START, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_33, reg_addr: 17229, otp_owner: design, value: 8, bw: 4, desc: 'Dynamic PFM current limit during startup (unsigned) en_ipfm_vinvout_startup = 0 0 - 15: 48 + code*90.1 (mA) en_ipfm_vinvout_startup = 1 0 - 15: -375 + code*90.1 (mA) + 328*(VDD_MAIN-VOUT)', htmldesc: 'Dynamic PFM current limit during startup (unsigned)<br>en_ipfm_vinvout_startup = 0<br>0 - 15: 48 + code*90.1 (mA)<br>en_ipfm_vinvout_startup = 1<br>0 - 15: -375 + code*90.1 (mA) + 328*(VDD_MAIN-VOUT)', idx: 2866, offset: 30, otp_b0: 0, otp_a0: 269,
  otpreg_add: 1301, otpreg_ofs: 4}
OTP_BUCK3_CFG_ALT_IPEAK_S2R_1302: {name: CFG_ALT_IPEAK_S2R, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_34, reg_addr: 17230, otp_owner: design, value: 8, bw: 4, desc: 'Dynamic PFM current limit during s2r (not used) (unsigned) en_ipfm_vinvout = 0 0 - 15: 48 + code*90.1 (mA) en_ipfm_vinvout = 1 0 - 15: -375 + code*90.1 (mA) + 328*(VDD_MAIN-VOUT)', htmldesc: 'Dynamic PFM current limit during s2r (not used) (unsigned)<br>en_ipfm_vinvout = 0<br>0 - 15: 48 + code*90.1 (mA)<br>en_ipfm_vinvout = 1<br>0 - 15: -375 + code*90.1 (mA) + 328*(VDD_MAIN-VOUT)', idx: 2867, offset: 2, otp_b0: 0, otp_a0: 270, otpreg_add: 1302,
  otpreg_ofs: 0}
OTP_BUCK3_CFG_EN_IPFM_VINVOUT_STARTUP_1302: {name: CFG_EN_IPFM_VINVOUT_STARTUP, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_34, reg_addr: 17230, otp_owner: design, value: 0, bw: 1, desc: Enable vin-vout proportional pfm current limit during startup, htmldesc: Enable vin-vout proportional pfm current limit during startup, idx: 2868, offset: 6, otp_b0: 0, otp_a0: 270, otpreg_add: 1302, otpreg_ofs: 4}
OTP_BUCK3_CFG_EN_IPFM_VINVOUT_1302: {name: CFG_EN_IPFM_VINVOUT, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_34, reg_addr: 17230, otp_owner: design, value: 1, bw: 1, desc: Enable vin-vout proportional pfm current limit during active mode, htmldesc: Enable vin-vout proportional pfm current limit during active mode, idx: 2869, offset: 7, otp_b0: 0, otp_a0: 270, otpreg_add: 1302, otpreg_ofs: 5}
OTP_BUCK3_CFG_ILIM_PEAK_STARTUP_1303: {name: CFG_ILIM_PEAK_STARTUP, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_35, reg_addr: 17231, otp_owner: design, value: 32, bw: 6, desc: 'Programmability of peak current limit during startup (unsigned) 0 - 31: 0.965 + code*0.121 (A) 32 - 63: 2.8 + (code-32)*0.121 (A)', htmldesc: 'Programmability of peak current limit during startup (unsigned)<br>0 - 31: 0.965 + code*0.121 (A)<br>32 - 63: 2.8 + (code-32)*0.121 (A)', idx: 2870, offset: 8, otp_b0: 0, otp_a0: 270, otpreg_add: 1303, otpreg_ofs: 0}
OTP_BUCK3_CFG_ILIM_PEAK_1304: {name: CFG_ILIM_PEAK, inst_name: BUCK3, reg_name: BUCK3_REF_CFG_36, reg_addr: 17232, otp_owner: design, value: 48, bw: 6, desc: 'Programmability of peak current limit during active mode (unsigned) 0 - 31: 0.965 + code*0.121 (A) 32 - 63: 2.8 + (code-32)*0.121 (A)', htmldesc: 'Programmability of peak current limit during active mode (unsigned)<br>0 - 31: 0.965 + code*0.121 (A)<br>32 - 63: 2.8 + (code-32)*0.121 (A)', idx: 2871, offset: 14, otp_b0: 0, otp_a0: 270, otpreg_add: 1304, otpreg_ofs: 0}
OTP_BUCK3_TR_PROP_CUR_1305: {name: TR_PROP_CUR, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_0, reg_addr: 17252, otp_owner: trim, value: 0, bw: 4, desc: Trimming of proportional current (2\s complement), htmldesc: Trimming of proportional current (2\s complement), idx: 2872, offset: 20, otp_b0: 0, otp_a0: 270, otpreg_add: 1305, otpreg_ofs: 0}
OTP_BUCK3_TR_TOFF_UPRAMP_1305: {name: TR_TOFF_UPRAMP, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_0, reg_addr: 17252, otp_owner: trim, value: 0, bw: 4, desc: Trimming of up ramp (2\s complement), htmldesc: Trimming of up ramp (2\s complement), idx: 2873, offset: 24, otp_b0: 0, otp_a0: 270, otpreg_add: 1305, otpreg_ofs: 4}
OTP_BUCK3_TR_HSCS_GAIN_1306: {name: TR_HSCS_GAIN, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_1, reg_addr: 17253, otp_owner: trim, value: 0, bw: 5, desc: Gain trim for High side current sense (2\s complement), htmldesc: Gain trim for High side current sense (2\s complement), idx: 2874, offset: 28, otp_b0: 0, otp_a0: 270, otpreg_add: 1306, otpreg_ofs: 0}
OTP_BUCK3_OPT_SEL_MAXTON_1306: {name: OPT_SEL_MAXTON, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_1, reg_addr: 17253, otp_owner: design, value: 1, bw: 2, desc: 'selt maxton 0: 2.5us 1: 5us 2: 7.5us 3: 10us', htmldesc: 'selt maxton<br>0: 2.5us<br>1: 5us<br>2: 7.5us<br>3: 10us', idx: 2875, offset: 1, otp_b0: 0, otp_a0: 271, otpreg_add: 1306, otpreg_ofs: 5}
OTP_BUCK3_OPT_EN_PFMPULSE_1306: {name: OPT_EN_PFMPULSE, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_1, reg_addr: 17253, otp_owner: design, value: 0, bw: 1, desc: Enable one single pfm pulse after pwm zcd counter, htmldesc: Enable one single pfm pulse after pwm zcd counter, idx: 2876, offset: 3, otp_b0: 0, otp_a0: 271, otpreg_add: 1306, otpreg_ofs: 7}
OTP_BUCK3_TR_ZCD_OFFSET_1307: {name: TR_ZCD_OFFSET, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_2, reg_addr: 17254, otp_owner: trim, value: 5, bw: 4, desc: 'Zero crossing detection offset trimming at ATE (-9mV to 9mV with 1.2mV LSB, unsigned)', htmldesc: 'Zero crossing detection offset trimming at ATE (-9mV to 9mV with 1.2mV LSB, unsigned)', idx: 2877, offset: 4, otp_b0: 0, otp_a0: 271, otpreg_add: 1307, otpreg_ofs: 0}
OTP_BUCK3_TR_TOFF_DNRAMP_PLL_1307: {name: TR_TOFF_DNRAMP_PLL, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_2, reg_addr: 17254, otp_owner: trim, value: 0, bw: 4, desc: Trimming of down ramp in pll mode(2\s complement), htmldesc: Trimming of down ramp in pll mode(2\s complement), idx: 2878, offset: 8, otp_b0: 0, otp_a0: 271, otpreg_add: 1307, otpreg_ofs: 4}
OTP_BUCK3_TR_HSCS_OFFSET_1308: {name: TR_HSCS_OFFSET, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_3, reg_addr: 17255, otp_owner: trim, value: 0, bw: 5, desc: Offset trim for High side current sense (2\s complement), htmldesc: Offset trim for High side current sense (2\s complement), idx: 2879, offset: 12, otp_b0: 0, otp_a0: 271, otpreg_add: 1308, otpreg_ofs: 0}
OTP_BUCK3_OPT_EN_ZCD_OFFSET_1308: {name: OPT_EN_ZCD_OFFSET, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_3, reg_addr: 17255, otp_owner: design, value: 1, bw: 1, desc: 'offset before sensing lx 0 : disable 1: enable', htmldesc: 'offset before sensing lx<br>0 : disable<br>1: enable', idx: 2880, offset: 17, otp_b0: 0, otp_a0: 271, otpreg_add: 1308, otpreg_ofs: 5}
OTP_BUCK3_TM_SKIP_PWM_SYNC_1308: {name: TM_SKIP_PWM_SYNC, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_3, reg_addr: 17255, otp_owner: design, value: 0, bw: 1, desc: testmode to skip synchronisation with pwm signal, htmldesc: testmode to skip synchronisation with pwm signal, idx: 2881, offset: 18, otp_b0: 0, otp_a0: 271, otpreg_add: 1308, otpreg_ofs: 6}
OTP_BUCK3_OPT_ZCD_BLANKING_1309: {name: OPT_ZCD_BLANKING, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_4, reg_addr: 17256, otp_owner: design, value: 1, bw: 2, desc: 'set blanking time 0: NA 1: 30ns 2: 60ns 3: 90ns', htmldesc: 'set blanking time<br>0: NA<br>1: 30ns<br>2: 60ns<br>3: 90ns', idx: 2882, offset: 19, otp_b0: 0, otp_a0: 271, otpreg_add: 1309, otpreg_ofs: 0}
OTP_BUCK3_OPT_SEL_MINOFF_1309: {name: OPT_SEL_MINOFF, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_4, reg_addr: 17256, otp_owner: design, value: 1, bw: 2, desc: 'set minoff time 0: NA 1: 30ns 2: 60ns 3: 90ns', htmldesc: 'set minoff time<br>0: NA<br>1: 30ns<br>2: 60ns<br>3: 90ns', idx: 2883, offset: 21, otp_b0: 0, otp_a0: 271, otpreg_add: 1309, otpreg_ofs: 2}
OTP_BUCK3_TR_TOFF_DNRAMP_FIX_1309: {name: TR_TOFF_DNRAMP_FIX, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_4, reg_addr: 17256, otp_owner: trim, value: 0, bw: 4, desc: Trimming of down ramp in predictive mode (2\s complement), htmldesc: Trimming of down ramp in predictive mode (2\s complement), idx: 2884, offset: 23, otp_b0: 0, otp_a0: 271, otpreg_add: 1309, otpreg_ofs: 4}
OTP_BUCK3_OPT_HS_TILES_1310: {name: OPT_HS_TILES, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_5, reg_addr: 17257, otp_owner: design, value: 255, bw: 8, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 2885, offset: 27, otp_b0: 0, otp_a0: 271, otpreg_add: 1310, otpreg_ofs: 0}
OTP_BUCK3_OPT_LS_TILES_1311: {name: OPT_LS_TILES, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_6, reg_addr: 17258, otp_owner: design, value: 255, bw: 8, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 2886, offset: 3, otp_b0: 0, otp_a0: 272, otpreg_add: 1311, otpreg_ofs: 0}
OTP_BUCK3_TR_TOFF_MIN_1312: {name: TR_TOFF_MIN, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_7, reg_addr: 17259, otp_owner: trim, value: 0, bw: 4, desc: Minimum OFF time trimming (2\s complement), htmldesc: Minimum OFF time trimming (2\s complement), idx: 2887, offset: 11, otp_b0: 0, otp_a0: 272, otpreg_add: 1312, otpreg_ofs: 0}
OTP_BUCK3_TR_TON_MIN_1312: {name: TR_TON_MIN, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_7, reg_addr: 17259, otp_owner: trim, value: 0, bw: 4, desc: Minimum ON time trimming (2\s complement), htmldesc: Minimum ON time trimming (2\s complement), idx: 2888, offset: 15, otp_b0: 0, otp_a0: 272, otpreg_add: 1312, otpreg_ofs: 4}
OTP_BUCK3_TR_DUTY_CYC_DET_1313: {name: TR_DUTY_CYC_DET, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_8, reg_addr: 17260, otp_owner: trim, value: 0, bw: 4, desc: Trim duty cycle detector (2\s complement), htmldesc: Trim duty cycle detector (2\s complement), idx: 2889, offset: 19, otp_b0: 0, otp_a0: 272, otpreg_add: 1313, otpreg_ofs: 0}
OTP_BUCK3_OPT_ZCD_LOWPWR_MODE_1314: {name: OPT_ZCD_LOWPWR_MODE, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_9, reg_addr: 17261, otp_owner: design, value: 0, bw: 1, desc: 'Zero cross detection low power mode 0: enable 1: disable', htmldesc: 'Zero cross detection low power mode<br>0: enable<br>1: disable', idx: 2890, offset: 23, otp_b0: 0, otp_a0: 272, otpreg_add: 1314, otpreg_ofs: 0}
OTP_BUCK3_OPT_DIS_ZCD_PWM_1314: {name: OPT_DIS_ZCD_PWM, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_9, reg_addr: 17261, otp_owner: design, value: 0, bw: 1, desc: 'zero cross detection in pwm 0: enable 1: disable', htmldesc: 'zero cross detection in pwm<br>0: enable<br>1: disable', idx: 2891, offset: 24, otp_b0: 0, otp_a0: 272, otpreg_add: 1314, otpreg_ofs: 1}
OTP_BUCK3_OPT_MASK_ZCD_1314: {name: OPT_MASK_ZCD, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_9, reg_addr: 17261, otp_owner: design, value: 0, bw: 1, desc: not used, htmldesc: not used, idx: 2892, offset: 25, otp_b0: 0, otp_a0: 272, otpreg_add: 1314, otpreg_ofs: 2}
OTP_BUCK3_OPT_DIS_MAXTON_1314: {name: OPT_DIS_MAXTON, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_9, reg_addr: 17261, otp_owner: design, value: 0, bw: 1, desc: 'maxton timer 0: enable 1: disable', htmldesc: 'maxton timer<br>0: enable<br>1: disable', idx: 2893, offset: 26, otp_b0: 0, otp_a0: 272, otpreg_add: 1314, otpreg_ofs: 3}
OTP_BUCK3_OPT_MASK_PEAK_CMP_1314: {name: OPT_MASK_PEAK_CMP, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_9, reg_addr: 17261, otp_owner: design, value: 0, bw: 1, desc: not used, htmldesc: not used, idx: 2894, offset: 27, otp_b0: 0, otp_a0: 272, otpreg_add: 1314, otpreg_ofs: 4}
OTP_BUCK3_OPT_MASK_DUTYCYCLE_CMP_1314: {name: OPT_MASK_DUTYCYCLE_CMP, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_9, reg_addr: 17261, otp_owner: design, value: 0, bw: 1, desc: not used, htmldesc: not used, idx: 2895, offset: 28, otp_b0: 0, otp_a0: 272, otpreg_add: 1314, otpreg_ofs: 5}
OTP_BUCK3_OPT_IDLE_AFTER_OV_1314: {name: OPT_IDLE_AFTER_OV, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_9, reg_addr: 17261, otp_owner: design, value: 0, bw: 1, desc: 'action after ov 0: just signal event 1: go tristate in ov event', htmldesc: 'action after ov<br>0: just signal event<br>1: go tristate in ov event', idx: 2896, offset: 29, otp_b0: 0, otp_a0: 272, otpreg_add: 1314, otpreg_ofs: 6}
OTP_BUCK3_OPT_IDLE_AFTER_MAXTON_1314: {name: OPT_IDLE_AFTER_MAXTON, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_9, reg_addr: 17261, otp_owner: design, value: 1, bw: 1, desc: 'action after maxton event 0: turn LS on in pfm maxton event 1: go tristate in pfm maxton event', htmldesc: 'action after maxton event<br>0: turn LS on in pfm maxton event<br>1: go tristate in pfm maxton event', idx: 2897, offset: 30, otp_b0: 0, otp_a0: 272, otpreg_add: 1314, otpreg_ofs: 7}
OTP_BUCK3_TR_HS_SNS_BLANKING_1315: {name: TR_HS_SNS_BLANKING, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_10, reg_addr: 17262, otp_owner: trim, value: 0, bw: 4, desc: Trim bits for HS sensefet blanking (unsigned), htmldesc: Trim bits for HS sensefet blanking (unsigned), idx: 2898, offset: 31, otp_b0: 0, otp_a0: 272, otpreg_add: 1315, otpreg_ofs: 0}
OTP_BUCK3_OPT_EN_EXTRA_DELAY_1315: {name: OPT_EN_EXTRA_DELAY, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_10, reg_addr: 17262, otp_owner: design, value: 1, bw: 1, desc: 'extra 15ns delay to minoff 0: do not add extra delay 1: add extra delay', htmldesc: 'extra 15ns delay to minoff<br>0: do not add extra delay<br>1: add extra delay', idx: 2899, offset: 3, otp_b0: 0, otp_a0: 273, otpreg_add: 1315, otpreg_ofs: 4}
OTP_BUCK3_TR_LSOFF_BLANKING_1316: {name: TR_LSOFF_BLANKING, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_11, reg_addr: 17263, otp_owner: trim, value: 0, bw: 2, desc: Blanking while in tristate, htmldesc: Blanking while in tristate, idx: 2900, offset: 4, otp_b0: 0, otp_a0: 273, otpreg_add: 1316, otpreg_ofs: 0}
OTP_BUCK3_TM_SEL_LX_1316: {name: TM_SEL_LX, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_11, reg_addr: 17263, otp_owner: design, value: 0, bw: 2, desc: not used, htmldesc: not used, idx: 2901, offset: 6, otp_b0: 0, otp_a0: 273, otpreg_add: 1316, otpreg_ofs: 2}
OTP_BUCK3_OPT_HS_DRV_STRENGTH_1317: {name: OPT_HS_DRV_STRENGTH, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_12, reg_addr: 17264, otp_owner: design, value: 0, bw: 3, desc: HS gate driver strength, htmldesc: HS gate driver strength, idx: 2902, offset: 8, otp_b0: 0, otp_a0: 273, otpreg_add: 1317, otpreg_ofs: 0}
OTP_BUCK3_OPT_EN_PLL_TOFF_1317: {name: OPT_EN_PLL_TOFF, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_12, reg_addr: 17264, otp_owner: design, value: 1, bw: 1, desc: 'PLL in toff gen 0: disable 1: enable', htmldesc: 'PLL in toff gen<br>0: disable<br>1: enable', idx: 2903, offset: 11, otp_b0: 0, otp_a0: 273, otpreg_add: 1317, otpreg_ofs: 4}
OTP_BUCK3_OPT_SMALL_FSHIFT_1317: {name: OPT_SMALL_FSHIFT, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_12, reg_addr: 17264, otp_owner: design, value: 0, bw: 1, desc: shift frequency 60%, htmldesc: shift frequency 60%, idx: 2904, offset: 12, otp_b0: 0, otp_a0: 273, otpreg_add: 1317, otpreg_ofs: 6}
OTP_BUCK3_TR_OTP_SPARE_1318: {name: TR_OTP_SPARE, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_13, reg_addr: 17265, otp_owner: trim, value: 0, bw: 1, desc: Spare lp tr bits (with register), htmldesc: Spare lp tr bits (with register), idx: 2905, offset: 13, otp_b0: 0, otp_a0: 273, otpreg_add: 1318, otpreg_ofs: 0}
OTP_BUCK3_OPT_SEL_ZCD_PWM_COUNTER_1319: {name: OPT_SEL_ZCD_PWM_COUNTER, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_14, reg_addr: 17266, otp_owner: design, value: 3, bw: 3, desc: Zero crossing count select in PWM (unsigned), htmldesc: Zero crossing count select in PWM (unsigned), idx: 2906, offset: 14, otp_b0: 0, otp_a0: 273, otpreg_add: 1319, otpreg_ofs: 4}
OTP_BUCK3_ENABLE_SPARE_0_1320: {name: ENABLE_SPARE_0, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_16, reg_addr: 17268, otp_owner: design, value: 0, bw: 3, desc: Spare lp enable bits (with register), htmldesc: Spare lp enable bits (with register), idx: 2907, offset: 17, otp_b0: 0, otp_a0: 273, otpreg_add: 1320, otpreg_ofs: 0}
OTP_BUCK3_CFG_ENABLE_VOUT_REPLICA_1321: {name: CFG_ENABLE_VOUT_REPLICA, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_19, reg_addr: 17271, otp_owner: design, value: 1, bw: 1, desc: Enable vout replica generation, htmldesc: Enable vout replica generation, idx: 2908, offset: 20, otp_b0: 0, otp_a0: 273, otpreg_add: 1321, otpreg_ofs: 0}
OTP_BUCK3_CFG_ENABLE_DUTY_CYCLE_DET_1321: {name: CFG_ENABLE_DUTY_CYCLE_DET, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_19, reg_addr: 17271, otp_owner: design, value: 1, bw: 1, desc: Enable duty cycle detection, htmldesc: Enable duty cycle detection, idx: 2909, offset: 21, otp_b0: 0, otp_a0: 273, otpreg_add: 1321, otpreg_ofs: 1}
OTP_BUCK3_CFG_ENABLE_PT_1321: {name: CFG_ENABLE_PT, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_19, reg_addr: 17271, otp_owner: design, value: 1, bw: 1, desc: enable power train, htmldesc: enable power train, idx: 2910, offset: 22, otp_b0: 0, otp_a0: 273, otpreg_add: 1321, otpreg_ofs: 2}
OTP_BUCK3_CFG_ENABLE_DIG_1321: {name: CFG_ENABLE_DIG, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_19, reg_addr: 17271, otp_owner: design, value: 1, bw: 1, desc: Enable digital section and power stage of LP, htmldesc: Enable digital section and power stage of LP, idx: 2911, offset: 23, otp_b0: 0, otp_a0: 273, otpreg_add: 1321, otpreg_ofs: 3}
OTP_BUCK3_CFG_ENABLE_IBIAS_1321: {name: CFG_ENABLE_IBIAS, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_19, reg_addr: 17271, otp_owner: design, value: 1, bw: 1, desc: Enable bias, htmldesc: Enable bias, idx: 2912, offset: 24, otp_b0: 0, otp_a0: 273, otpreg_add: 1321, otpreg_ofs: 4}
OTP_BUCK3_CFG_ENABLE_TOFF_MIN_1322: {name: CFG_ENABLE_TOFF_MIN, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_20, reg_addr: 17272, otp_owner: design, value: 1, bw: 1, desc: enable minoff, htmldesc: enable minoff, idx: 2913, offset: 25, otp_b0: 0, otp_a0: 273, otpreg_add: 1322, otpreg_ofs: 0}
OTP_BUCK3_CFG_ENABLE_PEAK_CMP_1322: {name: CFG_ENABLE_PEAK_CMP, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_20, reg_addr: 17272, otp_owner: design, value: 1, bw: 1, desc: Enable peak comp, htmldesc: Enable peak comp, idx: 2914, offset: 26, otp_b0: 0, otp_a0: 273, otpreg_add: 1322, otpreg_ofs: 1}
OTP_BUCK3_CFG_ENABLE_ZCD_1322: {name: CFG_ENABLE_ZCD, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_20, reg_addr: 17272, otp_owner: design, value: 1, bw: 1, desc: Enable zero cross, htmldesc: Enable zero cross, idx: 2915, offset: 27, otp_b0: 0, otp_a0: 273, otpreg_add: 1322, otpreg_ofs: 2}
OTP_BUCK3_CFG_ENABLE_CUR_SENSE_1322: {name: CFG_ENABLE_CUR_SENSE, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_20, reg_addr: 17272, otp_owner: design, value: 1, bw: 1, desc: Enable current sense, htmldesc: Enable current sense, idx: 2916, offset: 28, otp_b0: 0, otp_a0: 273, otpreg_add: 1322, otpreg_ofs: 3}
OTP_BUCK3_CFG_ENABLE_PROP_CURRENT_1322: {name: CFG_ENABLE_PROP_CURRENT, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_20, reg_addr: 17272, otp_owner: design, value: 1, bw: 1, desc: Enables proportional current, htmldesc: Enables proportional current, idx: 2917, offset: 29, otp_b0: 0, otp_a0: 273, otpreg_add: 1322, otpreg_ofs: 4}
OTP_BUCK3_CFG_ENABLE_TOFF_1322: {name: CFG_ENABLE_TOFF, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_20, reg_addr: 17272, otp_owner: design, value: 1, bw: 1, desc: Enable off time generator, htmldesc: Enable off time generator, idx: 2918, offset: 30, otp_b0: 0, otp_a0: 273, otpreg_add: 1322, otpreg_ofs: 5}
OTP_BUCK3_DCFG_REGSPARE_0_1323: {name: DCFG_REGSPARE_0, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_25, reg_addr: 17277, otp_owner: design, value: 0, bw: 4, desc: Spare lp dcfg bits (with register), htmldesc: Spare lp dcfg bits (with register), idx: 2919, offset: 31, otp_b0: 0, otp_a0: 273, otpreg_add: 1323, otpreg_ofs: 0}
OTP_BUCK3_OPT_EN_FSM_COND_ST_1323: {name: OPT_EN_FSM_COND_ST, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_25, reg_addr: 17277, otp_owner: design, value: 1, bw: 1, desc: Enable transition logic in fsm to be active only during correct state, htmldesc: Enable transition logic in fsm to be active only during correct state, idx: 2920, offset: 3, otp_b0: 0, otp_a0: 274, otpreg_add: 1323, otpreg_ofs: 4}
OTP_BUCK3_TM_PWM_MODE_1323: {name: TM_PWM_MODE, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_25, reg_addr: 17277, otp_owner: design, value: 0, bw: 1, desc: Testmode for PWM operation, htmldesc: Testmode for PWM operation, idx: 2921, offset: 4, otp_b0: 0, otp_a0: 274, otpreg_add: 1323, otpreg_ofs: 5}
OTP_BUCK3_DCFG_REGSPARE_1_1324: {name: DCFG_REGSPARE_1, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_26, reg_addr: 17278, otp_owner: design, value: 0, bw: 8, desc: Spare lp dcfg bits (with register), htmldesc: Spare lp dcfg bits (with register), idx: 2922, offset: 5, otp_b0: 0, otp_a0: 274, otpreg_add: 1324, otpreg_ofs: 0}
OTP_BUCK3_OPT_SPARE_1_1325: {name: OPT_SPARE_1, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_27, reg_addr: 17279, otp_owner: design, value: 0, bw: 6, desc: Spare lp cfg bits (with register), htmldesc: Spare lp cfg bits (with register), idx: 2923, offset: 13, otp_b0: 0, otp_a0: 274, otpreg_add: 1325, otpreg_ofs: 0}
OTP_BUCK3_CFG_FORCE_PFM_STARTUP_1326: {name: CFG_FORCE_PFM_STARTUP, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_28, reg_addr: 17280, otp_owner: design, value: 1, bw: 1, desc: force_pfm during startup, htmldesc: force_pfm during startup, idx: 2924, offset: 19, otp_b0: 0, otp_a0: 274, otpreg_add: 1326, otpreg_ofs: 0}
OTP_BUCK3_CFG_FORCE_PFM_1326: {name: CFG_FORCE_PFM, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_28, reg_addr: 17280, otp_owner: design, value: 0, bw: 1, desc: force_pfm during active, htmldesc: force_pfm during active, idx: 2925, offset: 20, otp_b0: 0, otp_a0: 274, otpreg_add: 1326, otpreg_ofs: 1}
OTP_BUCK3_CFG_FORCE_PWM_1326: {name: CFG_FORCE_PWM, inst_name: BUCK3, reg_name: BUCK3_LP_CFG_28, reg_addr: 17280, otp_owner: design, value: 0, bw: 1, desc: force_pwm during startup and active, htmldesc: force_pwm during startup and active, idx: 2926, offset: 21, otp_b0: 0, otp_a0: 274, otpreg_add: 1326, otpreg_ofs: 2}
OTP_BUCK3_ENABLE_IBIAS_1327: {name: ENABLE_IBIAS, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_0, reg_addr: 17304, otp_owner: design, value: 1, bw: 1, desc: Enable ldo bias, htmldesc: Enable ldo bias, idx: 2927, offset: 22, otp_b0: 0, otp_a0: 274, otpreg_add: 1327, otpreg_ofs: 0}
OTP_BUCK3_ENABLE_LDO_1327: {name: ENABLE_LDO, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_0, reg_addr: 17304, otp_owner: design, value: 1, bw: 1, desc: Enable ldo if in BUCK is in pwm mode, htmldesc: Enable ldo if in BUCK is in pwm mode, idx: 2928, offset: 23, otp_b0: 0, otp_a0: 274, otpreg_add: 1327, otpreg_ofs: 1}
OTP_BUCK3_TM_EN_VOUT_LOAD_1327: {name: TM_EN_VOUT_LOAD, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_0, reg_addr: 17304, otp_owner: design, value: 0, bw: 1, desc: Enable resistive load connected to VOUT pin (100 Ohm), htmldesc: Enable resistive load connected to VOUT pin (100 Ohm), idx: 2929, offset: 24, otp_b0: 0, otp_a0: 274, otpreg_add: 1327, otpreg_ofs: 2}
OTP_BUCK3_TM_DIS_PWRSTAGE_1327: {name: TM_DIS_PWRSTAGE, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_0, reg_addr: 17304, otp_owner: design, value: 0, bw: 1, desc: Disable 19/20 of pwr stage for reduced max current, htmldesc: Disable 19/20 of pwr stage for reduced max current, idx: 2930, offset: 25, otp_b0: 0, otp_a0: 274, otpreg_add: 1327, otpreg_ofs: 3}
OTP_BUCK3_TR_ILIM_1328: {name: TR_ILIM, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_1, reg_addr: 17305, otp_owner: trim, value: 9, bw: 5, desc: Trimming of Maximum Current Limit (unsigned), htmldesc: Trimming of Maximum Current Limit (unsigned), idx: 2931, offset: 26, otp_b0: 0, otp_a0: 274, otpreg_add: 1328, otpreg_ofs: 0}
OTP_BUCK3_TR_OTP_SPARE_0_1329: {name: TR_OTP_SPARE_0, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_2, reg_addr: 17306, otp_owner: trim, value: 0, bw: 8, desc: Spare hp trim bits (with register), htmldesc: Spare hp trim bits (with register), idx: 2932, offset: 31, otp_b0: 0, otp_a0: 274, otpreg_add: 1329, otpreg_ofs: 0}
OTP_BUCK3_TR_OTP_SPARE_1_1330: {name: TR_OTP_SPARE_1, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_3, reg_addr: 17307, otp_owner: trim, value: 0, bw: 3, desc: Spare hp trim bits (with register), htmldesc: Spare hp trim bits (with register), idx: 2933, offset: 7, otp_b0: 0, otp_a0: 275, otpreg_add: 1330, otpreg_ofs: 0}
OTP_BUCK3_ENABLE_SPARE_0_1330: {name: ENABLE_SPARE_0, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_3, reg_addr: 17307, otp_owner: design, value: 0, bw: 5, desc: Spare hp enable bits (with register), htmldesc: Spare hp enable bits (with register), idx: 2934, offset: 10, otp_b0: 0, otp_a0: 275, otpreg_add: 1330, otpreg_ofs: 3}
OTP_BUCK3_TM_SENSE_1331: {name: TM_SENSE, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_4, reg_addr: 17308, otp_owner: design, value: 0, bw: 1, desc: Send signals to ATB and DTB, htmldesc: Send signals to ATB and DTB, idx: 2935, offset: 15, otp_b0: 0, otp_a0: 275, otpreg_add: 1331, otpreg_ofs: 0}
OTP_BUCK3_OPT_DIS_LOWPWR_1332: {name: OPT_DIS_LOWPWR, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_5, reg_addr: 17309, otp_owner: design, value: 0, bw: 1, desc: 'set when LDO is on 0: when BUCK is switching in PWM only 1: when BUCK is switching in PFM or PWM mode', htmldesc: 'set when LDO is on<br>0: when BUCK is switching in PWM only<br>1: when BUCK is switching in PFM or PWM mode', idx: 2936, offset: 16, otp_b0: 0, otp_a0: 275, otpreg_add: 1332, otpreg_ofs: 0}
OTP_BUCK3_OPT_EN_BYPASS_1332: {name: OPT_EN_BYPASS, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_5, reg_addr: 17309, otp_owner: design, value: 1, bw: 1, desc: Enable Bypass mode, htmldesc: Enable Bypass mode, idx: 2937, offset: 17, otp_b0: 0, otp_a0: 275, otpreg_add: 1332, otpreg_ofs: 1}
OTP_BUCK3_OPT_INCREASE_COMP_RES_1332: {name: OPT_INCREASE_COMP_RES, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_5, reg_addr: 17309, otp_owner: design, value: 0, bw: 1, desc: 'Set compensation resistor 0: 250k Ohm 1: 500k Ohm', htmldesc: 'Set compensation resistor<br>0: 250k Ohm<br>1: 500k Ohm', idx: 2938, offset: 18, otp_b0: 0, otp_a0: 275, otpreg_add: 1332, otpreg_ofs: 2}
OTP_BUCK3_OPT_SPARE_2_1332: {name: OPT_SPARE_2, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_5, reg_addr: 17309, otp_owner: design, value: 0, bw: 1, desc: Spare hp cfg bits (with register), htmldesc: Spare hp cfg bits (with register), idx: 2939, offset: 19, otp_b0: 0, otp_a0: 275, otpreg_add: 1332, otpreg_ofs: 3}
OTP_BUCK3_OPT_EN_IF_PWM_HSON_1332: {name: OPT_EN_IF_PWM_HSON, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_5, reg_addr: 17309, otp_owner: design, value: 0, bw: 1, desc: Enable LDO if BUCK is in pwm mode and only when High-Side is ON, htmldesc: Enable LDO if BUCK is in pwm mode and only when High-Side is ON, idx: 2940, offset: 20, otp_b0: 0, otp_a0: 275, otpreg_add: 1332, otpreg_ofs: 4}
OTP_BUCK3_OPT_EN_ILIM_1332: {name: OPT_EN_ILIM, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_5, reg_addr: 17309, otp_owner: design, value: 1, bw: 1, desc: Enable current limit Circuit, htmldesc: Enable current limit Circuit, idx: 2941, offset: 21, otp_b0: 0, otp_a0: 275, otpreg_add: 1332, otpreg_ofs: 5}
OTP_BUCK3_OPT_SPARE_0_1333: {name: OPT_SPARE_0, inst_name: BUCK3, reg_name: BUCK3_HP1_CFG_6, reg_addr: 17310, otp_owner: design, value: 0, bw: 8, desc: Spare hp cfg bits (with register), htmldesc: Spare hp cfg bits (with register), idx: 2942, offset: 22, otp_b0: 0, otp_a0: 275, otpreg_add: 1333, otpreg_ofs: 0}
OTP_BUCK7_DEEP_SLEEP_OFF_1334: {name: DEEP_SLEEP_OFF, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_0, reg_addr: 18178, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in OFF state , 00 --> Buck operates in normal mode, 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in OFF state ,<br>00 --> Buck operates in normal mode,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2943, offset: 30, otp_b0: 0, otp_a0: 275, otpreg_add: 1334, otpreg_ofs: 0}
OTP_BUCK7_DEEP_SLEEP_S2R_1334: {name: DEEP_SLEEP_S2R, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_0, reg_addr: 18178, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in S2R state , 00 --> Buck operates in normal mode, 01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 ---> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in S2R state ,<br>00 --> Buck operates in normal mode,<br>01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11
    ---> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2944, offset: 0, otp_b0: 0, otp_a0: 276, otpreg_add: 1334, otpreg_ofs: 2}
OTP_BUCK7_DEEP_SLEEP_DDR_1334: {name: DEEP_SLEEP_DDR, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_0, reg_addr: 18178, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in DDR state , 00 --> Buck operates in normal mode , 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) , 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in DDR state ,<br>00 --> Buck operates in normal mode ,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) ,<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2945, offset: 2, otp_b0: 0, otp_a0: 276, otpreg_add: 1334, otpreg_ofs: 4}
OTP_BUCK7_DEEP_SLEEP_ACT_1334: {name: DEEP_SLEEP_ACT, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_0, reg_addr: 18178, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in AWAKE state , 00 --> Buck operates in normal mode 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in AWAKE state ,<br>00 --> Buck operates in normal mode<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system)<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 2946, offset: 4, otp_b0: 0, otp_a0: 276, otpreg_add: 1334, otpreg_ofs: 6}
OTP_BUCK7_CFG_PH_CLK_MODE_1335: {name: CFG_PH_CLK_MODE, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_1, reg_addr: 18179, otp_owner: design, value: 0, bw: 1, desc: 'option for phase clock enable, 0: phase clocks enabled in matching PWM state. 1: enables all PWM135 phase clock when in any PWM state.', htmldesc: 'option for phase clock enable,<br>0: phase clocks enabled in matching PWM state.<br>1: enables all PWM135 phase clock when in any PWM state.', idx: 2947, offset: 6, otp_b0: 0, otp_a0: 276, otpreg_add: 1335, otpreg_ofs: 0}
OTP_BUCK7_CFG_SAFEGUARD_TURN_OFF_1335: {name: CFG_SAFEGUARD_TURN_OFF, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_1, reg_addr: 18179, otp_owner: design, value: 1, bw: 1, desc: '0 - Avus compatibility mode 1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', htmldesc: '0 - Avus compatibility mode<br>1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', idx: 2948, offset: 7, otp_b0: 0, otp_a0: 276, otpreg_add: 1335, otpreg_ofs: 1}
OTP_BUCK7_CFG_EN_FILTER_1335: {name: CFG_EN_FILTER, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_1, reg_addr: 18179, otp_owner: design, value: 0, bw: 1, desc: Enable async up glitch filter, htmldesc: Enable async up glitch filter, idx: 2949, offset: 8, otp_b0: 0, otp_a0: 276, otpreg_add: 1335, otpreg_ofs: 2}
OTP_BUCK7_CFG_FORCE_CLK_GATE_1335: {name: CFG_FORCE_CLK_GATE, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_1, reg_addr: 18179, otp_owner: design, value: 0, bw: 3, desc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., htmldesc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., idx: 2950, offset: 9, otp_b0: 0, otp_a0: 276, otpreg_add: 1335, otpreg_ofs: 3}
OTP_BUCK7_CFG_OV_DISCHARGE_MODE_1335: {name: CFG_OV_DISCHARGE_MODE, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_1, reg_addr: 18179, otp_owner: design, value: 0, bw: 2, desc: 'Enable discharge on OV condition.  0-no discharge,  1-passive discharge, 2-passive discharge only in pfm, 3-active discharge', htmldesc: 'Enable discharge on OV condition. <br>0-no discharge, <br>1-passive discharge,<br>2-passive discharge only in pfm,<br>3-active discharge', idx: 2951, offset: 12, otp_b0: 0, otp_a0: 276, otpreg_add: 1335, otpreg_ofs: 6}
OTP_BUCK7_CFG_PULLDN_DIS_1336: {name: CFG_PULLDN_DIS, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_2, reg_addr: 18180, otp_owner: system, value: 15, bw: 4, desc: 'Disable the pulldown when the buck is disabled. Bit0: valid in AWAKE Bit1: valid in SLEEP_DDR Bit2: valid in SLEEP_S2R Bit3: valid in OFF and during startup of the device (all other states)', htmldesc: 'Disable the pulldown when the buck is disabled.<br>Bit0: valid in AWAKE<br>Bit1: valid in SLEEP_DDR<br>Bit2: valid in SLEEP_S2R<br>Bit3: valid in OFF and during startup of the device (all other states)', idx: 2952, offset: 14, otp_b0: 0,
  otp_a0: 276, otpreg_add: 1336, otpreg_ofs: 0}
OTP_BUCK7_CFG_BLANK_OV_EVT_DIS_1336: {name: CFG_BLANK_OV_EVT_DIS, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_2, reg_addr: 18180, otp_owner: design, value: 0, bw: 1, desc: disable blanking the OV event during startup/dvc, htmldesc: disable blanking the OV event during startup/dvc, idx: 2953, offset: 18, otp_b0: 0, otp_a0: 276, otpreg_add: 1336, otpreg_ofs: 4}
OTP_BUCK7_CFG_BLANK_UV_EVT_DIS_1336: {name: CFG_BLANK_UV_EVT_DIS, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_2, reg_addr: 18180, otp_owner: design, value: 0, bw: 1, desc: disable blanking the UV event during startup/dvc, htmldesc: disable blanking the UV event during startup/dvc, idx: 2954, offset: 19, otp_b0: 0, otp_a0: 276, otpreg_add: 1336, otpreg_ofs: 5}
OTP_BUCK7_CFG_BLANK_EVT_DLY_1336: {name: CFG_BLANK_EVT_DLY, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_2, reg_addr: 18180, otp_owner: design, value: 0, bw: 1, desc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', htmldesc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', idx: 2955, offset: 20, otp_b0: 0, otp_a0: 276, otpreg_add: 1336, otpreg_ofs: 6}
OTP_BUCK7_CFG_THROTTLE_COMP_ON_1336: {name: CFG_THROTTLE_COMP_ON, inst_name: BUCK7, reg_name: BUCK7_DIG_CNTRL_2, reg_addr: 18180, otp_owner: design, value: 0, bw: 1, desc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits. 0 - This feature is not active 1 - This feature is active', htmldesc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits.<br>0 - This feature is not
    active<br>1 - This feature is active', idx: 2956, offset: 21, otp_b0: 0, otp_a0: 276, otpreg_add: 1336, otpreg_ofs: 7}
OTP_BUCK7_CFG_DVC_WAIT_TIME_1337: {name: CFG_DVC_WAIT_TIME, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_0, reg_addr: 18181, otp_owner: design, value: 1, bw: 3, desc: 'Time to wait after DVC command before start vid ramping,  tdvc_wait = (cfg_dvc_wait_time*250)ns', htmldesc: 'Time to wait after DVC command before start vid ramping,<br> tdvc_wait = (cfg_dvc_wait_time*250)ns', idx: 2957, offset: 22, otp_b0: 0, otp_a0: 276, otpreg_add: 1337, otpreg_ofs: 0}
OTP_BUCK7_CFG_USE_SERVOCOMP_FOR_OV_1337: {name: CFG_USE_SERVOCOMP_FOR_OV, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_0, reg_addr: 18181, otp_owner: design, value: 0, bw: 1, desc: Unused. Always write 0., htmldesc: Unused. Always write 0., idx: 2958, offset: 25, otp_b0: 0, otp_a0: 276, otpreg_add: 1337, otpreg_ofs: 3}
OTP_BUCK7_CFG_DVC_DONE_CONDITION_1337: {name: CFG_DVC_DONE_CONDITION, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_0, reg_addr: 18181, otp_owner: design, value: 0, bw: 2, desc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module: 0: wait for dummy step only for group DVC (original condition)   1: same as 0, but ignore dvc_state_ok_i   2: wait for dummy step in both ind and group DVC    3: same as 2, but ignore dvc_state_ok_i', htmldesc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module:<br>0: wait for dummy step only
    for group DVC (original condition)  <br>1: same as 0, but ignore dvc_state_ok_i  <br>2: wait for dummy step in both ind and group DVC   <br>3: same as 2, but ignore dvc_state_ok_i', idx: 2959, offset: 26, otp_b0: 0, otp_a0: 276, otpreg_add: 1337, otpreg_ofs: 4}
OTP_BUCK7_CFG_DYN_PWM5_1337: {name: CFG_DYN_PWM5, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_0, reg_addr: 18181, otp_owner: design, value: 0, bw: 2, desc: ' Dynamically disable PWM5 state if vsel is in lower quarter , 00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage, 01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,
    10 ---Unused (do not write this code) , 11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', htmldesc: ' Dynamically disable PWM5 state if vsel is in lower quarter ,<br>00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage,<br>01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC
    voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,<br>10 ---Unused (do not write this code) ,<br>11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', idx: 2960, offset: 28, otp_b0: 0, otp_a0: 276, otpreg_add: 1337, otpreg_ofs: 6}
OTP_BUCK7_CFG_OPEN_DVC_UP_1338: {name: CFG_OPEN_DVC_UP, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_1, reg_addr: 18182, otp_owner: system, value: 0, bw: 2, desc: 'Option to specify how buck moves between states during dvc ramp up: 00 - discharge enabled (Imola compatible mode) -        The buck will move automatically to PWM(MAX) during DVC up / startup DVC up, 01 - discharge disabled (Imola compatible mode) -        The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up unless        required due to panic / PFM comparator triggering.        (note CFG_OV_DISCH may still
    cause passive/active discharge and must be set accordingly) 10 - discharge enabled during normal DVC up / but disabled during startup DVC up.        OV automatically forced 0 during startup DVC up. 11 - unused (do not write this code)', htmldesc: 'Option to specify how buck moves between states during dvc ramp up:<br>00 - discharge enabled (Imola compatible mode) -<br>       The buck will move automatically to PWM(MAX) during DVC up / startup DVC up,<br>01 - discharge disabled (Imola compatible mode) -<br>       The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up
    unless<br>       required due to panic / PFM comparator triggering.<br>       (note CFG_OV_DISCH may still cause passive/active discharge and must be set accordingly)<br>10 - discharge enabled during normal DVC up / but disabled during startup DVC up.<br>       OV automatically forced 0 during startup DVC up.<br>11 - unused (do not write this code)', idx: 2961, offset: 30, otp_b0: 0, otp_a0: 276, otpreg_add: 1338, otpreg_ofs: 0}
OTP_BUCK7_CFG_DVC_DONE_DLY_1338: {name: CFG_DVC_DONE_DLY, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_1, reg_addr: 18182, otp_owner: design, value: 0, bw: 2, desc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', htmldesc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', idx: 2962, offset: 0, otp_b0: 0, otp_a0: 277, otpreg_add: 1338, otpreg_ofs: 2}
OTP_BUCK7_CFG_SLEWDIS_1338: {name: CFG_SLEWDIS, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_1, reg_addr: 18182, otp_owner: system, value: 0, bw: 4, desc: 'Disable buck by slewing down the VID to the lowest vsel , 0    ----  No slew disable , 1    ----  Disable with slewrate 1.5625mV/us  , 2    ----  Disable with slewrate 3.125mV/us  , 3    ----  Disable with slewrate 4.6875mv/us, 4    ----  Disable with slewrate 6.25mV/us  , 5    ----  Disable with slewrate 12.5mV/us  , 6    ----  Disable with slewrate 25mV/us  , 7    ----  Disable with slewrate 50mV/us  , 8-15 ----  Disable with slewrate 0.781mV/us',
  htmldesc: 'Disable buck by slewing down the VID to the lowest vsel ,<br>0    ----  No slew disable ,<br>1    ----  Disable with slewrate 1.5625mV/us  ,<br>2    ----  Disable with slewrate 3.125mV/us  ,<br>3    ----  Disable with slewrate 4.6875mv/us,<br>4    ----  Disable with slewrate 6.25mV/us  ,<br>5    ----  Disable with slewrate 12.5mV/us  ,<br>6    ----  Disable with slewrate 25mV/us  ,<br>7    ----  Disable with slewrate 50mV/us  ,<br>8-15 ----  Disable with slewrate 0.781mV/us ', idx: 2963, offset: 2, otp_b0: 0, otp_a0: 277, otpreg_add: 1338, otpreg_ofs: 4}
OTP_BUCK7_CFG_NO_DISCHARGE_SINGLE_DVC_1339: {name: CFG_NO_DISCHARGE_SINGLE_DVC, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_2, reg_addr: 18183, otp_owner: system, value: 0, bw: 2, desc: Define buck state for non-group DVC down commands 0 - PWM2 1 - unused (do not write this code) 2 - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings 3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, htmldesc: Define buck state for non-group DVC down commands<br>0 - PWM2<br>1 - unused (do not write this code)<br>2
    - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 2964, offset: 6, otp_b0: 0, otp_a0: 277, otpreg_add: 1339, otpreg_ofs: 0}
OTP_BUCK7_CFG_NO_DISCHARGE_GROUP_DVC_1339: {name: CFG_NO_DISCHARGE_GROUP_DVC, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_2, reg_addr: 18183, otp_owner: system, value: 0, bw: 2, desc: Define buck state for group DVC down commands 0 - PWM2 1 - Unused (do not write this code) 2 - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings 3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, htmldesc: Define buck state for group DVC down commands<br>0 - PWM2<br>1 - Unused (do not write this code)<br>2
    - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 2965, offset: 8, otp_b0: 0, otp_a0: 277, otpreg_add: 1339, otpreg_ofs: 2}
OTP_BUCK7_CFG_DIS_DVC_DN_PH_SHED_1339: {name: CFG_DIS_DVC_DN_PH_SHED, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_2, reg_addr: 18183, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during DVC no_discharge (ramp dn). 1 - disable ph shed during DVC ramp for no_discharge (ramp dn), htmldesc: 0 - ph shed possible during DVC no_discharge (ramp dn).<br>1 - disable ph shed during DVC ramp for no_discharge (ramp dn), idx: 2966, offset: 10, otp_b0: 0, otp_a0: 277, otpreg_add: 1339, otpreg_ofs: 4}
OTP_BUCK7_CFG_DIS_DVC_UP_PH_SHED_1339: {name: CFG_DIS_DVC_UP_PH_SHED, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_2, reg_addr: 18183, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during open_dvc (ramp up) 1 - disable ph shed during DVC ramp for open_dvc (ramp up), htmldesc: 0 - ph shed possible during open_dvc (ramp up)<br>1 - disable ph shed during DVC ramp for open_dvc (ramp up), idx: 2967, offset: 11, otp_b0: 0, otp_a0: 277, otpreg_add: 1339, otpreg_ofs: 5}
OTP_BUCK7_CFG_PFM_DVCDN_OV_MODE_1339: {name: CFG_PFM_DVCDN_OV_MODE, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_2, reg_addr: 18183, otp_owner: design, value: 0, bw: 1, desc: '0 - same action as in normal OV selected by cfg_ov_disch_mode 1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings.This also automatically enables OV usage in PWM1/2 during the DVC down ramp if cfg_pwm1_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode are restored, and the usage of
    OV for cfg_pwm1_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', htmldesc: '0 - same action as in normal OV selected by cfg_ov_disch_mode<br>1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings.This also automatically enables OV usage in PWM1/2 during the DVC down ramp if cfg_pwm1_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode
    are restored, and the usage of OV for cfg_pwm1_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', idx: 2968, offset: 12, otp_b0: 0, otp_a0: 277, otpreg_add: 1339, otpreg_ofs: 6}
OTP_BUCK7_CFG_NO_SHED_PFM_DVC_FIX_1339: {name: CFG_NO_SHED_PFM_DVC_FIX, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_2, reg_addr: 18183, otp_owner: system, value: 0, bw: 1, desc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command: 0 - Don\t prevent going to PFM  1 - Prevent going to PFM when phase shedding blocked during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', htmldesc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command:<br>0 - Don\t prevent going to PFM <br>1 - Prevent going to PFM when phase shedding blocked
    during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', idx: 2969, offset: 13, otp_b0: 0, otp_a0: 277, otpreg_add: 1339, otpreg_ofs: 7}
OTP_BUCK7_CFG_DVC_FAST_STARTUP_SR_UP_1340: {name: CFG_DVC_FAST_STARTUP_SR_UP, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_3, reg_addr: 18184, otp_owner: design, value: 0, bw: 4, desc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 2970, offset: 14, otp_b0: 0, otp_a0: 277,
  otpreg_add: 1340, otpreg_ofs: 0}
OTP_BUCK7_CFG_DVC_FAST_STARTUP_SR_DN_1340: {name: CFG_DVC_FAST_STARTUP_SR_DN, inst_name: BUCK7, reg_name: BUCK7_DIG_DVC_CNTRL_3, reg_addr: 18184, otp_owner: design, value: 0, bw: 4, desc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 2971, offset: 18, otp_b0: 0, otp_a0: 277,
  otpreg_add: 1340, otpreg_ofs: 4}
OTP_BUCK7_CFG_STARTUP_IREF_TIMER_1341: {name: CFG_STARTUP_IREF_TIMER, inst_name: BUCK7, reg_name: BUCK7_DIG_STARTUP_CNTRL_0, reg_addr: 18185, otp_owner: design, value: 8, bw: 5, desc: 'Timer for bias startup, tstart_bias =(8+ cfg_startup_iref_timer  *4)us', htmldesc: 'Timer for bias startup,<br>tstart_bias =(8+ cfg_startup_iref_timer  *4)us ', idx: 2972, offset: 22, otp_b0: 0, otp_a0: 277, otpreg_add: 1341, otpreg_ofs: 0}
OTP_BUCK7_CFG_FAST_STARTUP_MODE_1341: {name: CFG_FAST_STARTUP_MODE, inst_name: BUCK7, reg_name: BUCK7_DIG_STARTUP_CNTRL_0, reg_addr: 18185, otp_owner: design, value: 1, bw: 2, desc: 'Select startup mode: 0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used. 1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used. 2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used. 3 - unused (do not write
    this code)', htmldesc: 'Select startup mode:<br>0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used.<br>1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used.<br>2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used.<br>3 - unused (do not write this code)', idx: 2973, offset: 27, otp_b0: 0, otp_a0: 277, otpreg_add: 1341, otpreg_ofs: 5}
OTP_BUCK7_CFG_STARTUP_TIMER_1342: {name: CFG_STARTUP_TIMER, inst_name: BUCK7, reg_name: BUCK7_DIG_STARTUP_CNTRL_1, reg_addr: 18186, otp_owner: system, value: 20, bw: 6, desc: 'Maximum time for the open loop startup to complete ,  tstart_max = (100+cfg_startup_timer*20)us', htmldesc: 'Maximum time for the open loop startup to complete ,<br> tstart_max = (100+cfg_startup_timer*20)us ', idx: 2974, offset: 29, otp_b0: 0, otp_a0: 277, otpreg_add: 1342, otpreg_ofs: 0}
OTP_BUCK7_CFG_DIG_SPARE_1342: {name: CFG_DIG_SPARE, inst_name: BUCK7, reg_name: BUCK7_DIG_STARTUP_CNTRL_1, reg_addr: 18186, otp_owner: design, value: 0, bw: 2, desc: Spare config bits, htmldesc: Spare config bits, idx: 2975, offset: 3, otp_b0: 0, otp_a0: 278, otpreg_add: 1342, otpreg_ofs: 6}
OTP_BUCK7_CFG_PWM2PFM_CMP_LIM_1343: {name: CFG_PWM2PFM_CMP_LIM, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_0, reg_addr: 18187, otp_owner: design, value: 4, bw: 4, desc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM , = (2+cfg_PWM2PFM_cmp_lim)', htmldesc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM ,<br>= (2+cfg_PWM2PFM_cmp_lim)', idx: 2976, offset: 5, otp_b0: 0, otp_a0: 278, otpreg_add: 1343, otpreg_ofs: 0}
OTP_BUCK7_CFG_PFM2PWM_CMP_LIM_1343: {name: CFG_PFM2PWM_CMP_LIM, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_0, reg_addr: 18187, otp_owner: design, value: 2, bw: 4, desc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM , Notes: 1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise: 2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be
    evaluated at all, as this is an illegal configuration.', htmldesc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM ,<br>Notes:<br>1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise:<br>2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be evaluated at all, as this is an illegal configuration.', idx: 2977, offset: 9, otp_b0: 0, otp_a0: 278,
  otpreg_add: 1343, otpreg_ofs: 4}
OTP_BUCK7_CFG_PFM_IPEAK_1344: {name: CFG_PFM_IPEAK, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_1, reg_addr: 18188, otp_owner: design, value: 4, bw: 4, desc: 'PFM peak current setting,  Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA', htmldesc: 'PFM peak current setting,<br> Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA ', idx: 2978, offset: 13, otp_b0: 0, otp_a0: 278, otpreg_add: 1344, otpreg_ofs: 0}
OTP_BUCK7_CFG_LOW_POWER_MODE_1344: {name: CFG_LOW_POWER_MODE, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_1, reg_addr: 18188, otp_owner: design, value: 1, bw: 1, desc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), htmldesc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), idx: 2979, offset: 17, otp_b0: 0, otp_a0: 278, otpreg_add: 1344, otpreg_ofs: 4}
OTP_BUCK7_CFG_LOW_LATENCY_MODE_1344: {name: CFG_LOW_LATENCY_MODE, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_1, reg_addr: 18188, otp_owner: design, value: 0, bw: 1, desc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', htmldesc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', idx: 2980, offset: 18, otp_b0: 0, otp_a0: 278, otpreg_add: 1344, otpreg_ofs: 5}
OTP_BUCK7_CFG_PFM2PWM_FILTER_1344: {name: CFG_PFM2PWM_FILTER, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_1, reg_addr: 18188, otp_owner: design, value: 1, bw: 1, desc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, htmldesc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, idx: 2981, offset: 19, otp_b0: 0, otp_a0: 278, otpreg_add: 1344, otpreg_ofs: 7}
OTP_BUCK7_CFG_PFM_PULSE_CNT_1345: {name: CFG_PFM_PULSE_CNT, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_2, reg_addr: 18189, otp_owner: design, value: 2, bw: 4, desc: 'Number of pulses in a PFM burst , Number of pulses =  (cfg_PFM_pulse_cnt+1)', htmldesc: 'Number of pulses in a PFM burst ,<br>Number of pulses =  (cfg_PFM_pulse_cnt+1)', idx: 2982, offset: 20, otp_b0: 0, otp_a0: 278, otpreg_add: 1345, otpreg_ofs: 0}
OTP_BUCK7_CFG_FORCE_PWM_CNT_RES_1345: {name: CFG_FORCE_PWM_CNT_RES, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_2, reg_addr: 18189, otp_owner: design, value: 1, bw: 1, desc: Option to force PWM ZD count to zero whenever any of the HP phases are on, htmldesc: Option to force PWM ZD count to zero whenever any of the HP phases are on, idx: 2983, offset: 24, otp_b0: 0, otp_a0: 278, otpreg_add: 1345, otpreg_ofs: 7}
OTP_BUCK7_CFG_2PFM_1346: {name: CFG_2PFM, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_3, reg_addr: 18190, otp_owner: design, value: 0, bw: 2, desc: '0 - go to PFM due to zxc count comparator request,  1 - go to PFM due to vdn comparator request, 2 - go to PFM if ANY of the 2 comparators requests, 3 - go to PFM only if BOTH comparators request.', htmldesc: '0 - go to PFM due to zxc count comparator request, <br>1 - go to PFM due to vdn comparator request,<br>2 - go to PFM if ANY of the 2 comparators requests,<br>3 - go to PFM only if BOTH comparators request.', idx: 2984, offset: 25, otp_b0: 0,
  otp_a0: 278, otpreg_add: 1346, otpreg_ofs: 0}
OTP_BUCK7_CFG_PH_DN_TIMER_1346: {name: CFG_PH_DN_TIMER, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_3, reg_addr: 18190, otp_owner: design, value: 12, bw: 5, desc: 'Timer to shed phases, = (1.25 + cfg_ph_dn_timer) * 250ns', htmldesc: 'Timer to shed phases,<br>= (1.25 + cfg_ph_dn_timer) * 250ns', idx: 2985, offset: 27, otp_b0: 0, otp_a0: 278, otpreg_add: 1346, otpreg_ofs: 3}
OTP_BUCK7_CFG_BLANK_VUP0_SET_1347: {name: CFG_BLANK_VUP0_SET, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_4, reg_addr: 18191, otp_owner: design, value: 12, bw: 4, desc: 'blanking time for vup0 after PWM1 transition,  (cfg_blank_vup0_set+1)*125ns', htmldesc: 'blanking time for vup0 after PWM1 transition,<br> (cfg_blank_vup0_set+1)*125ns', idx: 2986, offset: 0, otp_b0: 0, otp_a0: 279, otpreg_add: 1347, otpreg_ofs: 0}
OTP_BUCK7_CFG_COMP_STBY_1347: {name: CFG_COMP_STBY, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_4, reg_addr: 18191, otp_owner: design, value: 3, bw: 3, desc: 'Time for up/dn DACs to settle,  = (625ns + cfg_comp_stby*125ns)', htmldesc: 'Time for up/dn DACs to settle,<br> = (625ns + cfg_comp_stby*125ns)', idx: 2987, offset: 4, otp_b0: 0, otp_a0: 279, otpreg_add: 1347, otpreg_ofs: 5}
OTP_BUCK7_CFG_PANIC_IN_PFM_1348: {name: CFG_PANIC_IN_PFM, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_5, reg_addr: 18192, otp_owner: design, value: 0, bw: 3, desc: '00x - panic from PFM to PWM5. If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) , 010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 011 - panic from PFM to PWM3, 10x - panic from PFM to PWM1 (test configuration), 11x - ignore panic in PFM (test configuration)', htmldesc: '00x - panic from PFM to
    PWM5. If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) ,<br>010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>011 - panic from PFM to PWM3,<br>10x - panic from PFM to PWM1 (test configuration),<br>11x - ignore panic in PFM (test configuration)', idx: 2988, offset: 7, otp_b0: 0, otp_a0: 279, otpreg_add: 1348, otpreg_ofs: 0}
OTP_BUCK7_CFG_PANIC_IN_PWM1_1348: {name: CFG_PANIC_IN_PWM1, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_5, reg_addr: 18192, otp_owner: design, value: 0, bw: 2, desc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default), 01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 10 - panic from PWM1 to PWM3, 11 - ignore panic in PWM1 (test configuration)', htmldesc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition
    is detected will go to PWM3 instead (default),<br>01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>10 - panic from PWM1 to PWM3,<br>11 - ignore panic in PWM1 (test configuration)', idx: 2989, offset: 10, otp_b0: 0, otp_a0: 279, otpreg_add: 1348, otpreg_ofs: 3}
OTP_BUCK7_CFG_LP_PWM_MODE_1348: {name: CFG_LP_PWM_MODE, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_5, reg_addr: 18192, otp_owner: design, value: 1, bw: 2, desc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3 1 - if the LP PWM comparator is triggered in PFM we move to PWM1 1x- Disable PFM to PWM transition due to LP PWM comparator, htmldesc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3<br>1 - if the LP PWM comparator is triggered in PFM we move to PWM1<br>1x- Disable PFM to PWM transition due to LP PWM comparator, idx: 2990, offset: 12, otp_b0: 0, otp_a0: 279,
  otpreg_add: 1348, otpreg_ofs: 6}
OTP_BUCK7_CFG_DISABLE_PH_ADD_1349: {name: CFG_DISABLE_PH_ADD, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_6, reg_addr: 18193, otp_owner: design, value: 0, bw: 2, desc: 'Disable phase adding feature, 00 -- Allow phase adding , 01 -- Disable phase adding due to up0 , 10 -- Disable phase adding due to up1 , 11 -- Disable all phase adding', htmldesc: 'Disable phase adding feature,<br>00 -- Allow phase adding ,<br>01 -- Disable phase adding due to up0 ,<br>10 -- Disable phase adding due to up1 ,<br>11 -- Disable all phase adding', idx: 2991, offset: 14, otp_b0: 0, otp_a0: 279, otpreg_add: 1349,
  otpreg_ofs: 0}
OTP_BUCK7_CFG_DISABLE_PH_SHED_1349: {name: CFG_DISABLE_PH_SHED, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_6, reg_addr: 18193, otp_owner: design, value: 0, bw: 1, desc: Disable phase shedding feature, htmldesc: Disable phase shedding feature, idx: 2992, offset: 16, otp_b0: 0, otp_a0: 279, otpreg_add: 1349, otpreg_ofs: 2}
OTP_BUCK7_CFG_DISABLE_MODE_PFM_1349: {name: CFG_DISABLE_MODE_PFM, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_6, reg_addr: 18193, otp_owner: design, value: 0, bw: 1, desc: Disable PFM mode, htmldesc: Disable PFM mode, idx: 2993, offset: 17, otp_b0: 0, otp_a0: 279, otpreg_add: 1349, otpreg_ofs: 3}
OTP_BUCK7_CFG_DISABLE_MODE_PWM1_1349: {name: CFG_DISABLE_MODE_PWM1, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_6, reg_addr: 18193, otp_owner: design, value: 0, bw: 1, desc: Disable PWM1 mode, htmldesc: Disable PWM1 mode, idx: 2994, offset: 18, otp_b0: 0, otp_a0: 279, otpreg_add: 1349, otpreg_ofs: 4}
OTP_BUCK7_CFG_DISABLE_MODE_PWM3_1349: {name: CFG_DISABLE_MODE_PWM3, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_6, reg_addr: 18193, otp_owner: design, value: 0, bw: 1, desc: Disable PWM3 mode, htmldesc: Disable PWM3 mode, idx: 2995, offset: 19, otp_b0: 0, otp_a0: 279, otpreg_add: 1349, otpreg_ofs: 5}
OTP_BUCK7_CFG_DISABLE_MODE_PWM5_1349: {name: CFG_DISABLE_MODE_PWM5, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_6, reg_addr: 18193, otp_owner: design, value: 0, bw: 1, desc: Disable PWM5 mode, htmldesc: Disable PWM5 mode, idx: 2996, offset: 20, otp_b0: 0, otp_a0: 279, otpreg_add: 1349, otpreg_ofs: 6}
OTP_BUCK7_CFG_EN_RST_FILTER_1350: {name: CFG_EN_RST_FILTER, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_7, reg_addr: 18194, otp_owner: design, value: 0, bw: 1, desc: enable glitch filter on reset signals, htmldesc: enable glitch filter on reset signals, idx: 2997, offset: 21, otp_b0: 0, otp_a0: 279, otpreg_add: 1350, otpreg_ofs: 0}
OTP_BUCK7_CFG_FORCE_CCM_MODE_1350: {name: CFG_FORCE_CCM_MODE, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_7, reg_addr: 18194, otp_owner: design, value: 0, bw: 1, desc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', htmldesc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', idx: 2998, offset: 22, otp_b0: 0, otp_a0: 279, otpreg_add: 1350, otpreg_ofs: 1}
OTP_BUCK7_CFG_FORCE_CCM_TRIG_1350: {name: CFG_FORCE_CCM_TRIG, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_7, reg_addr: 18194, otp_owner: design, value: 0, bw: 1, desc: trigger the same action as if the force_ccm_i input was asserted, htmldesc: trigger the same action as if the force_ccm_i input was asserted, idx: 2999, offset: 23, otp_b0: 0, otp_a0: 279, otpreg_add: 1350, otpreg_ofs: 2}
OTP_BUCK7_CFG_ZXC_FREE_RUN_1350: {name: CFG_ZXC_FREE_RUN, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_7, reg_addr: 18194, otp_owner: design, value: 0, bw: 1, desc: '0: result update at the end of each window. 1 - result update on the go.', htmldesc: '0: result update at the end of each window. 1 - result update on the go.', idx: 3000, offset: 24, otp_b0: 0, otp_a0: 279, otpreg_add: 1350, otpreg_ofs: 3}
OTP_BUCK7_CFG_PWM3_DN_1350: {name: CFG_PWM3_DN, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_7, reg_addr: 18194, otp_owner: design, value: 3, bw: 2, desc: '0 - go down due to vdn comparator request, 1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck. 2 - go down due to zxc count or vdn comparators requests, 3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', htmldesc: '0 - go down due
    to vdn comparator request,<br>1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.<br>2 - go down due to zxc count or vdn comparators requests,<br>3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', idx: 3001, offset: 25, otp_b0: 0, otp_a0: 279, otpreg_add: 1350, otpreg_ofs: 4}
OTP_BUCK7_CFG_PWM5_DN_1350: {name: CFG_PWM5_DN, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_7, reg_addr: 18194, otp_owner: design, value: 0, bw: 2, desc: Unused. Always write 0., htmldesc: Unused. Always write 0., idx: 3002, offset: 27, otp_b0: 0, otp_a0: 279, otpreg_add: 1350, otpreg_ofs: 6}
OTP_BUCK7_CFG_PH_ZXC_LIM_1351: {name: CFG_PH_ZXC_LIM, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_8, reg_addr: 18195, otp_owner: design, value: 16, bw: 6, desc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., htmldesc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., idx: 3003,
  offset: 29, otp_b0: 0, otp_a0: 279, otpreg_add: 1351, otpreg_ofs: 0}
OTP_BUCK7_CFG_PWM_STARTUP_1351: {name: CFG_PWM_STARTUP, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_8, reg_addr: 18195, otp_owner: design, value: 0, bw: 2, desc: Select PWM fast startup state. 0 - PWM1 1 - PWM3 2 - Unused. (do not write this code) 3 - Unused. (do not write this code), htmldesc: Select PWM fast startup state.<br>0 - PWM1<br>1 - PWM3<br>2 - Unused. (do not write this code)<br>3 - Unused. (do not write this code), idx: 3004, offset: 3, otp_b0: 0, otp_a0: 280, otpreg_add: 1351, otpreg_ofs: 6}
OTP_BUCK7_CFG_PWM1_OV_MODE_1352: {name: CFG_PWM1_OV_MODE, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_11, reg_addr: 18198, otp_owner: system, value: 0, bw: 3, desc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher PWM state if the panic comparator or an up comparator triggers 1 .. 7 move to higher PWM state after 1..7us (comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', htmldesc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher
    PWM state if the panic comparator or an up comparator triggers<br>1 .. 7 move to higher PWM state after 1..7us (comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', idx: 3005, offset: 5, otp_b0: 0, otp_a0: 280, otpreg_add: 1352, otpreg_ofs: 0}
OTP_BUCK7_CFG_PWM3_OV_MODE_1352: {name: CFG_PWM3_OV_MODE, inst_name: BUCK7, reg_name: BUCK7_DIG_MDSW_CNTRL_11, reg_addr: 18198, otp_owner: design, value: 0, bw: 3, desc: Unused. Always write 0., htmldesc: Unused. Always write 0., idx: 3006, offset: 8, otp_b0: 0, otp_a0: 280, otpreg_add: 1352, otpreg_ofs: 3}
OTP_BUCK7_CFG_LFSR_EN_1353: {name: CFG_LFSR_EN, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_0, reg_addr: 18199, otp_owner: system, value: 0, bw: 1, desc: Enable LFSR, htmldesc: Enable LFSR, idx: 3007, offset: 11, otp_b0: 0, otp_a0: 280, otpreg_add: 1353, otpreg_ofs: 0}
OTP_BUCK7_CFG_FREQ_AVOID_EN_1353: {name: CFG_FREQ_AVOID_EN, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_0, reg_addr: 18199, otp_owner: system, value: 0, bw: 1, desc: Enable frequency avoidance, htmldesc: Enable frequency avoidance, idx: 3008, offset: 12, otp_b0: 0, otp_a0: 280, otpreg_add: 1353, otpreg_ofs: 1}
OTP_BUCK7_FREQ_LFSR_IP_EN_1353: {name: FREQ_LFSR_IP_EN, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_0, reg_addr: 18199, otp_owner: system, value: 0, bw: 1, desc: Enable peak current modultaion by lfsr, htmldesc: Enable peak current modultaion by lfsr, idx: 3009, offset: 13, otp_b0: 0, otp_a0: 280, otpreg_add: 1353, otpreg_ofs: 2}
OTP_BUCK7_FREQ_LFSR_NP_EN_1353: {name: FREQ_LFSR_NP_EN, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_0, reg_addr: 18199, otp_owner: system, value: 0, bw: 1, desc: Enable number of pulses modulation by lfsr, htmldesc: Enable number of pulses modulation by lfsr, idx: 3010, offset: 14, otp_b0: 0, otp_a0: 280, otpreg_add: 1353, otpreg_ofs: 3}
OTP_BUCK7_CFG_ADC_PULSE_CNT_EN_1353: {name: CFG_ADC_PULSE_CNT_EN, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_0, reg_addr: 18199, otp_owner: design, value: 1, bw: 1, desc: Enable PFM pulse counting in PFM (which is pollable via the ADC), htmldesc: Enable PFM pulse counting in PFM (which is pollable via the ADC), idx: 3011, offset: 15, otp_b0: 0, otp_a0: 280, otpreg_add: 1353, otpreg_ofs: 7}
OTP_BUCK7_RTC_TIME_WINDOW_CFG_1354: {name: RTC_TIME_WINDOW_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_1, reg_addr: 18200, otp_owner: system, value: 0, bw: 6, desc: RTC Time Window where meassurements are taken, htmldesc: RTC Time Window where meassurements are taken, idx: 3012, offset: 16, otp_b0: 0, otp_a0: 280, otpreg_add: 1354, otpreg_ofs: 0}
OTP_BUCK7_FREQ_IP_REL_MIN_CFG_1355: {name: FREQ_IP_REL_MIN_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_2, reg_addr: 18201, otp_owner: system, value: 7, bw: 3, desc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 3013, offset: 22, otp_b0: 0, otp_a0: 280, otpreg_add: 1355, otpreg_ofs: 0}
OTP_BUCK7_FREQ_IP_REL_MAX_CFG_1355: {name: FREQ_IP_REL_MAX_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_2, reg_addr: 18201, otp_owner: system, value: 7, bw: 3, desc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 3014, offset: 25, otp_b0: 0, otp_a0: 280, otpreg_add: 1355, otpreg_ofs: 3}
OTP_BUCK7_FREQ_NP_REL_MIN_CFG_1355: {name: FREQ_NP_REL_MIN_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_2, reg_addr: 18201, otp_owner: system, value: 3, bw: 2, desc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 3015, offset: 28, otp_b0: 0, otp_a0: 280, otpreg_add: 1355, otpreg_ofs: 6}
OTP_BUCK7_FREQ_NP_REL_MAX_CFG_1356: {name: FREQ_NP_REL_MAX_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_3, reg_addr: 18202, otp_owner: system, value: 3, bw: 2, desc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 3016, offset: 30, otp_b0: 0, otp_a0: 280, otpreg_add: 1356, otpreg_ofs: 0}
OTP_BUCK7_FREQ_0_IP_REL_CFG_1356: {name: FREQ_0_IP_REL_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_3, reg_addr: 18202, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 0 is hit), htmldesc: Offset of IPeak (if window 0 is hit), idx: 3017, offset: 0, otp_b0: 0, otp_a0: 281, otpreg_add: 1356, otpreg_ofs: 2}
OTP_BUCK7_FREQ_1_IP_REL_CFG_1356: {name: FREQ_1_IP_REL_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_3, reg_addr: 18202, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 1 is hit), htmldesc: Offset of IPeak (if window 1 is hit), idx: 3018, offset: 3, otp_b0: 0, otp_a0: 281, otpreg_add: 1356, otpreg_ofs: 5}
OTP_BUCK7_FREQ_2_IP_REL_CFG_1357: {name: FREQ_2_IP_REL_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_4, reg_addr: 18203, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 2 is hit), htmldesc: Offset of IPeak (if window 2 is hit), idx: 3019, offset: 6, otp_b0: 0, otp_a0: 281, otpreg_add: 1357, otpreg_ofs: 2}
OTP_BUCK7_FREQ_3_IP_REL_CFG_1357: {name: FREQ_3_IP_REL_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_4, reg_addr: 18203, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 3 is hit), htmldesc: Offset of IPeak (if window 3 is hit), idx: 3020, offset: 9, otp_b0: 0, otp_a0: 281, otpreg_add: 1357, otpreg_ofs: 5}
OTP_BUCK7_FREQ_0_NP_REL_CFG_1358: {name: FREQ_0_NP_REL_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_5, reg_addr: 18204, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 0 is hit), htmldesc: Offset of number of pulses (if window 0 is hit), idx: 3021, offset: 12, otp_b0: 0, otp_a0: 281, otpreg_add: 1358, otpreg_ofs: 0}
OTP_BUCK7_FREQ_1_NP_REL_CFG_1358: {name: FREQ_1_NP_REL_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_5, reg_addr: 18204, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 1 is hit), htmldesc: Offset of number of pulses (if window 1 is hit), idx: 3022, offset: 14, otp_b0: 0, otp_a0: 281, otpreg_add: 1358, otpreg_ofs: 2}
OTP_BUCK7_FREQ_2_NP_REL_CFG_1358: {name: FREQ_2_NP_REL_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_5, reg_addr: 18204, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 2 is hit), htmldesc: Offset of number of pulses (if window 2 is hit), idx: 3023, offset: 16, otp_b0: 0, otp_a0: 281, otpreg_add: 1358, otpreg_ofs: 4}
OTP_BUCK7_FREQ_3_NP_REL_CFG_1358: {name: FREQ_3_NP_REL_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_5, reg_addr: 18204, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 3 is hit), htmldesc: Offset of number of pulses (if window 3 is hit), idx: 3024, offset: 18, otp_b0: 0, otp_a0: 281, otpreg_add: 1358, otpreg_ofs: 6}
OTP_BUCK7_FREQ_0_OFFSET_CFG_1359: {name: FREQ_0_OFFSET_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_6, reg_addr: 18205, otp_owner: system, value: 0, bw: 3, desc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3025, offset: 20, otp_b0: 0, otp_a0: 281, otpreg_add: 1359, otpreg_ofs: 0}
OTP_BUCK7_FREQ_1_OFFSET_CFG_1359: {name: FREQ_1_OFFSET_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_6, reg_addr: 18205, otp_owner: system, value: 0, bw: 3, desc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3026, offset: 23, otp_b0: 0, otp_a0: 281, otpreg_add: 1359, otpreg_ofs: 5}
OTP_BUCK7_FREQ_2_OFFSET_CFG_1360: {name: FREQ_2_OFFSET_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_7, reg_addr: 18206, otp_owner: system, value: 0, bw: 3, desc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3027, offset: 26, otp_b0: 0, otp_a0: 281, otpreg_add: 1360, otpreg_ofs: 0}
OTP_BUCK7_FREQ_3_OFFSET_CFG_1360: {name: FREQ_3_OFFSET_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_7, reg_addr: 18206, otp_owner: system, value: 0, bw: 3, desc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3028, offset: 29, otp_b0: 0, otp_a0: 281, otpreg_add: 1360, otpreg_ofs: 5}
OTP_BUCK7_FREQ_0_MIN_COUNT_CFG_1361: {name: FREQ_0_MIN_COUNT_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_8, reg_addr: 18207, otp_owner: system, value: 0, bw: 8, desc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3029, offset: 0, otp_b0: 0, otp_a0: 282, otpreg_add: 1361, otpreg_ofs: 0}
OTP_BUCK7_FREQ_1_MIN_COUNT_CFG_1362: {name: FREQ_1_MIN_COUNT_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_9, reg_addr: 18208, otp_owner: system, value: 0, bw: 8, desc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3030, offset: 8, otp_b0: 0, otp_a0: 282, otpreg_add: 1362, otpreg_ofs: 0}
OTP_BUCK7_FREQ_2_MIN_COUNT_CFG_1363: {name: FREQ_2_MIN_COUNT_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_10, reg_addr: 18209, otp_owner: system, value: 0, bw: 8, desc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3031, offset: 16, otp_b0: 0, otp_a0: 282, otpreg_add: 1363, otpreg_ofs: 0}
OTP_BUCK7_FREQ_3_MIN_COUNT_CFG_1364: {name: FREQ_3_MIN_COUNT_CFG, inst_name: BUCK7, reg_name: BUCK7_DIG_FA_CNTRL_11, reg_addr: 18210, otp_owner: system, value: 0, bw: 8, desc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3032, offset: 24, otp_b0: 0, otp_a0: 282, otpreg_add: 1364, otpreg_ofs: 0}
OTP_BUCK7_CFG_SERVO_CLK_1365: {name: CFG_SERVO_CLK, inst_name: BUCK7, reg_name: BUCK7_DIG_SERVO_CNTRL_0, reg_addr: 18211, otp_owner: design, value: 1, bw: 4, desc: 'servo clock frequency,  Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', htmldesc: 'servo clock frequency, <br>Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', idx: 3033, offset: 0, otp_b0: 0, otp_a0: 283, otpreg_add: 1365, otpreg_ofs: 0}
OTP_BUCK7_CFG_SERVO_BLANK_TIME_1365: {name: CFG_SERVO_BLANK_TIME, inst_name: BUCK7, reg_name: BUCK7_DIG_SERVO_CNTRL_0, reg_addr: 18211, otp_owner: design, value: 3, bw: 4, desc: initial blank time for servo loop to react, htmldesc: initial blank time for servo loop to react, idx: 3034, offset: 4, otp_b0: 0, otp_a0: 283, otpreg_add: 1365, otpreg_ofs: 4}
OTP_BUCK7_CFG_SERVO_PRESET_1366: {name: CFG_SERVO_PRESET, inst_name: BUCK7, reg_name: BUCK7_DIG_SERVO_CNTRL_1, reg_addr: 18212, otp_owner: design, value: 0, bw: 8, desc: Preset value for Servo, htmldesc: Preset value for Servo, idx: 3035, offset: 8, otp_b0: 0, otp_a0: 283, otpreg_add: 1366, otpreg_ofs: 0}
OTP_BUCK7_CFG_EN_SERVO_1367: {name: CFG_EN_SERVO, inst_name: BUCK7, reg_name: BUCK7_DIG_SERVO_CNTRL_2, reg_addr: 18213, otp_owner: system, value: 0, bw: 1, desc: Enable Digital servo feature (Buck 0/ 1 Test mode only), htmldesc: Enable Digital servo feature (Buck 0/ 1 Test mode only), idx: 3036, offset: 16, otp_b0: 0, otp_a0: 283, otpreg_add: 1367, otpreg_ofs: 0}
OTP_BUCK7_CFG_DISABLE_SERVO_MSB_1367: {name: CFG_DISABLE_SERVO_MSB, inst_name: BUCK7, reg_name: BUCK7_DIG_SERVO_CNTRL_2, reg_addr: 18213, otp_owner: design, value: 0, bw: 1, desc: Disable msb counting in servo, htmldesc: Disable msb counting in servo, idx: 3037, offset: 17, otp_b0: 0, otp_a0: 283, otpreg_add: 1367, otpreg_ofs: 7}
OTP_BUCK7_CFG_OT_ABS_EN_PWM1_1368: {name: CFG_OT_ABS_EN_PWM1, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_0, reg_addr: 18214, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM1/3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM1/3/5 mode, idx: 3038, offset: 18, otp_b0: 0, otp_a0: 283, otpreg_add: 1368, otpreg_ofs: 0}
OTP_BUCK7_CFG_OT_ABS_EN_PWM3_1368: {name: CFG_OT_ABS_EN_PWM3, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_0, reg_addr: 18214, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM3/5 mode, idx: 3039, offset: 19, otp_b0: 0, otp_a0: 283, otpreg_add: 1368, otpreg_ofs: 1}
OTP_BUCK7_CFG_OT_ABS_EN_PWM5_1368: {name: CFG_OT_ABS_EN_PWM5, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_0, reg_addr: 18214, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM5 mode, htmldesc: enable over-temperature shutdown comparator in PWM5 mode, idx: 3040, offset: 20, otp_b0: 0, otp_a0: 283, otpreg_add: 1368, otpreg_ofs: 2}
OTP_BUCK7_CFG_OT_ABS_EN_1368: {name: CFG_OT_ABS_EN, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_0, reg_addr: 18214, otp_owner: design, value: 0, bw: 1, desc: enable the ot_abs comparator when BUCK is enabled, htmldesc: enable the ot_abs comparator when BUCK is enabled, idx: 3041, offset: 21, otp_b0: 0, otp_a0: 283, otpreg_add: 1368, otpreg_ofs: 3}
OTP_BUCK7_CFG_OT_WARN_EN_PWM1_1368: {name: CFG_OT_WARN_EN_PWM1, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_0, reg_addr: 18214, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM1/3/5 mode, htmldesc: enable over-temperature warning comparator in PWM1/3/5 mode, idx: 3042, offset: 22, otp_b0: 0, otp_a0: 283, otpreg_add: 1368, otpreg_ofs: 4}
OTP_BUCK7_CFG_OT_WARN_EN_PWM3_1368: {name: CFG_OT_WARN_EN_PWM3, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_0, reg_addr: 18214, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM3/5 mode, htmldesc: enable over-temperature warning comparator in PWM3/5 mode, idx: 3043, offset: 23, otp_b0: 0, otp_a0: 283, otpreg_add: 1368, otpreg_ofs: 5}
OTP_BUCK7_CFG_OT_WARN_EN_PWM5_1368: {name: CFG_OT_WARN_EN_PWM5, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_0, reg_addr: 18214, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM5 mode, htmldesc: enable over-temperature warning comparator in PWM5 mode, idx: 3044, offset: 24, otp_b0: 0, otp_a0: 283, otpreg_add: 1368, otpreg_ofs: 6}
OTP_BUCK7_CFG_OT_WARN_EN_1368: {name: CFG_OT_WARN_EN, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_0, reg_addr: 18214, otp_owner: design, value: 0, bw: 1, desc: enable the ot_warn comparator when BUCK is enabled, htmldesc: enable the ot_warn comparator when BUCK is enabled, idx: 3045, offset: 25, otp_b0: 0, otp_a0: 283, otpreg_add: 1368, otpreg_ofs: 7}
OTP_BUCK7_CFG_OT_WARN_BLANK_1369: {name: CFG_OT_WARN_BLANK, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_1, reg_addr: 18215, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature warning event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature warning event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 3046, offset: 26, otp_b0: 0, otp_a0: 283, otpreg_add: 1369, otpreg_ofs: 0}
OTP_BUCK7_CFG_OT_WARN_DEB_1369: {name: CFG_OT_WARN_DEB, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_1, reg_addr: 18215, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature warning event after turning on the comparator. 0 - no deb 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature warning event after turning on the comparator.<br>0 - no deb<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 3047, offset: 28, otp_b0: 0, otp_a0: 283, otpreg_add: 1369, otpreg_ofs: 2}
OTP_BUCK7_CFG_OT_ABS_BLANK_1369: {name: CFG_OT_ABS_BLANK, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_1, reg_addr: 18215, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature shutdown event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature shutdown event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 3048, offset: 30, otp_b0: 0, otp_a0: 283, otpreg_add: 1369, otpreg_ofs: 4}
OTP_BUCK7_CFG_OT_ABS_DEB_1369: {name: CFG_OT_ABS_DEB, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_1, reg_addr: 18215, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature shutdown event after turning on the comparator. 0 - no deb 1 - 16-32us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature shutdown event after turning on the comparator.<br>0 - no deb<br>1 - 16-32us<br>2 - 96-112us<br>3 - 192-208us, idx: 3049, offset: 0, otp_b0: 0, otp_a0: 284, otpreg_add: 1369, otpreg_ofs: 6}
OTP_BUCK7_CFG_OT_WARN_THR_LO_1370: {name: CFG_OT_WARN_THR_LO, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_2, reg_addr: 18216, otp_owner: design, value: 4, bw: 4, desc: Lower threshold for over-temperature warning event 80C + code*5C, htmldesc: Lower threshold for over-temperature warning event<br>80C + code*5C, idx: 3050, offset: 2, otp_b0: 0, otp_a0: 284, otpreg_add: 1370, otpreg_ofs: 0}
OTP_BUCK7_CFG_OT_WARN_THR_HI_1370: {name: CFG_OT_WARN_THR_HI, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_2, reg_addr: 18216, otp_owner: design, value: 6, bw: 4, desc: Upper threshold for over-temperature warning event 80C + code*5C, htmldesc: Upper threshold for over-temperature warning event<br>80C + code*5C, idx: 3051, offset: 6, otp_b0: 0, otp_a0: 284, otpreg_add: 1370, otpreg_ofs: 4}
OTP_BUCK7_CFG_OT_ABS_THR_LO_1371: {name: CFG_OT_ABS_THR_LO, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_3, reg_addr: 18217, otp_owner: design, value: 10, bw: 4, desc: Lower threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Lower threshold for over-temperature shutdown event<br>80C + code*5C, idx: 3052, offset: 10, otp_b0: 0, otp_a0: 284, otpreg_add: 1371, otpreg_ofs: 0}
OTP_BUCK7_CFG_OT_ABS_THR_HI_1371: {name: CFG_OT_ABS_THR_HI, inst_name: BUCK7, reg_name: BUCK7_DIG_OT_CTRL_3, reg_addr: 18217, otp_owner: design, value: 12, bw: 4, desc: Upper threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Upper threshold for over-temperature shutdown event<br>80C + code*5C, idx: 3053, offset: 14, otp_b0: 0, otp_a0: 284, otpreg_add: 1371, otpreg_ofs: 4}
OTP_BUCK7_ILIM_POS_MASK_1372: {name: ILIM_POS_MASK, inst_name: BUCK7, reg_name: BUCK7_DIG_EVTS_0, reg_addr: 18218, otp_owner: design, value: 0, bw: 4, desc: 'bit [0] ---> mask lp positive limilt ,  bit [1] ----> mask hp13 positive ilimit ,  bit[2] ---->mask hp24 positive ilimit ,  Bit [3] ---> mask imax_abs', htmldesc: 'bit [0] ---> mask lp positive limilt ,<br> bit [1] ----> mask hp13 positive ilimit ,<br> bit[2] ---->mask hp24 positive ilimit ,<br> Bit [3] ---> mask imax_abs', idx: 3054, offset: 18, otp_b0: 0, otp_a0: 284, otpreg_add: 1372, otpreg_ofs: 0}
OTP_BUCK7_ILIM_NEG_MASK_1372: {name: ILIM_NEG_MASK, inst_name: BUCK7, reg_name: BUCK7_DIG_EVTS_0, reg_addr: 18218, otp_owner: design, value: 0, bw: 3, desc: ' bit [0] ---> mask lp negative limilt ,  bit [1] ----> mask hp13 negative ilimit ,  bit[2] ---->mask hp24 negative ilimit', htmldesc: ' bit [0] ---> mask lp negative limilt ,<br> bit [1] ----> mask hp13 negative ilimit ,<br> bit[2] ---->mask hp24 negative ilimit ', idx: 3055, offset: 22, otp_b0: 0, otp_a0: 284, otpreg_add: 1372, otpreg_ofs: 5}
OTP_BUCK7_CFG_VCOMMON_TRIM_1373: {name: CFG_VCOMMON_TRIM, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_0, reg_addr: 18224, otp_owner: trim, value: 84, bw: 7, desc: Trim for vcommon Vcommon = 662.5mV - (3.125*code)mV, htmldesc: Trim for vcommon Vcommon = 662.5mV - (3.125*code)mV, idx: 3056, offset: 25, otp_b0: 0, otp_a0: 284, otpreg_add: 1373, otpreg_ofs: 1}
OTP_BUCK7_CFG_VID_RTRIM_1374: {name: CFG_VID_RTRIM, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_1, reg_addr: 18225, otp_owner: trim, value: 0, bw: 5, desc: Gain trim for VID DAC, htmldesc: Gain trim for VID DAC, idx: 3057, offset: 0, otp_b0: 0, otp_a0: 285, otpreg_add: 1374, otpreg_ofs: 0}
OTP_BUCK7_CFG_EN_VD_COMP_0_1375: {name: CFG_EN_VD_COMP_0, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_2, reg_addr: 18226, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator0, htmldesc: Enable Vdroop comparator0, idx: 3058, offset: 5, otp_b0: 0, otp_a0: 285, otpreg_add: 1375, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP0_BLANK_SEL_1375: {name: CFG_VDROOP0_BLANK_SEL, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_2, reg_addr: 18226, otp_owner: design, value: 0, bw: 3, desc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 3059, offset: 6, otp_b0: 0, otp_a0: 285, otpreg_add: 1375, otpreg_ofs: 5}
OTP_BUCK7_CFG_EN_VD_COMP_1_1376: {name: CFG_EN_VD_COMP_1, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_3, reg_addr: 18227, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator1, htmldesc: Enable Vdroop comparator1, idx: 3060, offset: 9, otp_b0: 0, otp_a0: 285, otpreg_add: 1376, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP1_BLANK_SEL_1376: {name: CFG_VDROOP1_BLANK_SEL, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_3, reg_addr: 18227, otp_owner: design, value: 0, bw: 3, desc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 3061, offset: 10, otp_b0: 0, otp_a0: 285, otpreg_add: 1376, otpreg_ofs: 5}
OTP_BUCK7_CFG_VD_CMP1_R_1377: {name: CFG_VD_CMP1_R, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_4, reg_addr: 18228, otp_owner: design, value: 0, bw: 4, desc: Vdroop comparator R setting, htmldesc: Vdroop comparator R setting, idx: 3062, offset: 13, otp_b0: 0, otp_a0: 285, otpreg_add: 1377, otpreg_ofs: 0}
OTP_BUCK7_CFG_VD_CMP0_R_1377: {name: CFG_VD_CMP0_R, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_4, reg_addr: 18228, otp_owner: design, value: 0, bw: 4, desc: Vdroop comparator R setting, htmldesc: Vdroop comparator R setting, idx: 3063, offset: 17, otp_b0: 0, otp_a0: 285, otpreg_add: 1377, otpreg_ofs: 4}
OTP_BUCK7_CFG_VD_CMP1_C_1378: {name: CFG_VD_CMP1_C, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_5, reg_addr: 18229, otp_owner: design, value: 0, bw: 5, desc: Vdroop comparator C setting, htmldesc: Vdroop comparator C setting, idx: 3064, offset: 21, otp_b0: 0, otp_a0: 285, otpreg_add: 1378, otpreg_ofs: 0}
OTP_BUCK7_CFG_VD_CMP0_C_1379: {name: CFG_VD_CMP0_C, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_6, reg_addr: 18230, otp_owner: design, value: 0, bw: 5, desc: Vdroop comparator C setting, htmldesc: Vdroop comparator C setting, idx: 3065, offset: 26, otp_b0: 0, otp_a0: 285, otpreg_add: 1379, otpreg_ofs: 0}
OTP_BUCK7_CFG_VD_CMP0_TR_1380: {name: CFG_VD_CMP0_TR, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_7, reg_addr: 18231, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator trimming settings, htmldesc: Vdroop comparator trimming settings, idx: 3066, offset: 31, otp_b0: 0, otp_a0: 285, otpreg_add: 1380, otpreg_ofs: 0}
OTP_BUCK7_CFG_VD_CMP1_TR_1381: {name: CFG_VD_CMP1_TR, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_8, reg_addr: 18232, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator trimming settings, htmldesc: Vdroop comparator trimming settings, idx: 3067, offset: 5, otp_b0: 0, otp_a0: 286, otpreg_add: 1381, otpreg_ofs: 0}
OTP_BUCK7_CFG_GM_LL_SET_1382: {name: CFG_GM_LL_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_9, reg_addr: 18233, otp_owner: trim, value: 11, bw: 4, desc: Setting for load line (GM), htmldesc: Setting for load line (GM), idx: 3068, offset: 11, otp_b0: 0, otp_a0: 286, otpreg_add: 1382, otpreg_ofs: 0}
OTP_BUCK7_CFG_GM_BIAS_1382: {name: CFG_GM_BIAS, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_9, reg_addr: 18233, otp_owner: design, value: 5, bw: 3, desc: Setting for bias currents in GM, htmldesc: Setting for bias currents in GM, idx: 3069, offset: 15, otp_b0: 0, otp_a0: 286, otpreg_add: 1382, otpreg_ofs: 5}
OTP_BUCK7_CFG_GM_GAIN_1_1383: {name: CFG_GM_GAIN_1, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_10, reg_addr: 18234, otp_owner: design, value: 5, bw: 4, desc: GM gain when only LP is on, htmldesc: GM gain when only LP is on, idx: 3070, offset: 18, otp_b0: 0, otp_a0: 286, otpreg_add: 1383, otpreg_ofs: 0}
OTP_BUCK7_CFG_GM_GAIN_2_1383: {name: CFG_GM_GAIN_2, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_10, reg_addr: 18234, otp_owner: design, value: 5, bw: 4, desc: 'GM gain when any HP1,3 phase is on', htmldesc: 'GM gain when any HP1,3 phase is on', idx: 3071, offset: 22, otp_b0: 0, otp_a0: 286, otpreg_add: 1383, otpreg_ofs: 4}
OTP_BUCK7_TR_IMAX_ALARM_1384: {name: TR_IMAX_ALARM, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_11, reg_addr: 18235, otp_owner: trim, value: 4, bw: 3, desc: Trim bits for imax alarm comp, htmldesc: Trim bits for imax alarm comp, idx: 3072, offset: 26, otp_b0: 0, otp_a0: 286, otpreg_add: 1384, otpreg_ofs: 1}
OTP_BUCK7_CFG_MIRROR_RATIO3_1384: {name: CFG_MIRROR_RATIO3, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_11, reg_addr: 18235, otp_owner: design, value: 1, bw: 4, desc: Gain of one HP phase to LP phase in PWM3 HP/LP = (1+code), htmldesc: Gain of one HP phase to LP phase in PWM3 HP/LP = (1+code), idx: 3073, offset: 29, otp_b0: 0, otp_a0: 286, otpreg_add: 1384, otpreg_ofs: 4}
OTP_BUCK7_CFG_MIRROR_RATIO1_1385: {name: CFG_MIRROR_RATIO1, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_12, reg_addr: 18236, otp_owner: design, value: 1, bw: 3, desc: Gain of LP when in PWM1 = 1/(1+code), htmldesc: Gain of LP when in PWM1 = 1/(1+code), idx: 3074, offset: 1, otp_b0: 0, otp_a0: 287, otpreg_add: 1385, otpreg_ofs: 0}
OTP_BUCK7_CFG_IMAX_SET_1385: {name: CFG_IMAX_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_12, reg_addr: 18236, otp_owner: trim, value: 22, bw: 5, desc: set the max output current of GM, htmldesc: set the max output current of GM, idx: 3075, offset: 4, otp_b0: 0, otp_a0: 287, otpreg_add: 1385, otpreg_ofs: 3}
OTP_BUCK7_CFG_EN_UVP_CMP_1386: {name: CFG_EN_UVP_CMP, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_13, reg_addr: 18237, otp_owner: design, value: 0, bw: 1, desc: Enable undervoltage comparator, htmldesc: Enable undervoltage comparator, idx: 3076, offset: 9, otp_b0: 0, otp_a0: 287, otpreg_add: 1386, otpreg_ofs: 0}
OTP_BUCK7_CFG_EN_OVP_CMP_1386: {name: CFG_EN_OVP_CMP, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_13, reg_addr: 18237, otp_owner: design, value: 0, bw: 1, desc: Enable overvoltage comparator, htmldesc: Enable overvoltage comparator, idx: 3077, offset: 10, otp_b0: 0, otp_a0: 287, otpreg_add: 1386, otpreg_ofs: 1}
OTP_BUCK7_CFG_PFM_OS_SET_1386: {name: CFG_PFM_OS_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_13, reg_addr: 18237, otp_owner: trim, value: 15, bw: 5, desc: 'PFM comparator offset from pwm_fbk  : PFM_target = VOUT - (x-15)*3mV', htmldesc: 'PFM comparator offset from pwm_fbk  : PFM_target = VOUT - (x-15)*3mV', idx: 3078, offset: 11, otp_b0: 0, otp_a0: 287, otpreg_add: 1386, otpreg_ofs: 3}
OTP_BUCK7_CFG_EN_IMAX_ALARM_COMP_1387: {name: CFG_EN_IMAX_ALARM_COMP, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_14, reg_addr: 18238, otp_owner: design, value: 1, bw: 1, desc: Enable imax alarm comparator, htmldesc: Enable imax alarm comparator, idx: 3079, offset: 16, otp_b0: 0, otp_a0: 287, otpreg_add: 1387, otpreg_ofs: 0}
OTP_BUCK7_CFG_EN_IMAX_ALARM_DAC_1387: {name: CFG_EN_IMAX_ALARM_DAC, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_14, reg_addr: 18238, otp_owner: design, value: 1, bw: 1, desc: Enable imax alarm dac, htmldesc: Enable imax alarm dac, idx: 3080, offset: 17, otp_b0: 0, otp_a0: 287, otpreg_add: 1387, otpreg_ofs: 1}
OTP_BUCK7_CFG_PANIC_OS_SET_1387: {name: CFG_PANIC_OS_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_14, reg_addr: 18238, otp_owner: trim, value: 16, bw: 5, desc: 'Panic comparator offset from pwm_fbk  : PANIC = VOUT -  (x-11)*3mV', htmldesc: 'Panic comparator offset from pwm_fbk  : PANIC = VOUT -  (x-11)*3mV', idx: 3081, offset: 18, otp_b0: 0, otp_a0: 287, otpreg_add: 1387, otpreg_ofs: 3}
OTP_BUCK7_CFG_OUVP_SET_1388: {name: CFG_OUVP_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_15, reg_addr: 18239, otp_owner: design, value: 3, bw: 2, desc: 'lower bit sets the undervoltage level, higher bit the overvoltage (50mV,100mV)', htmldesc: 'lower bit sets the undervoltage level, higher bit the overvoltage (50mV,100mV)', idx: 3082, offset: 23, otp_b0: 0, otp_a0: 287, otpreg_add: 1388, otpreg_ofs: 0}
OTP_BUCK7_CFG_SERVO_OS_SET_1388: {name: CFG_SERVO_OS_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_15, reg_addr: 18239, otp_owner: design, value: 12, bw: 5, desc: 'servo msb offset : SERVO_UPPER =  = VOUT - (x-15)*3mV', htmldesc: 'servo msb offset : SERVO_UPPER =  = VOUT - (x-15)*3mV', idx: 3083, offset: 25, otp_b0: 0, otp_a0: 287, otpreg_add: 1388, otpreg_ofs: 3}
OTP_BUCK7_CFG_SC_OS_SET_1389: {name: CFG_SC_OS_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_16, reg_addr: 18240, otp_owner: trim, value: 0, bw: 4, desc: 'slope comp offset correction((SS: 10, FF: 5)', htmldesc: 'slope comp offset correction((SS: 10, FF: 5)', idx: 3084, offset: 30, otp_b0: 0, otp_a0: 287, otpreg_add: 1389, otpreg_ofs: 0}
OTP_BUCK7_CFG_IMAX_ALARM_SET_1389: {name: CFG_IMAX_ALARM_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_16, reg_addr: 18240, otp_owner: trim, value: 8, bw: 4, desc: max current alarm = (2u*code) + 40u, htmldesc: max current alarm = (2u*code) + 40u, idx: 3085, offset: 2, otp_b0: 0, otp_a0: 288, otpreg_add: 1389, otpreg_ofs: 4}
OTP_BUCK7_CFG_SC_L_SET_1390: {name: CFG_SC_L_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_17, reg_addr: 18241, otp_owner: design, value: 0, bw: 2, desc: Common slope compensation L setting (UCL = 220nH), htmldesc: Common slope compensation L setting (UCL = 220nH), idx: 3086, offset: 6, otp_b0: 0, otp_a0: 288, otpreg_add: 1390, otpreg_ofs: 0}
OTP_BUCK7_CFG_SC_R0_TRIM_1390: {name: CFG_SC_R0_TRIM, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_17, reg_addr: 18241, otp_owner: trim, value: 0, bw: 4, desc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', htmldesc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', idx: 3087, offset: 8, otp_b0: 0, otp_a0: 288, otpreg_add: 1390, otpreg_ofs: 4}
OTP_BUCK7_CFG_STBY_IMAX_ALARM_DAC_1391: {name: CFG_STBY_IMAX_ALARM_DAC, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_18, reg_addr: 18242, otp_owner: design, value: 1, bw: 1, desc: standby for Imax alarm dac, htmldesc: standby for Imax alarm dac, idx: 3088, offset: 12, otp_b0: 0, otp_a0: 288, otpreg_add: 1391, otpreg_ofs: 0}
OTP_BUCK7_CFG_UPSTATE0_SET_1391: {name: CFG_UPSTATE0_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_18, reg_addr: 18242, otp_owner: trim, value: 16, bw: 6, desc: Setting for State0 up comparator DAC = (code *0.833u) + 15u, htmldesc: Setting for State0 up comparator DAC = (code *0.833u) + 15u, idx: 3089, offset: 13, otp_b0: 0, otp_a0: 288, otpreg_add: 1391, otpreg_ofs: 2}
OTP_BUCK7_CFG_STBY_IMAX_ALARM_COMP_1392: {name: CFG_STBY_IMAX_ALARM_COMP, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_19, reg_addr: 18243, otp_owner: design, value: 1, bw: 1, desc: standby for imax alarm comparator, htmldesc: standby for imax alarm comparator, idx: 3090, offset: 19, otp_b0: 0, otp_a0: 288, otpreg_add: 1392, otpreg_ofs: 0}
OTP_BUCK7_CFG_IMAX_ABS_SET_1392: {name: CFG_IMAX_ABS_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_19, reg_addr: 18243, otp_owner: design, value: 12, bw: 4, desc: Current limit setting during mission mode operation, htmldesc: Current limit setting during mission mode operation, idx: 3091, offset: 20, otp_b0: 0, otp_a0: 288, otpreg_add: 1392, otpreg_ofs: 4}
OTP_BUCK7_CFG_BLANK_IMAX_ABS_1393: {name: CFG_BLANK_IMAX_ABS, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_20, reg_addr: 18244, otp_owner: design, value: 0, bw: 1, desc: blank imax_abs, htmldesc: blank imax_abs, idx: 3092, offset: 24, otp_b0: 0, otp_a0: 288, otpreg_add: 1393, otpreg_ofs: 0}
OTP_BUCK7_CFG_DNSTATE0_SET_1393: {name: CFG_DNSTATE0_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_20, reg_addr: 18244, otp_owner: trim, value: 16, bw: 6, desc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), htmldesc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), idx: 3093, offset: 25, otp_b0: 0, otp_a0: 288, otpreg_add: 1393, otpreg_ofs: 2}
OTP_BUCK7_CFG_DNSTATE1_SET_1394: {name: CFG_DNSTATE1_SET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_21, reg_addr: 18245, otp_owner: trim, value: 16, bw: 6, desc: Setting for State1 dn comparator DAC = (code * 0.833u) + 15u, htmldesc: Setting for State1 dn comparator DAC = (code * 0.833u) + 15u, idx: 3094, offset: 31, otp_b0: 0, otp_a0: 288, otpreg_add: 1394, otpreg_ofs: 2}
OTP_BUCK7_CFG_CAL_DAC_SET_1_1395: {name: CFG_CAL_DAC_SET_1, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_23, reg_addr: 18247, otp_owner: design, value: 0, bw: 8, desc: Calibration/servo dac setting (override) in PWM1 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM1 when servo is off, idx: 3095, offset: 5, otp_b0: 0, otp_a0: 289, otpreg_add: 1395, otpreg_ofs: 0}
OTP_BUCK7_CFG_CAL_DAC_SET_3_1396: {name: CFG_CAL_DAC_SET_3, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_24, reg_addr: 18248, otp_owner: design, value: 0, bw: 8, desc: Calibration/servo dac setting (override) in PWM3 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM3 when servo is off, idx: 3096, offset: 13, otp_b0: 0, otp_a0: 289, otpreg_add: 1396, otpreg_ofs: 0}
OTP_BUCK7_OTP_SPARE0_1397: {name: OTP_SPARE0, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_25, reg_addr: 18249, otp_owner: design, value: 0, bw: 6, desc: OTP bits for the spare use, htmldesc: OTP bits for the spare use, idx: 3097, offset: 21, otp_b0: 0, otp_a0: 289, otpreg_add: 1397, otpreg_ofs: 0}
OTP_BUCK7_CFG_IMAX_PWM1_STUP_1398: {name: CFG_IMAX_PWM1_STUP, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_32, reg_addr: 18256, otp_owner: design, value: 8, bw: 4, desc: Current limit setting during PWM1 startup, htmldesc: Current limit setting during PWM1 startup, idx: 3098, offset: 27, otp_b0: 0, otp_a0: 289, otpreg_add: 1398, otpreg_ofs: 0}
OTP_BUCK7_CFG_IMAX_PWM2_STUP_1398: {name: CFG_IMAX_PWM2_STUP, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_32, reg_addr: 18256, otp_owner: design, value: 8, bw: 4, desc: Current limit setting during PWM2 startup, htmldesc: Current limit setting during PWM2 startup, idx: 3099, offset: 31, otp_b0: 0, otp_a0: 289, otpreg_add: 1398, otpreg_ofs: 4}
OTP_BUCK7_CFG_GM_IOFF_TRIM_1399: {name: CFG_GM_IOFF_TRIM, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_33, reg_addr: 18257, otp_owner: design, value: 0, bw: 5, desc: GM Offset Current trim, htmldesc: GM Offset Current trim, idx: 3100, offset: 3, otp_b0: 0, otp_a0: 290, otpreg_add: 1399, otpreg_ofs: 0}
OTP_BUCK7_TR_IMAX_ABS_DAC_1399: {name: TR_IMAX_ABS_DAC, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_33, reg_addr: 18257, otp_owner: trim, value: 4, bw: 3, desc: Trim bits for imax abs DAC, htmldesc: Trim bits for imax abs DAC, idx: 3101, offset: 8, otp_b0: 0, otp_a0: 290, otpreg_add: 1399, otpreg_ofs: 5}
OTP_BUCK7_TR_IGM_CLAMP_1400: {name: TR_IGM_CLAMP, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_34, reg_addr: 18258, otp_owner: trim, value: 0, bw: 3, desc: Trim bits to configure gm amplifier clamp current, htmldesc: Trim bits to configure gm amplifier clamp current, idx: 3102, offset: 11, otp_b0: 0, otp_a0: 290, otpreg_add: 1400, otpreg_ofs: 1}
OTP_BUCK7_CFG_GM_BOOST_1400: {name: CFG_GM_BOOST, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_34, reg_addr: 18258, otp_owner: design, value: 0, bw: 4, desc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), htmldesc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), idx: 3103, offset: 14, otp_b0: 0, otp_a0: 290, otpreg_add: 1400, otpreg_ofs: 4}
OTP_BUCK7_PWM_STUP_OFFSET_1401: {name: PWM_STUP_OFFSET, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_35, reg_addr: 18259, otp_owner: design, value: 4, bw: 3, desc: PWM_Startup_thr = PFM_target - (3.125mV*x), htmldesc: PWM_Startup_thr = PFM_target - (3.125mV*x), idx: 3104, offset: 18, otp_b0: 0, otp_a0: 290, otpreg_add: 1401, otpreg_ofs: 0}
OTP_BUCK7_OTP_SPARE2_1401: {name: OTP_SPARE2, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_35, reg_addr: 18259, otp_owner: design, value: 0, bw: 5, desc: Spare otp in dig space, htmldesc: Spare otp in dig space, idx: 3105, offset: 21, otp_b0: 0, otp_a0: 290, otpreg_add: 1401, otpreg_ofs: 3}
OTP_BUCK7_CFG_SC_VEA_CAS_SEL_1402: {name: CFG_SC_VEA_CAS_SEL, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_36, reg_addr: 18260, otp_owner: design, value: 0, bw: 1, desc: CFG bits to select slope compensation v2i diffamp cascode transistor bias, htmldesc: CFG bits to select slope compensation v2i diffamp cascode transistor bias, idx: 3106, offset: 26, otp_b0: 0, otp_a0: 290, otpreg_add: 1402, otpreg_ofs: 3}
OTP_BUCK7_TR_SC_V2I_STARTUP_RDAC_1402: {name: TR_SC_V2I_STARTUP_RDAC, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_36, reg_addr: 18260, otp_owner: trim, value: 0, bw: 4, desc: trim bits for sc v2i startup clamp voltage, htmldesc: trim bits for sc v2i startup clamp voltage, idx: 3107, offset: 27, otp_b0: 0, otp_a0: 290, otpreg_add: 1402, otpreg_ofs: 4}
OTP_BUCK7_OTP_SPARE1_1403: {name: OTP_SPARE1, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_37, reg_addr: 18261, otp_owner: design, value: 0, bw: 8, desc: Spare otp, htmldesc: Spare otp, idx: 3108, offset: 31, otp_b0: 0, otp_a0: 290, otpreg_add: 1403, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP0_VID_BAND0_1404: {name: CFG_VDROOP0_VID_BAND0, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_39, reg_addr: 18263, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band0 select (vid < cfg_vdroop0_vid_band0: comparator disabled)', htmldesc: 'Vdroop0 comparator vid band0 select<br>(vid < cfg_vdroop0_vid_band0: comparator disabled)', idx: 3109, offset: 7, otp_b0: 0, otp_a0: 291, otpreg_add: 1404, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP0_VID_BAND1_1405: {name: CFG_VDROOP0_VID_BAND1, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_40, reg_addr: 18264, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band1 select (vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', htmldesc: 'Vdroop0 comparator vid band1 select<br>(vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', idx: 3110, offset: 15, otp_b0: 0, otp_a0: 291, otpreg_add: 1405, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP0_VID_BAND2_1406: {name: CFG_VDROOP0_VID_BAND2, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_41, reg_addr: 18265, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band2 select (vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', htmldesc: 'Vdroop0 comparator vid band2 select<br>(vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', idx: 3111, offset: 23, otp_b0: 0, otp_a0: 291, otpreg_add: 1406, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP0_VID_BAND3_1407: {name: CFG_VDROOP0_VID_BAND3, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_42, reg_addr: 18266, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band3 select (vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2) (vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', htmldesc: 'Vdroop0 comparator vid band3 select<br>(vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2)<br>(vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', idx: 3112, offset: 31, otp_b0: 0, otp_a0: 291,
  otpreg_add: 1407, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP1_VID_BAND0_1408: {name: CFG_VDROOP1_VID_BAND0, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_43, reg_addr: 18267, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band0 select (vid < cfg_vdroop1_vid_band0: comparator disabled)', htmldesc: 'Vdroop1 comparator vid band0 select<br>(vid < cfg_vdroop1_vid_band0: comparator disabled)', idx: 3113, offset: 7, otp_b0: 0, otp_a0: 292, otpreg_add: 1408, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP1_VID_BAND1_1409: {name: CFG_VDROOP1_VID_BAND1, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_44, reg_addr: 18268, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band1 select (vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', htmldesc: 'Vdroop1 comparator vid band1 select<br>(vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', idx: 3114, offset: 15, otp_b0: 0, otp_a0: 292, otpreg_add: 1409, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP1_VID_BAND2_1410: {name: CFG_VDROOP1_VID_BAND2, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_45, reg_addr: 18269, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band2 select (vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', htmldesc: 'Vdroop1 comparator vid band2 select<br>(vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', idx: 3115, offset: 23, otp_b0: 0, otp_a0: 292, otpreg_add: 1410, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP1_VID_BAND3_1411: {name: CFG_VDROOP1_VID_BAND3, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_46, reg_addr: 18270, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band3 select (vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2) (vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', htmldesc: 'Vdroop1 comparator vid band3 select<br>(vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2)<br>(vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', idx: 3116, offset: 31, otp_b0: 0, otp_a0: 292,
  otpreg_add: 1411, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP0_THR0_1412: {name: CFG_VDROOP0_THR0, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_47, reg_addr: 18271, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 0, htmldesc: Vdroop0 comparator threshold 0, idx: 3117, offset: 7, otp_b0: 0, otp_a0: 293, otpreg_add: 1412, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP0_THR1_1413: {name: CFG_VDROOP0_THR1, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_48, reg_addr: 18272, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 1, htmldesc: Vdroop0 comparator threshold 1, idx: 3118, offset: 12, otp_b0: 0, otp_a0: 293, otpreg_add: 1413, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP0_THR2_1414: {name: CFG_VDROOP0_THR2, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_49, reg_addr: 18273, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 2, htmldesc: Vdroop0 comparator threshold 2, idx: 3119, offset: 17, otp_b0: 0, otp_a0: 293, otpreg_add: 1414, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP0_THR3_1415: {name: CFG_VDROOP0_THR3, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_50, reg_addr: 18274, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 3, htmldesc: Vdroop0 comparator threshold 3, idx: 3120, offset: 22, otp_b0: 0, otp_a0: 293, otpreg_add: 1415, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP1_THR0_1416: {name: CFG_VDROOP1_THR0, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_51, reg_addr: 18275, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 0, htmldesc: Vdroop1 comparator threshold 0, idx: 3121, offset: 27, otp_b0: 0, otp_a0: 293, otpreg_add: 1416, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP1_THR1_1417: {name: CFG_VDROOP1_THR1, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_52, reg_addr: 18276, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 1, htmldesc: Vdroop1 comparator threshold 1, idx: 3122, offset: 0, otp_b0: 0, otp_a0: 294, otpreg_add: 1417, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP1_THR2_1418: {name: CFG_VDROOP1_THR2, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_53, reg_addr: 18277, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 2, htmldesc: Vdroop1 comparator threshold 2, idx: 3123, offset: 5, otp_b0: 0, otp_a0: 294, otpreg_add: 1418, otpreg_ofs: 0}
OTP_BUCK7_CFG_VDROOP1_THR3_1419: {name: CFG_VDROOP1_THR3, inst_name: BUCK7, reg_name: BUCK7_REF_CFG_54, reg_addr: 18278, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 3, htmldesc: Vdroop1 comparator threshold 3, idx: 3124, offset: 10, otp_b0: 0, otp_a0: 294, otpreg_add: 1419, otpreg_ofs: 0}
OTP_BUCK7_CFG_ENABLE_LP_1420: {name: CFG_ENABLE_LP, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_0, reg_addr: 18280, otp_owner: design, value: 1, bw: 1, desc: enable low power phase, htmldesc: enable low power phase, idx: 3125, offset: 15, otp_b0: 0, otp_a0: 294, otpreg_add: 1420, otpreg_ofs: 0}
OTP_BUCK7_CFG_ISOFT_START_1421: {name: CFG_ISOFT_START, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_1, reg_addr: 18281, otp_owner: system, value: 9, bw: 4, desc: 'Soft Start Peak Current , ILpeak = (cfg_isoft_start+3)*100mA', htmldesc: 'Soft Start Peak Current ,<br>ILpeak = (cfg_isoft_start+3)*100mA', idx: 3126, offset: 16, otp_b0: 0, otp_a0: 294, otpreg_add: 1421, otpreg_ofs: 0}
OTP_BUCK7_CFG_FAST_STARTUP_CURRENT_LIMIT_1421: {name: CFG_FAST_STARTUP_CURRENT_LIMIT, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_1, reg_addr: 18281, otp_owner: design, value: 6, bw: 4, desc: 'Fast startup current limit, PFM FAST STARTUP --> ILpeak = (cfg_isoft_start+3)*200mA', htmldesc: 'Fast startup current limit,<br>PFM FAST STARTUP --> ILpeak = (cfg_isoft_start+3)*200mA', idx: 3127, offset: 20, otp_b0: 0, otp_a0: 294, otpreg_add: 1421, otpreg_ofs: 4}
OTP_BUCK7_TR_CSA_GAIN_1422: {name: TR_CSA_GAIN, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_2, reg_addr: 18282, otp_owner: trim, value: 8, bw: 4, desc: Current sense amplifier gain error trim -20% (code=0) +35%(code=15) range with 2.5% LSB, htmldesc: Current sense amplifier gain error trim -20% (code=0) +35%(code=15) range with 2.5% LSB, idx: 3128, offset: 24, otp_b0: 0, otp_a0: 294, otpreg_add: 1422, otpreg_ofs: 0}
OTP_BUCK7_TR_LS_CS_OS_1422: {name: TR_LS_CS_OS, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_2, reg_addr: 18282, otp_owner: trim, value: 8, bw: 4, desc: Current sense amplifier offset trim( code*2uA), htmldesc: Current sense amplifier offset trim( code*2uA), idx: 3129, offset: 28, otp_b0: 0, otp_a0: 294, otpreg_add: 1422, otpreg_ofs: 4}
OTP_BUCK7_CS_OS_SET_1423: {name: CS_OS_SET, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_3, reg_addr: 18283, otp_owner: design, value: 13, bw: 4, desc: Offset or negative current limit setting (32u +code*4uA), htmldesc: Offset or negative current limit setting (32u +code*4uA), idx: 3130, offset: 0, otp_b0: 0, otp_a0: 295, otpreg_add: 1423, otpreg_ofs: 0}
OTP_BUCK7_CFG_VTUNE_LOW_1423: {name: CFG_VTUNE_LOW, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_3, reg_addr: 18283, otp_owner: design, value: 0, bw: 1, desc: Bit to pull down FLL output low during FLL disable, htmldesc: Bit to pull down FLL output low during FLL disable, idx: 3131, offset: 4, otp_b0: 0, otp_a0: 295, otpreg_add: 1423, otpreg_ofs: 4}
OTP_BUCK7_TR_LSON_BLANK_1423: {name: TR_LSON_BLANK, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_3, reg_addr: 18283, otp_owner: design, value: 2, bw: 2, desc: 'LS ON blanking delay for negative current limit 15ns, 25ns, 40ns, 50ns', htmldesc: 'LS ON blanking delay for negative current limit 15ns, 25ns, 40ns, 50ns', idx: 3132, offset: 5, otp_b0: 0, otp_a0: 295, otpreg_add: 1423, otpreg_ofs: 6}
OTP_BUCK7_CFG_HS_ILIM_SET_1424: {name: CFG_HS_ILIM_SET, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_4, reg_addr: 18284, otp_owner: trim, value: 61, bw: 6, desc: 'High side current limit using 5 LSBs setting Imin+51.2mA*code, Imin=0.5A:1.0A?MSB=0', htmldesc: 'High side current limit using 5 LSBs setting Imin+51.2mA*code, Imin=0.5A:1.0A?MSB=0', idx: 3133, offset: 7, otp_b0: 0, otp_a0: 295, otpreg_add: 1424, otpreg_ofs: 0}
OTP_BUCK7_CFG_HS_ILIM_DISABLE_1424: {name: CFG_HS_ILIM_DISABLE, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_4, reg_addr: 18284, otp_owner: design, value: 0, bw: 1, desc: Option to disable high side peak current limit, htmldesc: Option to disable high side peak current limit, idx: 3134, offset: 13, otp_b0: 0, otp_a0: 295, otpreg_add: 1424, otpreg_ofs: 7}
OTP_BUCK7_CFG_HS_ILIM_TRIM_1425: {name: CFG_HS_ILIM_TRIM, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_5, reg_addr: 18285, otp_owner: design, value: 8, bw: 4, desc: High Side current limit trim(25mA LSB), htmldesc: High Side current limit trim(25mA LSB), idx: 3135, offset: 14, otp_b0: 0, otp_a0: 295, otpreg_add: 1425, otpreg_ofs: 0}
OTP_BUCK7_CFG_LP_SC_EN_1425: {name: CFG_LP_SC_EN, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_5, reg_addr: 18285, otp_owner: design, value: 1, bw: 1, desc: CFG bit to enable LP slope compensation, htmldesc: CFG bit to enable LP slope compensation, idx: 3136, offset: 18, otp_b0: 0, otp_a0: 295, otpreg_add: 1425, otpreg_ofs: 4}
OTP_BUCK7_TR_LP_SC_OS_1425: {name: TR_LP_SC_OS, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_5, reg_addr: 18285, otp_owner: trim, value: 4, bw: 3, desc: Slope compensation offset trim bits (2+tr_lp_sc_os)*1uA, htmldesc: Slope compensation offset trim bits (2+tr_lp_sc_os)*1uA, idx: 3137, offset: 19, otp_b0: 0, otp_a0: 295, otpreg_add: 1425, otpreg_ofs: 5}
OTP_BUCK7_TM_LP_SC_1426: {name: TM_LP_SC, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_6, reg_addr: 18286, otp_owner: design, value: 0, bw: 1, desc: Test mode to enable slope compensation trim, htmldesc: Test mode to enable slope compensation trim, idx: 3138, offset: 22, otp_b0: 0, otp_a0: 295, otpreg_add: 1426, otpreg_ofs: 0}
OTP_BUCK7_CFG_CC_PREAMP_1426: {name: CFG_CC_PREAMP, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_6, reg_addr: 18286, otp_owner: design, value: 0, bw: 1, desc: CFG bit to set preAmp of current comparator to be high gain, htmldesc: CFG bit to set preAmp of current comparator to be high gain, idx: 3139, offset: 23, otp_b0: 0, otp_a0: 295, otpreg_add: 1426, otpreg_ofs: 1}
OTP_BUCK7_TR_ZD_OS_1426: {name: TR_ZD_OS, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_6, reg_addr: 18286, otp_owner: trim, value: 6, bw: 4, desc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, htmldesc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, idx: 3140, offset: 24, otp_b0: 0, otp_a0: 295, otpreg_add: 1426, otpreg_ofs: 2}
OTP_BUCK7_CFG_CS_LS_ON_DLY_1426: {name: CFG_CS_LS_ON_DLY, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_6, reg_addr: 18286, otp_owner: design, value: 0, bw: 2, desc: Delay for LS fet turn ON., htmldesc: Delay for LS fet turn ON., idx: 3141, offset: 28, otp_b0: 0, otp_a0: 295, otpreg_add: 1426, otpreg_ofs: 6}
OTP_BUCK7_CFG_LP_FREQ_SEL_1427: {name: CFG_LP_FREQ_SEL, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_7, reg_addr: 18287, otp_owner: design, value: 3, bw: 3, desc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), htmldesc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), idx: 3142, offset: 30, otp_b0: 0, otp_a0: 295, otpreg_add: 1427, otpreg_ofs: 0}
OTP_BUCK7_CFG_DIS_CC_RES_1427: {name: CFG_DIS_CC_RES, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_7, reg_addr: 18287, otp_owner: design, value: 0, bw: 1, desc: cfg bit to disable current comparator resistor and send cs_out current to ATB, htmldesc: cfg bit to disable current comparator resistor and send cs_out current to ATB, idx: 3143, offset: 1, otp_b0: 0, otp_a0: 296, otpreg_add: 1427, otpreg_ofs: 7}
OTP_BUCK7_TR_LP_FREQ_1428: {name: TR_LP_FREQ, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_8, reg_addr: 18288, otp_owner: trim, value: 49, bw: 6, desc: PWM frequency trim, htmldesc: PWM frequency trim, idx: 3144, offset: 2, otp_b0: 0, otp_a0: 296, otpreg_add: 1428, otpreg_ofs: 0}
OTP_BUCK7_CFG_FLOCK_EN_1428: {name: CFG_FLOCK_EN, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_8, reg_addr: 18288, otp_owner: design, value: 1, bw: 1, desc: Enable frequency locked loop, htmldesc: Enable frequency locked loop, idx: 3145, offset: 8, otp_b0: 0, otp_a0: 296, otpreg_add: 1428, otpreg_ofs: 6}
OTP_BUCK7_CFG_TON_START_1428: {name: CFG_TON_START, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_8, reg_addr: 18288, otp_owner: design, value: 0, bw: 1, desc: Bit to set start of TON from hson or PWM rising edge, htmldesc: Bit to set start of TON from hson or PWM rising edge, idx: 3146, offset: 9, otp_b0: 0, otp_a0: 296, otpreg_add: 1428, otpreg_ofs: 7}
OTP_BUCK7_TR_LP_TON_DEL_1429: {name: TR_LP_TON_DEL, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_9, reg_addr: 18289, otp_owner: design, value: 6, bw: 4, desc: Comparator delay trim, htmldesc: Comparator delay trim, idx: 3147, offset: 10, otp_b0: 0, otp_a0: 296, otpreg_add: 1429, otpreg_ofs: 0}
OTP_BUCK7_TR_HSON_BLANK_1429: {name: TR_HSON_BLANK, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_9, reg_addr: 18289, otp_owner: design, value: 0, bw: 2, desc: 'minimum HS on blanking 15ns, 25ns, 40ns, 50ns', htmldesc: 'minimum HS on blanking 15ns, 25ns, 40ns, 50ns', idx: 3148, offset: 14, otp_b0: 0, otp_a0: 296, otpreg_add: 1429, otpreg_ofs: 6}
OTP_BUCK7_CFG_HS_ROW_EN_1430: {name: CFG_HS_ROW_EN, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_10, reg_addr: 18290, otp_owner: design, value: 7, bw: 3, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 3149, offset: 16, otp_b0: 0, otp_a0: 296, otpreg_add: 1430, otpreg_ofs: 2}
OTP_BUCK7_CFG_LS_ROW_EN_1430: {name: CFG_LS_ROW_EN, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_10, reg_addr: 18290, otp_owner: design, value: 7, bw: 3, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 3150, offset: 19, otp_b0: 0, otp_a0: 296, otpreg_add: 1430, otpreg_ofs: 5}
OTP_BUCK7_TR_LP_SC_1431: {name: TR_LP_SC, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_11, reg_addr: 18291, otp_owner: trim, value: 48, bw: 6, desc: Slope compensation capacitor trim bits (0.8+tr_lp_sc*0.05)pF, htmldesc: Slope compensation capacitor trim bits (0.8+tr_lp_sc*0.05)pF, idx: 3151, offset: 22, otp_b0: 0, otp_a0: 296, otpreg_add: 1431, otpreg_ofs: 0}
OTP_BUCK7_TR_LSOFF_BLANK_1431: {name: TR_LSOFF_BLANK, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_11, reg_addr: 18291, otp_owner: design, value: 1, bw: 2, desc: Blanking while in tristate for pfm comparator, htmldesc: Blanking while in tristate for pfm comparator, idx: 3152, offset: 28, otp_b0: 0, otp_a0: 296, otpreg_add: 1431, otpreg_ofs: 6}
OTP_BUCK7_CFG_HS_PREDRV_PUN_STR_1432: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_12, reg_addr: 18292, otp_owner: design, value: 7, bw: 3, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 3153, offset: 30, otp_b0: 0, otp_a0: 296, otpreg_add: 1432, otpreg_ofs: 0}
OTP_BUCK7_CFG_SNSFET_CTRL_1432: {name: CFG_SNSFET_CTRL, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_12, reg_addr: 18292, otp_owner: design, value: 0, bw: 1, desc: Number of shorted devices in series of snsfet for ioff control during HS ON, htmldesc: Number of shorted devices in series of snsfet for ioff control during HS ON, idx: 3154, offset: 1, otp_b0: 0, otp_a0: 297, otpreg_add: 1432, otpreg_ofs: 3}
OTP_BUCK7_CFG_DIS_PWM_ZXC_1432: {name: CFG_DIS_PWM_ZXC, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_12, reg_addr: 18292, otp_owner: design, value: 0, bw: 1, desc: Zero crossing detection is reset at PWM rising edge, htmldesc: Zero crossing detection is reset at PWM rising edge, idx: 3155, offset: 2, otp_b0: 0, otp_a0: 297, otpreg_add: 1432, otpreg_ofs: 4}
OTP_BUCK7_CFG_CSA_CAP_SET_1432: {name: CFG_CSA_CAP_SET, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_12, reg_addr: 18292, otp_owner: design, value: 2, bw: 3, desc: CSA compensation cap select, htmldesc: CSA compensation cap select, idx: 3156, offset: 3, otp_b0: 0, otp_a0: 297, otpreg_add: 1432, otpreg_ofs: 5}
OTP_BUCK7_CFG_DTC_LX_RISE_SEL_1433: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_13, reg_addr: 18293, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 3157, offset: 6, otp_b0: 0, otp_a0: 297, otpreg_add: 1433, otpreg_ofs: 0}
OTP_BUCK7_CFG_DTC_LX_FALL_SEL_1433: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_13, reg_addr: 18293, otp_owner: design, value: 1, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 3158, offset: 8, otp_b0: 0, otp_a0: 297, otpreg_add: 1433, otpreg_ofs: 2}
OTP_BUCK7_CFG_ZCD_SYS_OS_MODE_1433: {name: CFG_ZCD_SYS_OS_MODE, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_13, reg_addr: 18293, otp_owner: design, value: 0, bw: 2, desc: Systematic offset for zero crossing comparator, htmldesc: Systematic offset for zero crossing comparator, idx: 3159, offset: 10, otp_b0: 0, otp_a0: 297, otpreg_add: 1433, otpreg_ofs: 4}
OTP_BUCK7_CFG_ZCD_OS_AZCAL_EN_1433: {name: CFG_ZCD_OS_AZCAL_EN, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_13, reg_addr: 18293, otp_owner: design, value: 1, bw: 2, desc: Option to enable zero crossing comparator auto-zero calibration method, htmldesc: Option to enable zero crossing comparator auto-zero calibration method, idx: 3160, offset: 12, otp_b0: 0, otp_a0: 297, otpreg_add: 1433, otpreg_ofs: 6}
OTP_BUCK7_CFG_ZVS_EN_1434: {name: CFG_ZVS_EN, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_14, reg_addr: 18294, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 3161, offset: 14, otp_b0: 0, otp_a0: 297, otpreg_add: 1434, otpreg_ofs: 0}
OTP_BUCK7_CFG_LP_SC_GAIN_SET_1434: {name: CFG_LP_SC_GAIN_SET, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_14, reg_addr: 18294, otp_owner: design, value: 5, bw: 3, desc: CFG bits to change LP SC gain setting, htmldesc: CFG bits to change LP SC gain setting, idx: 3162, offset: 15, otp_b0: 0, otp_a0: 297, otpreg_add: 1434, otpreg_ofs: 1}
OTP_BUCK7_CFG_ZVS_REL_DEL_1434: {name: CFG_ZVS_REL_DEL, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_14, reg_addr: 18294, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 3163, offset: 18, otp_b0: 0, otp_a0: 297, otpreg_add: 1434, otpreg_ofs: 4}
OTP_BUCK7_TRIM_I2V_ADC_1435: {name: TRIM_I2V_ADC, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_23, reg_addr: 18303, otp_owner: trim, value: 15, bw: 5, desc: 5 bits for i2v current conversion for adc, htmldesc: 5 bits for i2v current conversion for adc, idx: 3164, offset: 22, otp_b0: 0, otp_a0: 297, otpreg_add: 1435, otpreg_ofs: 0}
OTP_BUCK7_CFG_470NH_1435: {name: CFG_470NH, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_23, reg_addr: 18303, otp_owner: design, value: 0, bw: 1, desc: CFG bit to support 470nH on LP inductor, htmldesc: CFG bit to support 470nH on LP inductor, idx: 3165, offset: 27, otp_b0: 0, otp_a0: 297, otpreg_add: 1435, otpreg_ofs: 5}
OTP_BUCK7_OTP_SPARE1_1436: {name: OTP_SPARE1, inst_name: BUCK7, reg_name: BUCK7_LP_CFG_24, reg_addr: 18304, otp_owner: design, value: 0, bw: 8, desc: otp_spare, htmldesc: otp_spare, idx: 3166, offset: 28, otp_b0: 0, otp_a0: 297, otpreg_add: 1436, otpreg_ofs: 0}
OTP_BUCK7_CFG_EN_HP_1437: {name: CFG_EN_HP, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_0, reg_addr: 18332, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 3167, offset: 4, otp_b0: 0, otp_a0: 298, otpreg_add: 1437, otpreg_ofs: 0}
OTP_BUCK7_CFG_SC_EN_220NH_1437: {name: CFG_SC_EN_220NH, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_0, reg_addr: 18332, otp_owner: design, value: 1, bw: 1, desc: enable sc to support 220nH, htmldesc: enable sc to support 220nH, idx: 3168, offset: 5, otp_b0: 0, otp_a0: 298, otpreg_add: 1437, otpreg_ofs: 1}
OTP_BUCK7_CFG_CC_BLK_SET_1437: {name: CFG_CC_BLK_SET, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_0, reg_addr: 18332, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting (blanking time = 14ns + 3.5ns*code), htmldesc: pwm comparator blanking time setting (blanking time = 14ns + 3.5ns*code), idx: 3169, offset: 6, otp_b0: 0, otp_a0: 298, otpreg_add: 1437, otpreg_ofs: 3}
OTP_BUCK7_CFG_WIDTH_SEL_1437: {name: CFG_WIDTH_SEL, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_0, reg_addr: 18332, otp_owner: design, value: 0, bw: 2, desc: 'pwm one-shot width setting (width = 12ns (00), 8ns (01), 16ns (10), 20 (11)', htmldesc: 'pwm one-shot width setting (width = 12ns (00), 8ns (01), 16ns (10), 20 (11)', idx: 3170, offset: 8, otp_b0: 0, otp_a0: 298, otpreg_add: 1437, otpreg_ofs: 5}
OTP_BUCK7_CFG_CS_OS_SET_1438: {name: CFG_CS_OS_SET, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_1, reg_addr: 18333, otp_owner: design, value: 10, bw: 4, desc: low-side current sensor offset setting (Ios = 20uA + 4u*code), htmldesc: low-side current sensor offset setting (Ios = 20uA + 4u*code), idx: 3171, offset: 10, otp_b0: 0, otp_a0: 298, otpreg_add: 1438, otpreg_ofs: 0}
OTP_BUCK7_CS_SPARE_1438: {name: CS_SPARE, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_1, reg_addr: 18333, otp_owner: design, value: 0, bw: 1, desc: '


    ', htmldesc: '', idx: 3172, offset: 14, otp_b0: 0, otp_a0: 298, otpreg_add: 1438, otpreg_ofs: 4}
OTP_BUCK7_CFG_PWM_1SHOT_SEL_1438: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_1, reg_addr: 18333, otp_owner: design, value: 0, bw: 2, desc: pwm 1shot select, htmldesc: pwm 1shot select, idx: 3173, offset: 15, otp_b0: 0, otp_a0: 298, otpreg_add: 1438, otpreg_ofs: 6}
OTP_BUCK7_CFG_CS_OS_TRIM_1439: {name: CFG_CS_OS_TRIM, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_2, reg_addr: 18334, otp_owner: trim, value: 8, bw: 4, desc: low-side current sensor offset trim (trim value = 4uA + 2uA*code ), htmldesc: low-side current sensor offset trim (trim value = 4uA + 2uA*code ), idx: 3174, offset: 17, otp_b0: 0, otp_a0: 298, otpreg_add: 1439, otpreg_ofs: 0}
OTP_BUCK7_CFG_CS_GAIN_TRIM_1439: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_2, reg_addr: 18334, otp_owner: trim, value: 8, bw: 4, desc: low-side current sensor gain trim (LSB = 1/32; trimed gain = 24/32 + code*1/32), htmldesc: low-side current sensor gain trim (LSB = 1/32; trimed gain = 24/32 + code*1/32), idx: 3175, offset: 21, otp_b0: 0, otp_a0: 298, otpreg_add: 1439, otpreg_ofs: 4}
OTP_BUCK7_CFG_LS_BLK_SET_1440: {name: CFG_LS_BLK_SET, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_3, reg_addr: 18335, otp_owner: design, value: 0, bw: 2, desc: ls_on leading edge blanking time setting (blanking time = 1.7ns + 0.8ns*code), htmldesc: ls_on leading edge blanking time setting (blanking time = 1.7ns + 0.8ns*code), idx: 3176, offset: 25, otp_b0: 0, otp_a0: 298, otpreg_add: 1440, otpreg_ofs: 0}
OTP_BUCK7_SET_NILIM_LOW_1440: {name: SET_NILIM_LOW, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_3, reg_addr: 18335, otp_owner: design, value: 0, bw: 1, desc: disable negative-current ilimit signal to the digital, htmldesc: disable negative-current ilimit signal to the digital, idx: 3177, offset: 27, otp_b0: 0, otp_a0: 298, otpreg_add: 1440, otpreg_ofs: 2}
OTP_BUCK7_CFG_HSILIM_DIFFAMP_PULLUP_1440: {name: CFG_HSILIM_DIFFAMP_PULLUP, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_3, reg_addr: 18335, otp_owner: design, value: 0, bw: 1, desc: Option to disable HSILIMIT input pair gate pull up device, htmldesc: Option to disable HSILIMIT input pair gate pull up device, idx: 3178, offset: 28, otp_b0: 0, otp_a0: 298, otpreg_add: 1440, otpreg_ofs: 3}
OTP_BUCK7_CFG_ZD_SET_1440: {name: CFG_ZD_SET, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_3, reg_addr: 18335, otp_owner: trim, value: 11, bw: 4, desc: zero-crossing detection threshold setting (Izd = 10uA +1u*code), htmldesc: zero-crossing detection threshold setting (Izd = 10uA +1u*code), idx: 3179, offset: 29, otp_b0: 0, otp_a0: 298, otpreg_add: 1440, otpreg_ofs: 4}
OTP_BUCK7_IADC_OFFSET_SET_1441: {name: IADC_OFFSET_SET, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_4, reg_addr: 18336, otp_owner: trim, value: 10, bw: 4, desc: 'Iadc offset setting (default should track cfg_cs_os_set<3:0>', htmldesc: 'Iadc offset setting (default should track cfg_cs_os_set<3:0>', idx: 3180, offset: 1, otp_b0: 0, otp_a0: 299, otpreg_add: 1441, otpreg_ofs: 0}
OTP_BUCK7_CFG_SC_OFFSET_SET_1442: {name: CFG_SC_OFFSET_SET, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_5, reg_addr: 18337, otp_owner: design, value: 20, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2) (MSB<6> unused), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2) (MSB<6> unused), idx: 3181, offset: 5, otp_b0: 0, otp_a0: 299, otpreg_add: 1442, otpreg_ofs: 0}
OTP_BUCK7_CFG_SC_TRIM_1443: {name: CFG_SC_TRIM, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_6, reg_addr: 18338, otp_owner: trim, value: 12, bw: 6, desc: slope compensation ramp trim (MSB<6> unused), htmldesc: slope compensation ramp trim (MSB<6> unused), idx: 3182, offset: 11, otp_b0: 0, otp_a0: 299, otpreg_add: 1443, otpreg_ofs: 0}
OTP_BUCK7_CFG_DENOTCH_SEL_1443: {name: CFG_DENOTCH_SEL, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_6, reg_addr: 18338, otp_owner: design, value: 0, bw: 2, desc: denotch filter for stbx_hp signal, htmldesc: denotch filter for stbx_hp signal, idx: 3183, offset: 17, otp_b0: 0, otp_a0: 299, otpreg_add: 1443, otpreg_ofs: 6}
OTP_BUCK7_CFG_HS_ILIM_SET_1444: {name: CFG_HS_ILIM_SET, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_7, reg_addr: 18339, otp_owner: trim, value: 56, bw: 6, desc: 'high-side current limit setting (limit = 50k*(48uA+code*2uA)(MSB=1), = 50k*(32uA+code*2uA)(MSB=0))', htmldesc: 'high-side current limit setting (limit = 50k*(48uA+code*2uA)(MSB=1), = 50k*(32uA+code*2uA)(MSB=0))', idx: 3184, offset: 19, otp_b0: 0, otp_a0: 299, otpreg_add: 1444, otpreg_ofs: 0}
OTP_BUCK7_ILIM_NEG_PWM_EN_1444: {name: ILIM_NEG_PWM_EN, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_7, reg_addr: 18339, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 3185, offset: 25, otp_b0: 0, otp_a0: 299, otpreg_add: 1444, otpreg_ofs: 6}
OTP_BUCK7_ILIM_POS_PWM_EN_1444: {name: ILIM_POS_PWM_EN, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_7, reg_addr: 18339, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 3186, offset: 26, otp_b0: 0, otp_a0: 299, otpreg_add: 1444, otpreg_ofs: 7}
OTP_BUCK7_CFG_CS_LS_CAP_1445: {name: CFG_CS_LS_CAP, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_8, reg_addr: 18340, otp_owner: design, value: 0, bw: 2, desc: low-side current sensor cap set, htmldesc: low-side current sensor cap set, idx: 3187, offset: 27, otp_b0: 0, otp_a0: 299, otpreg_add: 1445, otpreg_ofs: 0}
OTP_BUCK7_CFG_HS_ILIM_BLK_SET_1445: {name: CFG_HS_ILIM_BLK_SET, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_8, reg_addr: 18340, otp_owner: design, value: 0, bw: 2, desc: hs_on leading edge blanking time setting (blanking time = 2.5ns + 1.6ns *code), htmldesc: hs_on leading edge blanking time setting (blanking time = 2.5ns + 1.6ns *code), idx: 3188, offset: 29, otp_b0: 0, otp_a0: 299, otpreg_add: 1445, otpreg_ofs: 4}
OTP_BUCK7_HS_ILIM_SET_LOW_1445: {name: HS_ILIM_SET_LOW, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_8, reg_addr: 18340, otp_owner: design, value: 0, bw: 1, desc: disable high-side current limit to the diigtal, htmldesc: disable high-side current limit to the diigtal, idx: 3189, offset: 31, otp_b0: 0, otp_a0: 299, otpreg_add: 1445, otpreg_ofs: 6}
OTP_BUCK7_PWM_SPARE_1446: {name: PWM_SPARE, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_9, reg_addr: 18341, otp_owner: design, value: 0, bw: 3, desc: '


    ', htmldesc: '', idx: 3190, offset: 0, otp_b0: 0, otp_a0: 300, otpreg_add: 1446, otpreg_ofs: 0}
OTP_BUCK7_CFG_LS_ROW_EN_1447: {name: CFG_LS_ROW_EN, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_10, reg_addr: 18342, otp_owner: design, value: 15, bw: 4, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 3191, offset: 3, otp_b0: 0, otp_a0: 300, otpreg_add: 1447, otpreg_ofs: 0}
OTP_BUCK7_CFG_HS_ROW_EN_1448: {name: CFG_HS_ROW_EN, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_11, reg_addr: 18343, otp_owner: design, value: 63, bw: 6, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 3192, offset: 7, otp_b0: 0, otp_a0: 300, otpreg_add: 1448, otpreg_ofs: 0}
OTP_BUCK7_CFG_HS_PREDRV_PUN_STR_1449: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_12, reg_addr: 18344, otp_owner: design, value: 7, bw: 3, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 3193, offset: 13, otp_b0: 0, otp_a0: 300, otpreg_add: 1449, otpreg_ofs: 0}
OTP_BUCK7_SNSFET_CTRL_1449: {name: SNSFET_CTRL, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_12, reg_addr: 18344, otp_owner: design, value: 0, bw: 1, desc: snsfet select setting, htmldesc: snsfet select setting, idx: 3194, offset: 16, otp_b0: 0, otp_a0: 300, otpreg_add: 1449, otpreg_ofs: 3}
OTP_BUCK7_CFG_DTC_LX_RISE_SEL_1450: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_14, reg_addr: 18346, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 3195, offset: 17, otp_b0: 0, otp_a0: 300, otpreg_add: 1450, otpreg_ofs: 0}
OTP_BUCK7_CFG_DTC_LX_FALL_SEL_1450: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_14, reg_addr: 18346, otp_owner: design, value: 1, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 3196, offset: 19, otp_b0: 0, otp_a0: 300, otpreg_add: 1450, otpreg_ofs: 6}
OTP_BUCK7_CFG_ZVS_EN_1451: {name: CFG_ZVS_EN, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_15, reg_addr: 18347, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 3197, offset: 21, otp_b0: 0, otp_a0: 300, otpreg_add: 1451, otpreg_ofs: 0}
OTP_BUCK7_CFG_ZVS_REL_DEL_1451: {name: CFG_ZVS_REL_DEL, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_15, reg_addr: 18347, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 3198, offset: 22, otp_b0: 0, otp_a0: 300, otpreg_add: 1451, otpreg_ofs: 1}
OTP_BUCK7_CFG_MIR_GAIN_1451: {name: CFG_MIR_GAIN, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_15, reg_addr: 18347, otp_owner: design, value: 1, bw: 1, desc: mirror gain setting for the sc correction., htmldesc: mirror gain setting for the sc correction., idx: 3199, offset: 26, otp_b0: 0, otp_a0: 300, otpreg_add: 1451, otpreg_ofs: 7}
OTP_BUCK7_OTP_SPARE0_1452: {name: OTP_SPARE0, inst_name: BUCK7, reg_name: BUCK7_HP1_CFG_18, reg_addr: 18350, otp_owner: design, value: 0, bw: 4, desc: otp_spare0, htmldesc: otp_spare0, idx: 3200, offset: 27, otp_b0: 0, otp_a0: 300, otpreg_add: 1452, otpreg_ofs: 0}
OTP_BUCK8_DEEP_SLEEP_OFF_1453: {name: DEEP_SLEEP_OFF, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_0, reg_addr: 18434, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in OFF state , 00 --> Buck operates in normal mode, 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in OFF state ,<br>00 --> Buck operates in normal mode,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 3201, offset: 31, otp_b0: 0, otp_a0: 300, otpreg_add: 1453, otpreg_ofs: 0}
OTP_BUCK8_DEEP_SLEEP_S2R_1453: {name: DEEP_SLEEP_S2R, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_0, reg_addr: 18434, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in S2R state , 00 --> Buck operates in normal mode, 01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 ---> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in S2R state ,<br>00 --> Buck operates in normal mode,<br>01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11
    ---> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 3202, offset: 1, otp_b0: 0, otp_a0: 301, otpreg_add: 1453, otpreg_ofs: 2}
OTP_BUCK8_DEEP_SLEEP_DDR_1453: {name: DEEP_SLEEP_DDR, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_0, reg_addr: 18434, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in DDR state , 00 --> Buck operates in normal mode , 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) , 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in DDR state ,<br>00 --> Buck operates in normal mode ,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) ,<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 3203, offset: 3, otp_b0: 0, otp_a0: 301, otpreg_add: 1453, otpreg_ofs: 4}
OTP_BUCK8_DEEP_SLEEP_ACT_1453: {name: DEEP_SLEEP_ACT, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_0, reg_addr: 18434, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in AWAKE state , 00 --> Buck operates in normal mode 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in AWAKE state ,<br>00 --> Buck operates in normal mode<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system)<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 3204, offset: 5, otp_b0: 0, otp_a0: 301, otpreg_add: 1453, otpreg_ofs: 6}
OTP_BUCK8_CFG_PH_CLK_MODE_1454: {name: CFG_PH_CLK_MODE, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_1, reg_addr: 18435, otp_owner: design, value: 0, bw: 1, desc: 'option for phase clock enable, 0: phase clocks enabled in matching PWM state. 1: enables all PWM135 phase clock when in any PWM state.', htmldesc: 'option for phase clock enable,<br>0: phase clocks enabled in matching PWM state.<br>1: enables all PWM135 phase clock when in any PWM state.', idx: 3205, offset: 7, otp_b0: 0, otp_a0: 301, otpreg_add: 1454, otpreg_ofs: 0}
OTP_BUCK8_CFG_SAFEGUARD_TURN_OFF_1454: {name: CFG_SAFEGUARD_TURN_OFF, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_1, reg_addr: 18435, otp_owner: design, value: 1, bw: 1, desc: '0 - Avus compatibility mode 1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', htmldesc: '0 - Avus compatibility mode<br>1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', idx: 3206, offset: 8, otp_b0: 0, otp_a0: 301, otpreg_add: 1454, otpreg_ofs: 1}
OTP_BUCK8_CFG_EN_FILTER_1454: {name: CFG_EN_FILTER, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_1, reg_addr: 18435, otp_owner: design, value: 0, bw: 1, desc: Enable async up glitch filter, htmldesc: Enable async up glitch filter, idx: 3207, offset: 9, otp_b0: 0, otp_a0: 301, otpreg_add: 1454, otpreg_ofs: 2}
OTP_BUCK8_CFG_FORCE_CLK_GATE_1454: {name: CFG_FORCE_CLK_GATE, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_1, reg_addr: 18435, otp_owner: design, value: 0, bw: 3, desc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., htmldesc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., idx: 3208, offset: 10, otp_b0: 0, otp_a0: 301, otpreg_add: 1454, otpreg_ofs: 3}
OTP_BUCK8_CFG_OV_DISCHARGE_MODE_1454: {name: CFG_OV_DISCHARGE_MODE, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_1, reg_addr: 18435, otp_owner: design, value: 0, bw: 2, desc: 'Enable discharge on OV condition.  0-no discharge,  1-passive discharge, 2-passive discharge only in pfm, 3-active discharge', htmldesc: 'Enable discharge on OV condition. <br>0-no discharge, <br>1-passive discharge,<br>2-passive discharge only in pfm,<br>3-active discharge', idx: 3209, offset: 13, otp_b0: 0, otp_a0: 301, otpreg_add: 1454, otpreg_ofs: 6}
OTP_BUCK8_CFG_PULLDN_DIS_1455: {name: CFG_PULLDN_DIS, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_2, reg_addr: 18436, otp_owner: system, value: 15, bw: 4, desc: 'Disable the pulldown when the buck is disabled. Bit0: valid in AWAKE Bit1: valid in SLEEP_DDR Bit2: valid in SLEEP_S2R Bit3: valid in OFF and during startup of the device (all other states)', htmldesc: 'Disable the pulldown when the buck is disabled.<br>Bit0: valid in AWAKE<br>Bit1: valid in SLEEP_DDR<br>Bit2: valid in SLEEP_S2R<br>Bit3: valid in OFF and during startup of the device (all other states)', idx: 3210, offset: 15, otp_b0: 0,
  otp_a0: 301, otpreg_add: 1455, otpreg_ofs: 0}
OTP_BUCK8_CFG_BLANK_OV_EVT_DIS_1455: {name: CFG_BLANK_OV_EVT_DIS, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_2, reg_addr: 18436, otp_owner: design, value: 0, bw: 1, desc: disable blanking the OV event during startup/dvc, htmldesc: disable blanking the OV event during startup/dvc, idx: 3211, offset: 19, otp_b0: 0, otp_a0: 301, otpreg_add: 1455, otpreg_ofs: 4}
OTP_BUCK8_CFG_BLANK_UV_EVT_DIS_1455: {name: CFG_BLANK_UV_EVT_DIS, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_2, reg_addr: 18436, otp_owner: design, value: 0, bw: 1, desc: disable blanking the UV event during startup/dvc, htmldesc: disable blanking the UV event during startup/dvc, idx: 3212, offset: 20, otp_b0: 0, otp_a0: 301, otpreg_add: 1455, otpreg_ofs: 5}
OTP_BUCK8_CFG_BLANK_EVT_DLY_1455: {name: CFG_BLANK_EVT_DLY, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_2, reg_addr: 18436, otp_owner: design, value: 0, bw: 1, desc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', htmldesc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', idx: 3213, offset: 21, otp_b0: 0, otp_a0: 301, otpreg_add: 1455, otpreg_ofs: 6}
OTP_BUCK8_CFG_THROTTLE_COMP_ON_1455: {name: CFG_THROTTLE_COMP_ON, inst_name: BUCK8, reg_name: BUCK8_DIG_CNTRL_2, reg_addr: 18436, otp_owner: design, value: 0, bw: 1, desc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits. 0 - This feature is not active 1 - This feature is active', htmldesc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits.<br>0 - This feature is not
    active<br>1 - This feature is active', idx: 3214, offset: 22, otp_b0: 0, otp_a0: 301, otpreg_add: 1455, otpreg_ofs: 7}
OTP_BUCK8_CFG_DVC_WAIT_TIME_1456: {name: CFG_DVC_WAIT_TIME, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_0, reg_addr: 18437, otp_owner: design, value: 1, bw: 3, desc: 'Time to wait after DVC command before start vid ramping,  tdvc_wait = (cfg_dvc_wait_time*250)ns', htmldesc: 'Time to wait after DVC command before start vid ramping,<br> tdvc_wait = (cfg_dvc_wait_time*250)ns', idx: 3215, offset: 23, otp_b0: 0, otp_a0: 301, otpreg_add: 1456, otpreg_ofs: 0}
OTP_BUCK8_CFG_USE_SERVOCOMP_FOR_OV_1456: {name: CFG_USE_SERVOCOMP_FOR_OV, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_0, reg_addr: 18437, otp_owner: design, value: 0, bw: 1, desc: Unused. Always write 0., htmldesc: Unused. Always write 0., idx: 3216, offset: 26, otp_b0: 0, otp_a0: 301, otpreg_add: 1456, otpreg_ofs: 3}
OTP_BUCK8_CFG_DVC_DONE_CONDITION_1456: {name: CFG_DVC_DONE_CONDITION, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_0, reg_addr: 18437, otp_owner: design, value: 0, bw: 2, desc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module: 0: wait for dummy step only for group DVC (original condition)   1: same as 0, but ignore dvc_state_ok_i   2: wait for dummy step in both ind and group DVC    3: same as 2, but ignore dvc_state_ok_i', htmldesc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module:<br>0: wait for dummy step only
    for group DVC (original condition)  <br>1: same as 0, but ignore dvc_state_ok_i  <br>2: wait for dummy step in both ind and group DVC   <br>3: same as 2, but ignore dvc_state_ok_i', idx: 3217, offset: 27, otp_b0: 0, otp_a0: 301, otpreg_add: 1456, otpreg_ofs: 4}
OTP_BUCK8_CFG_DYN_PWM5_1456: {name: CFG_DYN_PWM5, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_0, reg_addr: 18437, otp_owner: design, value: 0, bw: 2, desc: ' Dynamically disable PWM5 state if vsel is in lower quarter , 00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage, 01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,
    10 ---Unused (do not write this code) , 11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', htmldesc: ' Dynamically disable PWM5 state if vsel is in lower quarter ,<br>00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage,<br>01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC
    voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,<br>10 ---Unused (do not write this code) ,<br>11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', idx: 3218, offset: 29, otp_b0: 0, otp_a0: 301, otpreg_add: 1456, otpreg_ofs: 6}
OTP_BUCK8_CFG_OPEN_DVC_UP_1457: {name: CFG_OPEN_DVC_UP, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_1, reg_addr: 18438, otp_owner: system, value: 0, bw: 2, desc: 'Option to specify how buck moves between states during dvc ramp up: 00 - discharge enabled (Imola compatible mode) -        The buck will move automatically to PWM(MAX) during DVC up / startup DVC up, 01 - discharge disabled (Imola compatible mode) -        The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up unless        required due to panic / PFM comparator triggering.        (note CFG_OV_DISCH may still
    cause passive/active discharge and must be set accordingly) 10 - discharge enabled during normal DVC up / but disabled during startup DVC up.        OV automatically forced 0 during startup DVC up. 11 - unused (do not write this code)', htmldesc: 'Option to specify how buck moves between states during dvc ramp up:<br>00 - discharge enabled (Imola compatible mode) -<br>       The buck will move automatically to PWM(MAX) during DVC up / startup DVC up,<br>01 - discharge disabled (Imola compatible mode) -<br>       The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up
    unless<br>       required due to panic / PFM comparator triggering.<br>       (note CFG_OV_DISCH may still cause passive/active discharge and must be set accordingly)<br>10 - discharge enabled during normal DVC up / but disabled during startup DVC up.<br>       OV automatically forced 0 during startup DVC up.<br>11 - unused (do not write this code)', idx: 3219, offset: 31, otp_b0: 0, otp_a0: 301, otpreg_add: 1457, otpreg_ofs: 0}
OTP_BUCK8_CFG_DVC_DONE_DLY_1457: {name: CFG_DVC_DONE_DLY, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_1, reg_addr: 18438, otp_owner: design, value: 0, bw: 2, desc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', htmldesc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', idx: 3220, offset: 1, otp_b0: 0, otp_a0: 302, otpreg_add: 1457, otpreg_ofs: 2}
OTP_BUCK8_CFG_SLEWDIS_1457: {name: CFG_SLEWDIS, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_1, reg_addr: 18438, otp_owner: system, value: 0, bw: 4, desc: 'Disable buck by slewing down the VID to the lowest vsel , 0    ----  No slew disable , 1    ----  Disable with slewrate 1.5625mV/us  , 2    ----  Disable with slewrate 3.125mV/us  , 3    ----  Disable with slewrate 4.6875mv/us, 4    ----  Disable with slewrate 6.25mV/us  , 5    ----  Disable with slewrate 12.5mV/us  , 6    ----  Disable with slewrate 25mV/us  , 7    ----  Disable with slewrate 50mV/us  , 8-15 ----  Disable with slewrate 0.781mV/us',
  htmldesc: 'Disable buck by slewing down the VID to the lowest vsel ,<br>0    ----  No slew disable ,<br>1    ----  Disable with slewrate 1.5625mV/us  ,<br>2    ----  Disable with slewrate 3.125mV/us  ,<br>3    ----  Disable with slewrate 4.6875mv/us,<br>4    ----  Disable with slewrate 6.25mV/us  ,<br>5    ----  Disable with slewrate 12.5mV/us  ,<br>6    ----  Disable with slewrate 25mV/us  ,<br>7    ----  Disable with slewrate 50mV/us  ,<br>8-15 ----  Disable with slewrate 0.781mV/us ', idx: 3221, offset: 3, otp_b0: 0, otp_a0: 302, otpreg_add: 1457, otpreg_ofs: 4}
OTP_BUCK8_CFG_NO_DISCHARGE_SINGLE_DVC_1458: {name: CFG_NO_DISCHARGE_SINGLE_DVC, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_2, reg_addr: 18439, otp_owner: system, value: 0, bw: 2, desc: Define buck state for non-group DVC down commands 0 - PWM2 1 - unused (do not write this code) 2 - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings 3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, htmldesc: Define buck state for non-group DVC down commands<br>0 - PWM2<br>1 - unused (do not write this code)<br>2
    - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 3222, offset: 7, otp_b0: 0, otp_a0: 302, otpreg_add: 1458, otpreg_ofs: 0}
OTP_BUCK8_CFG_NO_DISCHARGE_GROUP_DVC_1458: {name: CFG_NO_DISCHARGE_GROUP_DVC, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_2, reg_addr: 18439, otp_owner: system, value: 0, bw: 2, desc: Define buck state for group DVC down commands 0 - PWM2 1 - Unused (do not write this code) 2 - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings 3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, htmldesc: Define buck state for group DVC down commands<br>0 - PWM2<br>1 - Unused (do not write this code)<br>2
    - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 3223, offset: 9, otp_b0: 0, otp_a0: 302, otpreg_add: 1458, otpreg_ofs: 2}
OTP_BUCK8_CFG_DIS_DVC_DN_PH_SHED_1458: {name: CFG_DIS_DVC_DN_PH_SHED, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_2, reg_addr: 18439, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during DVC no_discharge (ramp dn). 1 - disable ph shed during DVC ramp for no_discharge (ramp dn), htmldesc: 0 - ph shed possible during DVC no_discharge (ramp dn).<br>1 - disable ph shed during DVC ramp for no_discharge (ramp dn), idx: 3224, offset: 11, otp_b0: 0, otp_a0: 302, otpreg_add: 1458, otpreg_ofs: 4}
OTP_BUCK8_CFG_DIS_DVC_UP_PH_SHED_1458: {name: CFG_DIS_DVC_UP_PH_SHED, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_2, reg_addr: 18439, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during open_dvc (ramp up) 1 - disable ph shed during DVC ramp for open_dvc (ramp up), htmldesc: 0 - ph shed possible during open_dvc (ramp up)<br>1 - disable ph shed during DVC ramp for open_dvc (ramp up), idx: 3225, offset: 12, otp_b0: 0, otp_a0: 302, otpreg_add: 1458, otpreg_ofs: 5}
OTP_BUCK8_CFG_PFM_DVCDN_OV_MODE_1458: {name: CFG_PFM_DVCDN_OV_MODE, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_2, reg_addr: 18439, otp_owner: design, value: 0, bw: 1, desc: '0 - same action as in normal OV selected by cfg_ov_disch_mode 1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings.This also automatically enables OV usage in PWM1/2 during the DVC down ramp if cfg_pwm1_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode are restored, and the usage of
    OV for cfg_pwm1_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', htmldesc: '0 - same action as in normal OV selected by cfg_ov_disch_mode<br>1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings.This also automatically enables OV usage in PWM1/2 during the DVC down ramp if cfg_pwm1_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode
    are restored, and the usage of OV for cfg_pwm1_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', idx: 3226, offset: 13, otp_b0: 0, otp_a0: 302, otpreg_add: 1458, otpreg_ofs: 6}
OTP_BUCK8_CFG_NO_SHED_PFM_DVC_FIX_1458: {name: CFG_NO_SHED_PFM_DVC_FIX, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_2, reg_addr: 18439, otp_owner: system, value: 0, bw: 1, desc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command: 0 - Don\t prevent going to PFM  1 - Prevent going to PFM when phase shedding blocked during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', htmldesc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command:<br>0 - Don\t prevent going to PFM <br>1 - Prevent going to PFM when phase shedding blocked
    during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', idx: 3227, offset: 14, otp_b0: 0, otp_a0: 302, otpreg_add: 1458, otpreg_ofs: 7}
OTP_BUCK8_CFG_DVC_FAST_STARTUP_SR_UP_1459: {name: CFG_DVC_FAST_STARTUP_SR_UP, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_3, reg_addr: 18440, otp_owner: design, value: 0, bw: 4, desc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 3228, offset: 15, otp_b0: 0, otp_a0: 302,
  otpreg_add: 1459, otpreg_ofs: 0}
OTP_BUCK8_CFG_DVC_FAST_STARTUP_SR_DN_1459: {name: CFG_DVC_FAST_STARTUP_SR_DN, inst_name: BUCK8, reg_name: BUCK8_DIG_DVC_CNTRL_3, reg_addr: 18440, otp_owner: design, value: 0, bw: 4, desc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 3229, offset: 19, otp_b0: 0, otp_a0: 302,
  otpreg_add: 1459, otpreg_ofs: 4}
OTP_BUCK8_CFG_STARTUP_IREF_TIMER_1460: {name: CFG_STARTUP_IREF_TIMER, inst_name: BUCK8, reg_name: BUCK8_DIG_STARTUP_CNTRL_0, reg_addr: 18441, otp_owner: design, value: 8, bw: 5, desc: 'Timer for bias startup, tstart_bias =(8+ cfg_startup_iref_timer  *4)us', htmldesc: 'Timer for bias startup,<br>tstart_bias =(8+ cfg_startup_iref_timer  *4)us ', idx: 3230, offset: 23, otp_b0: 0, otp_a0: 302, otpreg_add: 1460, otpreg_ofs: 0}
OTP_BUCK8_CFG_FAST_STARTUP_MODE_1460: {name: CFG_FAST_STARTUP_MODE, inst_name: BUCK8, reg_name: BUCK8_DIG_STARTUP_CNTRL_0, reg_addr: 18441, otp_owner: design, value: 1, bw: 2, desc: 'Select startup mode: 0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used. 1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used. 2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used. 3 - unused (do not write
    this code)', htmldesc: 'Select startup mode:<br>0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used.<br>1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used.<br>2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used.<br>3 - unused (do not write this code)', idx: 3231, offset: 28, otp_b0: 0, otp_a0: 302, otpreg_add: 1460, otpreg_ofs: 5}
OTP_BUCK8_CFG_STARTUP_TIMER_1461: {name: CFG_STARTUP_TIMER, inst_name: BUCK8, reg_name: BUCK8_DIG_STARTUP_CNTRL_1, reg_addr: 18442, otp_owner: system, value: 20, bw: 6, desc: 'Maximum time for the open loop startup to complete ,  tstart_max = (100+cfg_startup_timer*20)us', htmldesc: 'Maximum time for the open loop startup to complete ,<br> tstart_max = (100+cfg_startup_timer*20)us ', idx: 3232, offset: 30, otp_b0: 0, otp_a0: 302, otpreg_add: 1461, otpreg_ofs: 0}
OTP_BUCK8_CFG_DIG_SPARE_1461: {name: CFG_DIG_SPARE, inst_name: BUCK8, reg_name: BUCK8_DIG_STARTUP_CNTRL_1, reg_addr: 18442, otp_owner: design, value: 0, bw: 2, desc: Spare config bits, htmldesc: Spare config bits, idx: 3233, offset: 4, otp_b0: 0, otp_a0: 303, otpreg_add: 1461, otpreg_ofs: 6}
OTP_BUCK8_CFG_PWM2PFM_CMP_LIM_1462: {name: CFG_PWM2PFM_CMP_LIM, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_0, reg_addr: 18443, otp_owner: design, value: 4, bw: 4, desc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM , = (2+cfg_PWM2PFM_cmp_lim)', htmldesc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM ,<br>= (2+cfg_PWM2PFM_cmp_lim)', idx: 3234, offset: 6, otp_b0: 0, otp_a0: 303, otpreg_add: 1462, otpreg_ofs: 0}
OTP_BUCK8_CFG_PFM2PWM_CMP_LIM_1462: {name: CFG_PFM2PWM_CMP_LIM, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_0, reg_addr: 18443, otp_owner: design, value: 2, bw: 4, desc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM , Notes: 1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise: 2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be
    evaluated at all, as this is an illegal configuration.', htmldesc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM ,<br>Notes:<br>1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise:<br>2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be evaluated at all, as this is an illegal configuration.', idx: 3235, offset: 10, otp_b0: 0, otp_a0: 303,
  otpreg_add: 1462, otpreg_ofs: 4}
OTP_BUCK8_CFG_PFM_IPEAK_1463: {name: CFG_PFM_IPEAK, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_1, reg_addr: 18444, otp_owner: design, value: 4, bw: 4, desc: 'PFM peak current setting,  Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA', htmldesc: 'PFM peak current setting,<br> Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA ', idx: 3236, offset: 14, otp_b0: 0, otp_a0: 303, otpreg_add: 1463, otpreg_ofs: 0}
OTP_BUCK8_CFG_LOW_POWER_MODE_1463: {name: CFG_LOW_POWER_MODE, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_1, reg_addr: 18444, otp_owner: design, value: 1, bw: 1, desc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), htmldesc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), idx: 3237, offset: 18, otp_b0: 0, otp_a0: 303, otpreg_add: 1463, otpreg_ofs: 4}
OTP_BUCK8_CFG_LOW_LATENCY_MODE_1463: {name: CFG_LOW_LATENCY_MODE, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_1, reg_addr: 18444, otp_owner: design, value: 0, bw: 1, desc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', htmldesc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', idx: 3238, offset: 19, otp_b0: 0, otp_a0: 303, otpreg_add: 1463, otpreg_ofs: 5}
OTP_BUCK8_CFG_PFM2PWM_FILTER_1463: {name: CFG_PFM2PWM_FILTER, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_1, reg_addr: 18444, otp_owner: design, value: 1, bw: 1, desc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, htmldesc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, idx: 3239, offset: 20, otp_b0: 0, otp_a0: 303, otpreg_add: 1463, otpreg_ofs: 7}
OTP_BUCK8_CFG_PFM_PULSE_CNT_1464: {name: CFG_PFM_PULSE_CNT, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_2, reg_addr: 18445, otp_owner: design, value: 2, bw: 4, desc: 'Number of pulses in a PFM burst , Number of pulses =  (cfg_PFM_pulse_cnt+1)', htmldesc: 'Number of pulses in a PFM burst ,<br>Number of pulses =  (cfg_PFM_pulse_cnt+1)', idx: 3240, offset: 21, otp_b0: 0, otp_a0: 303, otpreg_add: 1464, otpreg_ofs: 0}
OTP_BUCK8_CFG_FORCE_PWM_CNT_RES_1464: {name: CFG_FORCE_PWM_CNT_RES, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_2, reg_addr: 18445, otp_owner: design, value: 1, bw: 1, desc: Option to force PWM ZD count to zero whenever any of the HP phases are on, htmldesc: Option to force PWM ZD count to zero whenever any of the HP phases are on, idx: 3241, offset: 25, otp_b0: 0, otp_a0: 303, otpreg_add: 1464, otpreg_ofs: 7}
OTP_BUCK8_CFG_2PFM_1465: {name: CFG_2PFM, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_3, reg_addr: 18446, otp_owner: design, value: 0, bw: 2, desc: '0 - go to PFM due to zxc count comparator request,  1 - go to PFM due to vdn comparator request, 2 - go to PFM if ANY of the 2 comparators requests, 3 - go to PFM only if BOTH comparators request.', htmldesc: '0 - go to PFM due to zxc count comparator request, <br>1 - go to PFM due to vdn comparator request,<br>2 - go to PFM if ANY of the 2 comparators requests,<br>3 - go to PFM only if BOTH comparators request.', idx: 3242, offset: 26, otp_b0: 0,
  otp_a0: 303, otpreg_add: 1465, otpreg_ofs: 0}
OTP_BUCK8_CFG_PH_DN_TIMER_1465: {name: CFG_PH_DN_TIMER, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_3, reg_addr: 18446, otp_owner: design, value: 12, bw: 5, desc: 'Timer to shed phases, = (1.25 + cfg_ph_dn_timer) * 250ns', htmldesc: 'Timer to shed phases,<br>= (1.25 + cfg_ph_dn_timer) * 250ns', idx: 3243, offset: 28, otp_b0: 0, otp_a0: 303, otpreg_add: 1465, otpreg_ofs: 3}
OTP_BUCK8_CFG_BLANK_VUP0_SET_1466: {name: CFG_BLANK_VUP0_SET, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_4, reg_addr: 18447, otp_owner: design, value: 12, bw: 4, desc: 'blanking time for vup0 after PWM1 transition,  (cfg_blank_vup0_set+1)*125ns', htmldesc: 'blanking time for vup0 after PWM1 transition,<br> (cfg_blank_vup0_set+1)*125ns', idx: 3244, offset: 1, otp_b0: 0, otp_a0: 304, otpreg_add: 1466, otpreg_ofs: 0}
OTP_BUCK8_CFG_COMP_STBY_1466: {name: CFG_COMP_STBY, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_4, reg_addr: 18447, otp_owner: design, value: 3, bw: 3, desc: 'Time for up/dn DACs to settle,  = (625ns + cfg_comp_stby*125ns)', htmldesc: 'Time for up/dn DACs to settle,<br> = (625ns + cfg_comp_stby*125ns)', idx: 3245, offset: 5, otp_b0: 0, otp_a0: 304, otpreg_add: 1466, otpreg_ofs: 5}
OTP_BUCK8_CFG_PANIC_IN_PFM_1467: {name: CFG_PANIC_IN_PFM, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_5, reg_addr: 18448, otp_owner: design, value: 0, bw: 3, desc: '00x - panic from PFM to PWM5. If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) , 010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 011 - panic from PFM to PWM3, 10x - panic from PFM to PWM1 (test configuration), 11x - ignore panic in PFM (test configuration)', htmldesc: '00x - panic from PFM to
    PWM5. If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) ,<br>010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>011 - panic from PFM to PWM3,<br>10x - panic from PFM to PWM1 (test configuration),<br>11x - ignore panic in PFM (test configuration)', idx: 3246, offset: 8, otp_b0: 0, otp_a0: 304, otpreg_add: 1467, otpreg_ofs: 0}
OTP_BUCK8_CFG_PANIC_IN_PWM1_1467: {name: CFG_PANIC_IN_PWM1, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_5, reg_addr: 18448, otp_owner: design, value: 0, bw: 2, desc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default), 01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 10 - panic from PWM1 to PWM3, 11 - ignore panic in PWM1 (test configuration)', htmldesc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition
    is detected will go to PWM3 instead (default),<br>01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>10 - panic from PWM1 to PWM3,<br>11 - ignore panic in PWM1 (test configuration)', idx: 3247, offset: 11, otp_b0: 0, otp_a0: 304, otpreg_add: 1467, otpreg_ofs: 3}
OTP_BUCK8_CFG_LP_PWM_MODE_1467: {name: CFG_LP_PWM_MODE, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_5, reg_addr: 18448, otp_owner: design, value: 1, bw: 2, desc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3 1 - if the LP PWM comparator is triggered in PFM we move to PWM1 1x- Disable PFM to PWM transition due to LP PWM comparator, htmldesc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3<br>1 - if the LP PWM comparator is triggered in PFM we move to PWM1<br>1x- Disable PFM to PWM transition due to LP PWM comparator, idx: 3248, offset: 13, otp_b0: 0, otp_a0: 304,
  otpreg_add: 1467, otpreg_ofs: 6}
OTP_BUCK8_CFG_DISABLE_PH_ADD_1468: {name: CFG_DISABLE_PH_ADD, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_6, reg_addr: 18449, otp_owner: design, value: 0, bw: 2, desc: 'Disable phase adding feature, 00 -- Allow phase adding , 01 -- Disable phase adding due to up0 , 10 -- Disable phase adding due to up1 , 11 -- Disable all phase adding', htmldesc: 'Disable phase adding feature,<br>00 -- Allow phase adding ,<br>01 -- Disable phase adding due to up0 ,<br>10 -- Disable phase adding due to up1 ,<br>11 -- Disable all phase adding', idx: 3249, offset: 15, otp_b0: 0, otp_a0: 304, otpreg_add: 1468,
  otpreg_ofs: 0}
OTP_BUCK8_CFG_DISABLE_PH_SHED_1468: {name: CFG_DISABLE_PH_SHED, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_6, reg_addr: 18449, otp_owner: design, value: 0, bw: 1, desc: Disable phase shedding feature, htmldesc: Disable phase shedding feature, idx: 3250, offset: 17, otp_b0: 0, otp_a0: 304, otpreg_add: 1468, otpreg_ofs: 2}
OTP_BUCK8_CFG_DISABLE_MODE_PFM_1468: {name: CFG_DISABLE_MODE_PFM, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_6, reg_addr: 18449, otp_owner: design, value: 0, bw: 1, desc: Disable PFM mode, htmldesc: Disable PFM mode, idx: 3251, offset: 18, otp_b0: 0, otp_a0: 304, otpreg_add: 1468, otpreg_ofs: 3}
OTP_BUCK8_CFG_DISABLE_MODE_PWM1_1468: {name: CFG_DISABLE_MODE_PWM1, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_6, reg_addr: 18449, otp_owner: design, value: 0, bw: 1, desc: Disable PWM1 mode, htmldesc: Disable PWM1 mode, idx: 3252, offset: 19, otp_b0: 0, otp_a0: 304, otpreg_add: 1468, otpreg_ofs: 4}
OTP_BUCK8_CFG_DISABLE_MODE_PWM3_1468: {name: CFG_DISABLE_MODE_PWM3, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_6, reg_addr: 18449, otp_owner: design, value: 0, bw: 1, desc: Disable PWM3 mode, htmldesc: Disable PWM3 mode, idx: 3253, offset: 20, otp_b0: 0, otp_a0: 304, otpreg_add: 1468, otpreg_ofs: 5}
OTP_BUCK8_CFG_DISABLE_MODE_PWM5_1468: {name: CFG_DISABLE_MODE_PWM5, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_6, reg_addr: 18449, otp_owner: design, value: 0, bw: 1, desc: Disable PWM5 mode, htmldesc: Disable PWM5 mode, idx: 3254, offset: 21, otp_b0: 0, otp_a0: 304, otpreg_add: 1468, otpreg_ofs: 6}
OTP_BUCK8_CFG_EN_RST_FILTER_1469: {name: CFG_EN_RST_FILTER, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_7, reg_addr: 18450, otp_owner: design, value: 0, bw: 1, desc: enable glitch filter on reset signals, htmldesc: enable glitch filter on reset signals, idx: 3255, offset: 22, otp_b0: 0, otp_a0: 304, otpreg_add: 1469, otpreg_ofs: 0}
OTP_BUCK8_CFG_FORCE_CCM_MODE_1469: {name: CFG_FORCE_CCM_MODE, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_7, reg_addr: 18450, otp_owner: design, value: 0, bw: 1, desc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', htmldesc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', idx: 3256, offset: 23, otp_b0: 0, otp_a0: 304, otpreg_add: 1469, otpreg_ofs: 1}
OTP_BUCK8_CFG_FORCE_CCM_TRIG_1469: {name: CFG_FORCE_CCM_TRIG, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_7, reg_addr: 18450, otp_owner: design, value: 0, bw: 1, desc: trigger the same action as if the force_ccm_i input was asserted, htmldesc: trigger the same action as if the force_ccm_i input was asserted, idx: 3257, offset: 24, otp_b0: 0, otp_a0: 304, otpreg_add: 1469, otpreg_ofs: 2}
OTP_BUCK8_CFG_ZXC_FREE_RUN_1469: {name: CFG_ZXC_FREE_RUN, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_7, reg_addr: 18450, otp_owner: design, value: 0, bw: 1, desc: '0: result update at the end of each window. 1 - result update on the go.', htmldesc: '0: result update at the end of each window. 1 - result update on the go.', idx: 3258, offset: 25, otp_b0: 0, otp_a0: 304, otpreg_add: 1469, otpreg_ofs: 3}
OTP_BUCK8_CFG_PWM3_DN_1469: {name: CFG_PWM3_DN, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_7, reg_addr: 18450, otp_owner: design, value: 3, bw: 2, desc: '0 - go down due to vdn comparator request, 1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck. 2 - go down due to zxc count or vdn comparators requests, 3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', htmldesc: '0 - go down due
    to vdn comparator request,<br>1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.<br>2 - go down due to zxc count or vdn comparators requests,<br>3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', idx: 3259, offset: 26, otp_b0: 0, otp_a0: 304, otpreg_add: 1469, otpreg_ofs: 4}
OTP_BUCK8_CFG_PWM5_DN_1469: {name: CFG_PWM5_DN, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_7, reg_addr: 18450, otp_owner: design, value: 0, bw: 2, desc: Unused. Always write 0., htmldesc: Unused. Always write 0., idx: 3260, offset: 28, otp_b0: 0, otp_a0: 304, otpreg_add: 1469, otpreg_ofs: 6}
OTP_BUCK8_CFG_PH_ZXC_LIM_1470: {name: CFG_PH_ZXC_LIM, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_8, reg_addr: 18451, otp_owner: design, value: 16, bw: 6, desc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., htmldesc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., idx: 3261,
  offset: 30, otp_b0: 0, otp_a0: 304, otpreg_add: 1470, otpreg_ofs: 0}
OTP_BUCK8_CFG_PWM_STARTUP_1470: {name: CFG_PWM_STARTUP, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_8, reg_addr: 18451, otp_owner: design, value: 0, bw: 2, desc: Select PWM fast startup state. 0 - PWM1 1 - PWM3 2 - Unused. (do not write this code) 3 - Unused. (do not write this code), htmldesc: Select PWM fast startup state.<br>0 - PWM1<br>1 - PWM3<br>2 - Unused. (do not write this code)<br>3 - Unused. (do not write this code), idx: 3262, offset: 4, otp_b0: 0, otp_a0: 305, otpreg_add: 1470, otpreg_ofs: 6}
OTP_BUCK8_CFG_PWM1_OV_MODE_1471: {name: CFG_PWM1_OV_MODE, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_11, reg_addr: 18454, otp_owner: system, value: 0, bw: 3, desc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher PWM state if the panic comparator or an up comparator triggers 1 .. 7 move to higher PWM state after 1..7us (comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', htmldesc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher
    PWM state if the panic comparator or an up comparator triggers<br>1 .. 7 move to higher PWM state after 1..7us (comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', idx: 3263, offset: 6, otp_b0: 0, otp_a0: 305, otpreg_add: 1471, otpreg_ofs: 0}
OTP_BUCK8_CFG_PWM3_OV_MODE_1471: {name: CFG_PWM3_OV_MODE, inst_name: BUCK8, reg_name: BUCK8_DIG_MDSW_CNTRL_11, reg_addr: 18454, otp_owner: design, value: 0, bw: 3, desc: Unused. Always write 0., htmldesc: Unused. Always write 0., idx: 3264, offset: 9, otp_b0: 0, otp_a0: 305, otpreg_add: 1471, otpreg_ofs: 3}
OTP_BUCK8_CFG_LFSR_EN_1472: {name: CFG_LFSR_EN, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_0, reg_addr: 18455, otp_owner: system, value: 0, bw: 1, desc: Enable LFSR, htmldesc: Enable LFSR, idx: 3265, offset: 12, otp_b0: 0, otp_a0: 305, otpreg_add: 1472, otpreg_ofs: 0}
OTP_BUCK8_CFG_FREQ_AVOID_EN_1472: {name: CFG_FREQ_AVOID_EN, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_0, reg_addr: 18455, otp_owner: system, value: 0, bw: 1, desc: Enable frequency avoidance, htmldesc: Enable frequency avoidance, idx: 3266, offset: 13, otp_b0: 0, otp_a0: 305, otpreg_add: 1472, otpreg_ofs: 1}
OTP_BUCK8_FREQ_LFSR_IP_EN_1472: {name: FREQ_LFSR_IP_EN, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_0, reg_addr: 18455, otp_owner: system, value: 0, bw: 1, desc: Enable peak current modultaion by lfsr, htmldesc: Enable peak current modultaion by lfsr, idx: 3267, offset: 14, otp_b0: 0, otp_a0: 305, otpreg_add: 1472, otpreg_ofs: 2}
OTP_BUCK8_FREQ_LFSR_NP_EN_1472: {name: FREQ_LFSR_NP_EN, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_0, reg_addr: 18455, otp_owner: system, value: 0, bw: 1, desc: Enable number of pulses modulation by lfsr, htmldesc: Enable number of pulses modulation by lfsr, idx: 3268, offset: 15, otp_b0: 0, otp_a0: 305, otpreg_add: 1472, otpreg_ofs: 3}
OTP_BUCK8_CFG_ADC_PULSE_CNT_EN_1472: {name: CFG_ADC_PULSE_CNT_EN, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_0, reg_addr: 18455, otp_owner: design, value: 1, bw: 1, desc: Enable PFM pulse counting in PFM (which is pollable via the ADC), htmldesc: Enable PFM pulse counting in PFM (which is pollable via the ADC), idx: 3269, offset: 16, otp_b0: 0, otp_a0: 305, otpreg_add: 1472, otpreg_ofs: 7}
OTP_BUCK8_RTC_TIME_WINDOW_CFG_1473: {name: RTC_TIME_WINDOW_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_1, reg_addr: 18456, otp_owner: system, value: 0, bw: 6, desc: RTC Time Window where meassurements are taken, htmldesc: RTC Time Window where meassurements are taken, idx: 3270, offset: 17, otp_b0: 0, otp_a0: 305, otpreg_add: 1473, otpreg_ofs: 0}
OTP_BUCK8_FREQ_IP_REL_MIN_CFG_1474: {name: FREQ_IP_REL_MIN_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_2, reg_addr: 18457, otp_owner: system, value: 7, bw: 3, desc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 3271, offset: 23, otp_b0: 0, otp_a0: 305, otpreg_add: 1474, otpreg_ofs: 0}
OTP_BUCK8_FREQ_IP_REL_MAX_CFG_1474: {name: FREQ_IP_REL_MAX_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_2, reg_addr: 18457, otp_owner: system, value: 7, bw: 3, desc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 3272, offset: 26, otp_b0: 0, otp_a0: 305, otpreg_add: 1474, otpreg_ofs: 3}
OTP_BUCK8_FREQ_NP_REL_MIN_CFG_1474: {name: FREQ_NP_REL_MIN_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_2, reg_addr: 18457, otp_owner: system, value: 3, bw: 2, desc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 3273, offset: 29, otp_b0: 0, otp_a0: 305, otpreg_add: 1474, otpreg_ofs: 6}
OTP_BUCK8_FREQ_NP_REL_MAX_CFG_1475: {name: FREQ_NP_REL_MAX_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_3, reg_addr: 18458, otp_owner: system, value: 3, bw: 2, desc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 3274, offset: 31, otp_b0: 0, otp_a0: 305, otpreg_add: 1475, otpreg_ofs: 0}
OTP_BUCK8_FREQ_0_IP_REL_CFG_1475: {name: FREQ_0_IP_REL_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_3, reg_addr: 18458, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 0 is hit), htmldesc: Offset of IPeak (if window 0 is hit), idx: 3275, offset: 1, otp_b0: 0, otp_a0: 306, otpreg_add: 1475, otpreg_ofs: 2}
OTP_BUCK8_FREQ_1_IP_REL_CFG_1475: {name: FREQ_1_IP_REL_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_3, reg_addr: 18458, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 1 is hit), htmldesc: Offset of IPeak (if window 1 is hit), idx: 3276, offset: 4, otp_b0: 0, otp_a0: 306, otpreg_add: 1475, otpreg_ofs: 5}
OTP_BUCK8_FREQ_2_IP_REL_CFG_1476: {name: FREQ_2_IP_REL_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_4, reg_addr: 18459, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 2 is hit), htmldesc: Offset of IPeak (if window 2 is hit), idx: 3277, offset: 7, otp_b0: 0, otp_a0: 306, otpreg_add: 1476, otpreg_ofs: 2}
OTP_BUCK8_FREQ_3_IP_REL_CFG_1476: {name: FREQ_3_IP_REL_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_4, reg_addr: 18459, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 3 is hit), htmldesc: Offset of IPeak (if window 3 is hit), idx: 3278, offset: 10, otp_b0: 0, otp_a0: 306, otpreg_add: 1476, otpreg_ofs: 5}
OTP_BUCK8_FREQ_0_NP_REL_CFG_1477: {name: FREQ_0_NP_REL_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_5, reg_addr: 18460, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 0 is hit), htmldesc: Offset of number of pulses (if window 0 is hit), idx: 3279, offset: 13, otp_b0: 0, otp_a0: 306, otpreg_add: 1477, otpreg_ofs: 0}
OTP_BUCK8_FREQ_1_NP_REL_CFG_1477: {name: FREQ_1_NP_REL_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_5, reg_addr: 18460, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 1 is hit), htmldesc: Offset of number of pulses (if window 1 is hit), idx: 3280, offset: 15, otp_b0: 0, otp_a0: 306, otpreg_add: 1477, otpreg_ofs: 2}
OTP_BUCK8_FREQ_2_NP_REL_CFG_1477: {name: FREQ_2_NP_REL_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_5, reg_addr: 18460, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 2 is hit), htmldesc: Offset of number of pulses (if window 2 is hit), idx: 3281, offset: 17, otp_b0: 0, otp_a0: 306, otpreg_add: 1477, otpreg_ofs: 4}
OTP_BUCK8_FREQ_3_NP_REL_CFG_1477: {name: FREQ_3_NP_REL_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_5, reg_addr: 18460, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 3 is hit), htmldesc: Offset of number of pulses (if window 3 is hit), idx: 3282, offset: 19, otp_b0: 0, otp_a0: 306, otpreg_add: 1477, otpreg_ofs: 6}
OTP_BUCK8_FREQ_0_OFFSET_CFG_1478: {name: FREQ_0_OFFSET_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_6, reg_addr: 18461, otp_owner: system, value: 0, bw: 3, desc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3283, offset: 21, otp_b0: 0, otp_a0: 306, otpreg_add: 1478, otpreg_ofs: 0}
OTP_BUCK8_FREQ_1_OFFSET_CFG_1478: {name: FREQ_1_OFFSET_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_6, reg_addr: 18461, otp_owner: system, value: 0, bw: 3, desc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3284, offset: 24, otp_b0: 0, otp_a0: 306, otpreg_add: 1478, otpreg_ofs: 5}
OTP_BUCK8_FREQ_2_OFFSET_CFG_1479: {name: FREQ_2_OFFSET_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_7, reg_addr: 18462, otp_owner: system, value: 0, bw: 3, desc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3285, offset: 27, otp_b0: 0, otp_a0: 306, otpreg_add: 1479, otpreg_ofs: 0}
OTP_BUCK8_FREQ_3_OFFSET_CFG_1479: {name: FREQ_3_OFFSET_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_7, reg_addr: 18462, otp_owner: system, value: 0, bw: 3, desc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3286, offset: 30, otp_b0: 0, otp_a0: 306, otpreg_add: 1479, otpreg_ofs: 5}
OTP_BUCK8_FREQ_0_MIN_COUNT_CFG_1480: {name: FREQ_0_MIN_COUNT_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_8, reg_addr: 18463, otp_owner: system, value: 0, bw: 8, desc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3287, offset: 1, otp_b0: 0, otp_a0: 307, otpreg_add: 1480, otpreg_ofs: 0}
OTP_BUCK8_FREQ_1_MIN_COUNT_CFG_1481: {name: FREQ_1_MIN_COUNT_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_9, reg_addr: 18464, otp_owner: system, value: 0, bw: 8, desc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3288, offset: 9, otp_b0: 0, otp_a0: 307, otpreg_add: 1481, otpreg_ofs: 0}
OTP_BUCK8_FREQ_2_MIN_COUNT_CFG_1482: {name: FREQ_2_MIN_COUNT_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_10, reg_addr: 18465, otp_owner: system, value: 0, bw: 8, desc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3289, offset: 17, otp_b0: 0, otp_a0: 307, otpreg_add: 1482, otpreg_ofs: 0}
OTP_BUCK8_FREQ_3_MIN_COUNT_CFG_1483: {name: FREQ_3_MIN_COUNT_CFG, inst_name: BUCK8, reg_name: BUCK8_DIG_FA_CNTRL_11, reg_addr: 18466, otp_owner: system, value: 0, bw: 8, desc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3290, offset: 25, otp_b0: 0, otp_a0: 307, otpreg_add: 1483, otpreg_ofs: 0}
OTP_BUCK8_CFG_SERVO_CLK_1484: {name: CFG_SERVO_CLK, inst_name: BUCK8, reg_name: BUCK8_DIG_SERVO_CNTRL_0, reg_addr: 18467, otp_owner: design, value: 1, bw: 4, desc: 'servo clock frequency,  Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', htmldesc: 'servo clock frequency, <br>Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', idx: 3291, offset: 1, otp_b0: 0, otp_a0: 308, otpreg_add: 1484, otpreg_ofs: 0}
OTP_BUCK8_CFG_SERVO_BLANK_TIME_1484: {name: CFG_SERVO_BLANK_TIME, inst_name: BUCK8, reg_name: BUCK8_DIG_SERVO_CNTRL_0, reg_addr: 18467, otp_owner: design, value: 3, bw: 4, desc: initial blank time for servo loop to react, htmldesc: initial blank time for servo loop to react, idx: 3292, offset: 5, otp_b0: 0, otp_a0: 308, otpreg_add: 1484, otpreg_ofs: 4}
OTP_BUCK8_CFG_SERVO_PRESET_1485: {name: CFG_SERVO_PRESET, inst_name: BUCK8, reg_name: BUCK8_DIG_SERVO_CNTRL_1, reg_addr: 18468, otp_owner: design, value: 0, bw: 8, desc: Preset value for Servo, htmldesc: Preset value for Servo, idx: 3293, offset: 9, otp_b0: 0, otp_a0: 308, otpreg_add: 1485, otpreg_ofs: 0}
OTP_BUCK8_CFG_EN_SERVO_1486: {name: CFG_EN_SERVO, inst_name: BUCK8, reg_name: BUCK8_DIG_SERVO_CNTRL_2, reg_addr: 18469, otp_owner: system, value: 0, bw: 1, desc: Enable Digital servo feature (Buck 0/ 1 Test mode only), htmldesc: Enable Digital servo feature (Buck 0/ 1 Test mode only), idx: 3294, offset: 17, otp_b0: 0, otp_a0: 308, otpreg_add: 1486, otpreg_ofs: 0}
OTP_BUCK8_CFG_DISABLE_SERVO_MSB_1486: {name: CFG_DISABLE_SERVO_MSB, inst_name: BUCK8, reg_name: BUCK8_DIG_SERVO_CNTRL_2, reg_addr: 18469, otp_owner: design, value: 0, bw: 1, desc: Disable msb counting in servo, htmldesc: Disable msb counting in servo, idx: 3295, offset: 18, otp_b0: 0, otp_a0: 308, otpreg_add: 1486, otpreg_ofs: 7}
OTP_BUCK8_CFG_OT_ABS_EN_PWM1_1487: {name: CFG_OT_ABS_EN_PWM1, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_0, reg_addr: 18470, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM1/3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM1/3/5 mode, idx: 3296, offset: 19, otp_b0: 0, otp_a0: 308, otpreg_add: 1487, otpreg_ofs: 0}
OTP_BUCK8_CFG_OT_ABS_EN_PWM3_1487: {name: CFG_OT_ABS_EN_PWM3, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_0, reg_addr: 18470, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM3/5 mode, idx: 3297, offset: 20, otp_b0: 0, otp_a0: 308, otpreg_add: 1487, otpreg_ofs: 1}
OTP_BUCK8_CFG_OT_ABS_EN_PWM5_1487: {name: CFG_OT_ABS_EN_PWM5, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_0, reg_addr: 18470, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM5 mode, htmldesc: enable over-temperature shutdown comparator in PWM5 mode, idx: 3298, offset: 21, otp_b0: 0, otp_a0: 308, otpreg_add: 1487, otpreg_ofs: 2}
OTP_BUCK8_CFG_OT_ABS_EN_1487: {name: CFG_OT_ABS_EN, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_0, reg_addr: 18470, otp_owner: design, value: 0, bw: 1, desc: enable the ot_abs comparator when BUCK is enabled, htmldesc: enable the ot_abs comparator when BUCK is enabled, idx: 3299, offset: 22, otp_b0: 0, otp_a0: 308, otpreg_add: 1487, otpreg_ofs: 3}
OTP_BUCK8_CFG_OT_WARN_EN_PWM1_1487: {name: CFG_OT_WARN_EN_PWM1, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_0, reg_addr: 18470, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM1/3/5 mode, htmldesc: enable over-temperature warning comparator in PWM1/3/5 mode, idx: 3300, offset: 23, otp_b0: 0, otp_a0: 308, otpreg_add: 1487, otpreg_ofs: 4}
OTP_BUCK8_CFG_OT_WARN_EN_PWM3_1487: {name: CFG_OT_WARN_EN_PWM3, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_0, reg_addr: 18470, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM3/5 mode, htmldesc: enable over-temperature warning comparator in PWM3/5 mode, idx: 3301, offset: 24, otp_b0: 0, otp_a0: 308, otpreg_add: 1487, otpreg_ofs: 5}
OTP_BUCK8_CFG_OT_WARN_EN_PWM5_1487: {name: CFG_OT_WARN_EN_PWM5, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_0, reg_addr: 18470, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM5 mode, htmldesc: enable over-temperature warning comparator in PWM5 mode, idx: 3302, offset: 25, otp_b0: 0, otp_a0: 308, otpreg_add: 1487, otpreg_ofs: 6}
OTP_BUCK8_CFG_OT_WARN_EN_1487: {name: CFG_OT_WARN_EN, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_0, reg_addr: 18470, otp_owner: design, value: 0, bw: 1, desc: enable the ot_warn comparator when BUCK is enabled, htmldesc: enable the ot_warn comparator when BUCK is enabled, idx: 3303, offset: 26, otp_b0: 0, otp_a0: 308, otpreg_add: 1487, otpreg_ofs: 7}
OTP_BUCK8_CFG_OT_WARN_BLANK_1488: {name: CFG_OT_WARN_BLANK, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_1, reg_addr: 18471, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature warning event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature warning event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 3304, offset: 27, otp_b0: 0, otp_a0: 308, otpreg_add: 1488, otpreg_ofs: 0}
OTP_BUCK8_CFG_OT_WARN_DEB_1488: {name: CFG_OT_WARN_DEB, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_1, reg_addr: 18471, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature warning event after turning on the comparator. 0 - no deb 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature warning event after turning on the comparator.<br>0 - no deb<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 3305, offset: 29, otp_b0: 0, otp_a0: 308, otpreg_add: 1488, otpreg_ofs: 2}
OTP_BUCK8_CFG_OT_ABS_BLANK_1488: {name: CFG_OT_ABS_BLANK, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_1, reg_addr: 18471, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature shutdown event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature shutdown event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 3306, offset: 31, otp_b0: 0, otp_a0: 308, otpreg_add: 1488, otpreg_ofs: 4}
OTP_BUCK8_CFG_OT_ABS_DEB_1488: {name: CFG_OT_ABS_DEB, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_1, reg_addr: 18471, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature shutdown event after turning on the comparator. 0 - no deb 1 - 16-32us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature shutdown event after turning on the comparator.<br>0 - no deb<br>1 - 16-32us<br>2 - 96-112us<br>3 - 192-208us, idx: 3307, offset: 1, otp_b0: 0, otp_a0: 309, otpreg_add: 1488, otpreg_ofs: 6}
OTP_BUCK8_CFG_OT_WARN_THR_LO_1489: {name: CFG_OT_WARN_THR_LO, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_2, reg_addr: 18472, otp_owner: design, value: 4, bw: 4, desc: Lower threshold for over-temperature warning event 80C + code*5C, htmldesc: Lower threshold for over-temperature warning event<br>80C + code*5C, idx: 3308, offset: 3, otp_b0: 0, otp_a0: 309, otpreg_add: 1489, otpreg_ofs: 0}
OTP_BUCK8_CFG_OT_WARN_THR_HI_1489: {name: CFG_OT_WARN_THR_HI, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_2, reg_addr: 18472, otp_owner: design, value: 6, bw: 4, desc: Upper threshold for over-temperature warning event 80C + code*5C, htmldesc: Upper threshold for over-temperature warning event<br>80C + code*5C, idx: 3309, offset: 7, otp_b0: 0, otp_a0: 309, otpreg_add: 1489, otpreg_ofs: 4}
OTP_BUCK8_CFG_OT_ABS_THR_LO_1490: {name: CFG_OT_ABS_THR_LO, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_3, reg_addr: 18473, otp_owner: design, value: 10, bw: 4, desc: Lower threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Lower threshold for over-temperature shutdown event<br>80C + code*5C, idx: 3310, offset: 11, otp_b0: 0, otp_a0: 309, otpreg_add: 1490, otpreg_ofs: 0}
OTP_BUCK8_CFG_OT_ABS_THR_HI_1490: {name: CFG_OT_ABS_THR_HI, inst_name: BUCK8, reg_name: BUCK8_DIG_OT_CTRL_3, reg_addr: 18473, otp_owner: design, value: 12, bw: 4, desc: Upper threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Upper threshold for over-temperature shutdown event<br>80C + code*5C, idx: 3311, offset: 15, otp_b0: 0, otp_a0: 309, otpreg_add: 1490, otpreg_ofs: 4}
OTP_BUCK8_ILIM_POS_MASK_1491: {name: ILIM_POS_MASK, inst_name: BUCK8, reg_name: BUCK8_DIG_EVTS_0, reg_addr: 18474, otp_owner: design, value: 0, bw: 4, desc: 'bit [0] ---> mask lp positive limilt ,  bit [1] ----> mask hp13 positive ilimit ,  bit[2] ---->mask hp24 positive ilimit ,  Bit [3] ---> mask imax_abs', htmldesc: 'bit [0] ---> mask lp positive limilt ,<br> bit [1] ----> mask hp13 positive ilimit ,<br> bit[2] ---->mask hp24 positive ilimit ,<br> Bit [3] ---> mask imax_abs', idx: 3312, offset: 19, otp_b0: 0, otp_a0: 309, otpreg_add: 1491, otpreg_ofs: 0}
OTP_BUCK8_ILIM_NEG_MASK_1491: {name: ILIM_NEG_MASK, inst_name: BUCK8, reg_name: BUCK8_DIG_EVTS_0, reg_addr: 18474, otp_owner: design, value: 0, bw: 3, desc: ' bit [0] ---> mask lp negative limilt ,  bit [1] ----> mask hp13 negative ilimit ,  bit[2] ---->mask hp24 negative ilimit', htmldesc: ' bit [0] ---> mask lp negative limilt ,<br> bit [1] ----> mask hp13 negative ilimit ,<br> bit[2] ---->mask hp24 negative ilimit ', idx: 3313, offset: 23, otp_b0: 0, otp_a0: 309, otpreg_add: 1491, otpreg_ofs: 5}
OTP_BUCK8_CFG_VCOMMON_TRIM_1492: {name: CFG_VCOMMON_TRIM, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_0, reg_addr: 18480, otp_owner: trim, value: 84, bw: 7, desc: Trim for vcommon Vcommon = 662.5mV - (3.125*code)mV, htmldesc: Trim for vcommon Vcommon = 662.5mV - (3.125*code)mV, idx: 3314, offset: 26, otp_b0: 0, otp_a0: 309, otpreg_add: 1492, otpreg_ofs: 1}
OTP_BUCK8_CFG_VID_RTRIM_1493: {name: CFG_VID_RTRIM, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_1, reg_addr: 18481, otp_owner: trim, value: 0, bw: 5, desc: Gain trim for VID DAC, htmldesc: Gain trim for VID DAC, idx: 3315, offset: 1, otp_b0: 0, otp_a0: 310, otpreg_add: 1493, otpreg_ofs: 0}
OTP_BUCK8_CFG_EN_VD_COMP_0_1494: {name: CFG_EN_VD_COMP_0, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_2, reg_addr: 18482, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator0, htmldesc: Enable Vdroop comparator0, idx: 3316, offset: 6, otp_b0: 0, otp_a0: 310, otpreg_add: 1494, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP0_BLANK_SEL_1494: {name: CFG_VDROOP0_BLANK_SEL, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_2, reg_addr: 18482, otp_owner: design, value: 0, bw: 3, desc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 3317, offset: 7, otp_b0: 0, otp_a0: 310, otpreg_add: 1494, otpreg_ofs: 5}
OTP_BUCK8_CFG_EN_VD_COMP_1_1495: {name: CFG_EN_VD_COMP_1, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_3, reg_addr: 18483, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator1, htmldesc: Enable Vdroop comparator1, idx: 3318, offset: 10, otp_b0: 0, otp_a0: 310, otpreg_add: 1495, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP1_BLANK_SEL_1495: {name: CFG_VDROOP1_BLANK_SEL, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_3, reg_addr: 18483, otp_owner: design, value: 0, bw: 3, desc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 3319, offset: 11, otp_b0: 0, otp_a0: 310, otpreg_add: 1495, otpreg_ofs: 5}
OTP_BUCK8_CFG_VD_CMP1_R_1496: {name: CFG_VD_CMP1_R, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_4, reg_addr: 18484, otp_owner: design, value: 0, bw: 4, desc: Vdroop comparator R setting, htmldesc: Vdroop comparator R setting, idx: 3320, offset: 14, otp_b0: 0, otp_a0: 310, otpreg_add: 1496, otpreg_ofs: 0}
OTP_BUCK8_CFG_VD_CMP0_R_1496: {name: CFG_VD_CMP0_R, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_4, reg_addr: 18484, otp_owner: design, value: 0, bw: 4, desc: Vdroop comparator R setting, htmldesc: Vdroop comparator R setting, idx: 3321, offset: 18, otp_b0: 0, otp_a0: 310, otpreg_add: 1496, otpreg_ofs: 4}
OTP_BUCK8_CFG_VD_CMP1_C_1497: {name: CFG_VD_CMP1_C, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_5, reg_addr: 18485, otp_owner: design, value: 0, bw: 5, desc: Vdroop comparator C setting, htmldesc: Vdroop comparator C setting, idx: 3322, offset: 22, otp_b0: 0, otp_a0: 310, otpreg_add: 1497, otpreg_ofs: 0}
OTP_BUCK8_CFG_VD_CMP0_C_1498: {name: CFG_VD_CMP0_C, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_6, reg_addr: 18486, otp_owner: design, value: 0, bw: 5, desc: Vdroop comparator C setting, htmldesc: Vdroop comparator C setting, idx: 3323, offset: 27, otp_b0: 0, otp_a0: 310, otpreg_add: 1498, otpreg_ofs: 0}
OTP_BUCK8_CFG_VD_CMP0_TR_1499: {name: CFG_VD_CMP0_TR, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_7, reg_addr: 18487, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator trimming settings, htmldesc: Vdroop comparator trimming settings, idx: 3324, offset: 0, otp_b0: 0, otp_a0: 311, otpreg_add: 1499, otpreg_ofs: 0}
OTP_BUCK8_CFG_VD_CMP1_TR_1500: {name: CFG_VD_CMP1_TR, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_8, reg_addr: 18488, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator trimming settings, htmldesc: Vdroop comparator trimming settings, idx: 3325, offset: 6, otp_b0: 0, otp_a0: 311, otpreg_add: 1500, otpreg_ofs: 0}
OTP_BUCK8_CFG_GM_LL_SET_1501: {name: CFG_GM_LL_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_9, reg_addr: 18489, otp_owner: trim, value: 11, bw: 4, desc: Setting for load line (GM), htmldesc: Setting for load line (GM), idx: 3326, offset: 12, otp_b0: 0, otp_a0: 311, otpreg_add: 1501, otpreg_ofs: 0}
OTP_BUCK8_CFG_GM_BIAS_1501: {name: CFG_GM_BIAS, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_9, reg_addr: 18489, otp_owner: design, value: 5, bw: 3, desc: Setting for bias currents in GM, htmldesc: Setting for bias currents in GM, idx: 3327, offset: 16, otp_b0: 0, otp_a0: 311, otpreg_add: 1501, otpreg_ofs: 5}
OTP_BUCK8_CFG_GM_GAIN_1_1502: {name: CFG_GM_GAIN_1, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_10, reg_addr: 18490, otp_owner: design, value: 5, bw: 4, desc: GM gain when only LP is on, htmldesc: GM gain when only LP is on, idx: 3328, offset: 19, otp_b0: 0, otp_a0: 311, otpreg_add: 1502, otpreg_ofs: 0}
OTP_BUCK8_CFG_GM_GAIN_2_1502: {name: CFG_GM_GAIN_2, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_10, reg_addr: 18490, otp_owner: design, value: 5, bw: 4, desc: 'GM gain when any HP1,3 phase is on', htmldesc: 'GM gain when any HP1,3 phase is on', idx: 3329, offset: 23, otp_b0: 0, otp_a0: 311, otpreg_add: 1502, otpreg_ofs: 4}
OTP_BUCK8_TR_IMAX_ALARM_1503: {name: TR_IMAX_ALARM, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_11, reg_addr: 18491, otp_owner: trim, value: 4, bw: 3, desc: Trim bits for imax alarm comp, htmldesc: Trim bits for imax alarm comp, idx: 3330, offset: 27, otp_b0: 0, otp_a0: 311, otpreg_add: 1503, otpreg_ofs: 1}
OTP_BUCK8_CFG_MIRROR_RATIO3_1503: {name: CFG_MIRROR_RATIO3, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_11, reg_addr: 18491, otp_owner: design, value: 1, bw: 4, desc: Gain of one HP phase to LP phase in PWM3 HP/LP = (1+code), htmldesc: Gain of one HP phase to LP phase in PWM3 HP/LP = (1+code), idx: 3331, offset: 30, otp_b0: 0, otp_a0: 311, otpreg_add: 1503, otpreg_ofs: 4}
OTP_BUCK8_CFG_MIRROR_RATIO1_1504: {name: CFG_MIRROR_RATIO1, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_12, reg_addr: 18492, otp_owner: design, value: 1, bw: 3, desc: Gain of LP when in PWM1 = 1/(1+code), htmldesc: Gain of LP when in PWM1 = 1/(1+code), idx: 3332, offset: 2, otp_b0: 0, otp_a0: 312, otpreg_add: 1504, otpreg_ofs: 0}
OTP_BUCK8_CFG_IMAX_SET_1504: {name: CFG_IMAX_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_12, reg_addr: 18492, otp_owner: trim, value: 22, bw: 5, desc: set the max output current of GM, htmldesc: set the max output current of GM, idx: 3333, offset: 5, otp_b0: 0, otp_a0: 312, otpreg_add: 1504, otpreg_ofs: 3}
OTP_BUCK8_CFG_EN_UVP_CMP_1505: {name: CFG_EN_UVP_CMP, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_13, reg_addr: 18493, otp_owner: design, value: 0, bw: 1, desc: Enable undervoltage comparator, htmldesc: Enable undervoltage comparator, idx: 3334, offset: 10, otp_b0: 0, otp_a0: 312, otpreg_add: 1505, otpreg_ofs: 0}
OTP_BUCK8_CFG_EN_OVP_CMP_1505: {name: CFG_EN_OVP_CMP, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_13, reg_addr: 18493, otp_owner: design, value: 0, bw: 1, desc: Enable overvoltage comparator, htmldesc: Enable overvoltage comparator, idx: 3335, offset: 11, otp_b0: 0, otp_a0: 312, otpreg_add: 1505, otpreg_ofs: 1}
OTP_BUCK8_CFG_PFM_OS_SET_1505: {name: CFG_PFM_OS_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_13, reg_addr: 18493, otp_owner: trim, value: 15, bw: 5, desc: 'PFM comparator offset from pwm_fbk  : PFM_target = VOUT - (x-15)*3mV', htmldesc: 'PFM comparator offset from pwm_fbk  : PFM_target = VOUT - (x-15)*3mV', idx: 3336, offset: 12, otp_b0: 0, otp_a0: 312, otpreg_add: 1505, otpreg_ofs: 3}
OTP_BUCK8_CFG_EN_IMAX_ALARM_COMP_1506: {name: CFG_EN_IMAX_ALARM_COMP, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_14, reg_addr: 18494, otp_owner: design, value: 1, bw: 1, desc: Enable imax alarm comparator, htmldesc: Enable imax alarm comparator, idx: 3337, offset: 17, otp_b0: 0, otp_a0: 312, otpreg_add: 1506, otpreg_ofs: 0}
OTP_BUCK8_CFG_EN_IMAX_ALARM_DAC_1506: {name: CFG_EN_IMAX_ALARM_DAC, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_14, reg_addr: 18494, otp_owner: design, value: 1, bw: 1, desc: Enable imax alarm dac, htmldesc: Enable imax alarm dac, idx: 3338, offset: 18, otp_b0: 0, otp_a0: 312, otpreg_add: 1506, otpreg_ofs: 1}
OTP_BUCK8_CFG_PANIC_OS_SET_1506: {name: CFG_PANIC_OS_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_14, reg_addr: 18494, otp_owner: trim, value: 16, bw: 5, desc: 'Panic comparator offset from pwm_fbk  : PANIC = VOUT -  (x-11)*3mV', htmldesc: 'Panic comparator offset from pwm_fbk  : PANIC = VOUT -  (x-11)*3mV', idx: 3339, offset: 19, otp_b0: 0, otp_a0: 312, otpreg_add: 1506, otpreg_ofs: 3}
OTP_BUCK8_CFG_OUVP_SET_1507: {name: CFG_OUVP_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_15, reg_addr: 18495, otp_owner: design, value: 3, bw: 2, desc: 'lower bit sets the undervoltage level, higher bit the overvoltage (50mV,100mV)', htmldesc: 'lower bit sets the undervoltage level, higher bit the overvoltage (50mV,100mV)', idx: 3340, offset: 24, otp_b0: 0, otp_a0: 312, otpreg_add: 1507, otpreg_ofs: 0}
OTP_BUCK8_CFG_SERVO_OS_SET_1507: {name: CFG_SERVO_OS_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_15, reg_addr: 18495, otp_owner: design, value: 12, bw: 5, desc: 'servo msb offset : SERVO_UPPER =  = VOUT - (x-15)*3mV', htmldesc: 'servo msb offset : SERVO_UPPER =  = VOUT - (x-15)*3mV', idx: 3341, offset: 26, otp_b0: 0, otp_a0: 312, otpreg_add: 1507, otpreg_ofs: 3}
OTP_BUCK8_CFG_SC_OS_SET_1508: {name: CFG_SC_OS_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_16, reg_addr: 18496, otp_owner: trim, value: 0, bw: 4, desc: 'slope comp offset correction((SS: 10, FF: 5)', htmldesc: 'slope comp offset correction((SS: 10, FF: 5)', idx: 3342, offset: 31, otp_b0: 0, otp_a0: 312, otpreg_add: 1508, otpreg_ofs: 0}
OTP_BUCK8_CFG_IMAX_ALARM_SET_1508: {name: CFG_IMAX_ALARM_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_16, reg_addr: 18496, otp_owner: trim, value: 8, bw: 4, desc: max current alarm = (2u*code) + 40u, htmldesc: max current alarm = (2u*code) + 40u, idx: 3343, offset: 3, otp_b0: 0, otp_a0: 313, otpreg_add: 1508, otpreg_ofs: 4}
OTP_BUCK8_CFG_SC_L_SET_1509: {name: CFG_SC_L_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_17, reg_addr: 18497, otp_owner: design, value: 0, bw: 2, desc: Common slope compensation L setting (UCL = 220nH), htmldesc: Common slope compensation L setting (UCL = 220nH), idx: 3344, offset: 7, otp_b0: 0, otp_a0: 313, otpreg_add: 1509, otpreg_ofs: 0}
OTP_BUCK8_CFG_SC_R0_TRIM_1509: {name: CFG_SC_R0_TRIM, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_17, reg_addr: 18497, otp_owner: trim, value: 0, bw: 4, desc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', htmldesc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', idx: 3345, offset: 9, otp_b0: 0, otp_a0: 313, otpreg_add: 1509, otpreg_ofs: 4}
OTP_BUCK8_CFG_STBY_IMAX_ALARM_DAC_1510: {name: CFG_STBY_IMAX_ALARM_DAC, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_18, reg_addr: 18498, otp_owner: design, value: 1, bw: 1, desc: standby for Imax alarm dac, htmldesc: standby for Imax alarm dac, idx: 3346, offset: 13, otp_b0: 0, otp_a0: 313, otpreg_add: 1510, otpreg_ofs: 0}
OTP_BUCK8_CFG_UPSTATE0_SET_1510: {name: CFG_UPSTATE0_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_18, reg_addr: 18498, otp_owner: trim, value: 16, bw: 6, desc: Setting for State0 up comparator DAC = (code *0.833u) + 15u, htmldesc: Setting for State0 up comparator DAC = (code *0.833u) + 15u, idx: 3347, offset: 14, otp_b0: 0, otp_a0: 313, otpreg_add: 1510, otpreg_ofs: 2}
OTP_BUCK8_CFG_STBY_IMAX_ALARM_COMP_1511: {name: CFG_STBY_IMAX_ALARM_COMP, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_19, reg_addr: 18499, otp_owner: design, value: 1, bw: 1, desc: standby for imax alarm comparator, htmldesc: standby for imax alarm comparator, idx: 3348, offset: 20, otp_b0: 0, otp_a0: 313, otpreg_add: 1511, otpreg_ofs: 0}
OTP_BUCK8_CFG_IMAX_ABS_SET_1511: {name: CFG_IMAX_ABS_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_19, reg_addr: 18499, otp_owner: design, value: 12, bw: 4, desc: Current limit setting during mission mode operation, htmldesc: Current limit setting during mission mode operation, idx: 3349, offset: 21, otp_b0: 0, otp_a0: 313, otpreg_add: 1511, otpreg_ofs: 4}
OTP_BUCK8_CFG_BLANK_IMAX_ABS_1512: {name: CFG_BLANK_IMAX_ABS, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_20, reg_addr: 18500, otp_owner: design, value: 0, bw: 1, desc: blank imax_abs, htmldesc: blank imax_abs, idx: 3350, offset: 25, otp_b0: 0, otp_a0: 313, otpreg_add: 1512, otpreg_ofs: 0}
OTP_BUCK8_CFG_DNSTATE0_SET_1512: {name: CFG_DNSTATE0_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_20, reg_addr: 18500, otp_owner: trim, value: 16, bw: 6, desc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), htmldesc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), idx: 3351, offset: 26, otp_b0: 0, otp_a0: 313, otpreg_add: 1512, otpreg_ofs: 2}
OTP_BUCK8_CFG_DNSTATE1_SET_1513: {name: CFG_DNSTATE1_SET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_21, reg_addr: 18501, otp_owner: trim, value: 16, bw: 6, desc: Setting for State1 dn comparator DAC = (code * 0.833u) + 15u, htmldesc: Setting for State1 dn comparator DAC = (code * 0.833u) + 15u, idx: 3352, offset: 0, otp_b0: 0, otp_a0: 314, otpreg_add: 1513, otpreg_ofs: 2}
OTP_BUCK8_CFG_CAL_DAC_SET_1_1514: {name: CFG_CAL_DAC_SET_1, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_23, reg_addr: 18503, otp_owner: design, value: 0, bw: 8, desc: Calibration/servo dac setting (override) in PWM1 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM1 when servo is off, idx: 3353, offset: 6, otp_b0: 0, otp_a0: 314, otpreg_add: 1514, otpreg_ofs: 0}
OTP_BUCK8_CFG_CAL_DAC_SET_3_1515: {name: CFG_CAL_DAC_SET_3, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_24, reg_addr: 18504, otp_owner: design, value: 0, bw: 8, desc: Calibration/servo dac setting (override) in PWM3 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM3 when servo is off, idx: 3354, offset: 14, otp_b0: 0, otp_a0: 314, otpreg_add: 1515, otpreg_ofs: 0}
OTP_BUCK8_OTP_SPARE0_1516: {name: OTP_SPARE0, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_25, reg_addr: 18505, otp_owner: design, value: 0, bw: 6, desc: OTP bits for the spare use, htmldesc: OTP bits for the spare use, idx: 3355, offset: 22, otp_b0: 0, otp_a0: 314, otpreg_add: 1516, otpreg_ofs: 0}
OTP_BUCK8_CFG_IMAX_PWM1_STUP_1517: {name: CFG_IMAX_PWM1_STUP, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_32, reg_addr: 18512, otp_owner: design, value: 8, bw: 4, desc: Current limit setting during PWM1 startup, htmldesc: Current limit setting during PWM1 startup, idx: 3356, offset: 28, otp_b0: 0, otp_a0: 314, otpreg_add: 1517, otpreg_ofs: 0}
OTP_BUCK8_CFG_IMAX_PWM2_STUP_1517: {name: CFG_IMAX_PWM2_STUP, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_32, reg_addr: 18512, otp_owner: design, value: 8, bw: 4, desc: Current limit setting during PWM2 startup, htmldesc: Current limit setting during PWM2 startup, idx: 3357, offset: 0, otp_b0: 0, otp_a0: 315, otpreg_add: 1517, otpreg_ofs: 4}
OTP_BUCK8_CFG_GM_IOFF_TRIM_1518: {name: CFG_GM_IOFF_TRIM, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_33, reg_addr: 18513, otp_owner: design, value: 0, bw: 5, desc: GM Offset Current trim, htmldesc: GM Offset Current trim, idx: 3358, offset: 4, otp_b0: 0, otp_a0: 315, otpreg_add: 1518, otpreg_ofs: 0}
OTP_BUCK8_TR_IMAX_ABS_DAC_1518: {name: TR_IMAX_ABS_DAC, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_33, reg_addr: 18513, otp_owner: trim, value: 4, bw: 3, desc: Trim bits for imax abs DAC, htmldesc: Trim bits for imax abs DAC, idx: 3359, offset: 9, otp_b0: 0, otp_a0: 315, otpreg_add: 1518, otpreg_ofs: 5}
OTP_BUCK8_TR_IGM_CLAMP_1519: {name: TR_IGM_CLAMP, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_34, reg_addr: 18514, otp_owner: trim, value: 0, bw: 3, desc: Trim bits to configure gm amplifier clamp current, htmldesc: Trim bits to configure gm amplifier clamp current, idx: 3360, offset: 12, otp_b0: 0, otp_a0: 315, otpreg_add: 1519, otpreg_ofs: 1}
OTP_BUCK8_CFG_GM_BOOST_1519: {name: CFG_GM_BOOST, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_34, reg_addr: 18514, otp_owner: design, value: 0, bw: 4, desc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), htmldesc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), idx: 3361, offset: 15, otp_b0: 0, otp_a0: 315, otpreg_add: 1519, otpreg_ofs: 4}
OTP_BUCK8_PWM_STUP_OFFSET_1520: {name: PWM_STUP_OFFSET, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_35, reg_addr: 18515, otp_owner: design, value: 4, bw: 3, desc: PWM_Startup_thr = PFM_target - (3.125mV*x), htmldesc: PWM_Startup_thr = PFM_target - (3.125mV*x), idx: 3362, offset: 19, otp_b0: 0, otp_a0: 315, otpreg_add: 1520, otpreg_ofs: 0}
OTP_BUCK8_OTP_SPARE2_1520: {name: OTP_SPARE2, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_35, reg_addr: 18515, otp_owner: design, value: 0, bw: 5, desc: Spare otp in dig space, htmldesc: Spare otp in dig space, idx: 3363, offset: 22, otp_b0: 0, otp_a0: 315, otpreg_add: 1520, otpreg_ofs: 3}
OTP_BUCK8_CFG_SC_VEA_CAS_SEL_1521: {name: CFG_SC_VEA_CAS_SEL, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_36, reg_addr: 18516, otp_owner: design, value: 0, bw: 1, desc: CFG bits to select slope compensation v2i diffamp cascode transistor bias, htmldesc: CFG bits to select slope compensation v2i diffamp cascode transistor bias, idx: 3364, offset: 27, otp_b0: 0, otp_a0: 315, otpreg_add: 1521, otpreg_ofs: 3}
OTP_BUCK8_TR_SC_V2I_STARTUP_RDAC_1521: {name: TR_SC_V2I_STARTUP_RDAC, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_36, reg_addr: 18516, otp_owner: trim, value: 0, bw: 4, desc: trim bits for sc v2i startup clamp voltage, htmldesc: trim bits for sc v2i startup clamp voltage, idx: 3365, offset: 28, otp_b0: 0, otp_a0: 315, otpreg_add: 1521, otpreg_ofs: 4}
OTP_BUCK8_OTP_SPARE1_1522: {name: OTP_SPARE1, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_37, reg_addr: 18517, otp_owner: design, value: 0, bw: 8, desc: Spare otp, htmldesc: Spare otp, idx: 3366, offset: 0, otp_b0: 0, otp_a0: 316, otpreg_add: 1522, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP0_VID_BAND0_1523: {name: CFG_VDROOP0_VID_BAND0, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_39, reg_addr: 18519, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band0 select (vid < cfg_vdroop0_vid_band0: comparator disabled)', htmldesc: 'Vdroop0 comparator vid band0 select<br>(vid < cfg_vdroop0_vid_band0: comparator disabled)', idx: 3367, offset: 8, otp_b0: 0, otp_a0: 316, otpreg_add: 1523, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP0_VID_BAND1_1524: {name: CFG_VDROOP0_VID_BAND1, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_40, reg_addr: 18520, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band1 select (vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', htmldesc: 'Vdroop0 comparator vid band1 select<br>(vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', idx: 3368, offset: 16, otp_b0: 0, otp_a0: 316, otpreg_add: 1524, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP0_VID_BAND2_1525: {name: CFG_VDROOP0_VID_BAND2, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_41, reg_addr: 18521, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band2 select (vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', htmldesc: 'Vdroop0 comparator vid band2 select<br>(vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', idx: 3369, offset: 24, otp_b0: 0, otp_a0: 316, otpreg_add: 1525, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP0_VID_BAND3_1526: {name: CFG_VDROOP0_VID_BAND3, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_42, reg_addr: 18522, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band3 select (vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2) (vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', htmldesc: 'Vdroop0 comparator vid band3 select<br>(vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2)<br>(vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', idx: 3370, offset: 0, otp_b0: 0, otp_a0: 317,
  otpreg_add: 1526, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP1_VID_BAND0_1527: {name: CFG_VDROOP1_VID_BAND0, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_43, reg_addr: 18523, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band0 select (vid < cfg_vdroop1_vid_band0: comparator disabled)', htmldesc: 'Vdroop1 comparator vid band0 select<br>(vid < cfg_vdroop1_vid_band0: comparator disabled)', idx: 3371, offset: 8, otp_b0: 0, otp_a0: 317, otpreg_add: 1527, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP1_VID_BAND1_1528: {name: CFG_VDROOP1_VID_BAND1, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_44, reg_addr: 18524, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band1 select (vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', htmldesc: 'Vdroop1 comparator vid band1 select<br>(vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', idx: 3372, offset: 16, otp_b0: 0, otp_a0: 317, otpreg_add: 1528, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP1_VID_BAND2_1529: {name: CFG_VDROOP1_VID_BAND2, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_45, reg_addr: 18525, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band2 select (vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', htmldesc: 'Vdroop1 comparator vid band2 select<br>(vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', idx: 3373, offset: 24, otp_b0: 0, otp_a0: 317, otpreg_add: 1529, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP1_VID_BAND3_1530: {name: CFG_VDROOP1_VID_BAND3, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_46, reg_addr: 18526, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band3 select (vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2) (vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', htmldesc: 'Vdroop1 comparator vid band3 select<br>(vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2)<br>(vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', idx: 3374, offset: 0, otp_b0: 0, otp_a0: 318,
  otpreg_add: 1530, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP0_THR0_1531: {name: CFG_VDROOP0_THR0, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_47, reg_addr: 18527, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 0, htmldesc: Vdroop0 comparator threshold 0, idx: 3375, offset: 8, otp_b0: 0, otp_a0: 318, otpreg_add: 1531, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP0_THR1_1532: {name: CFG_VDROOP0_THR1, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_48, reg_addr: 18528, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 1, htmldesc: Vdroop0 comparator threshold 1, idx: 3376, offset: 13, otp_b0: 0, otp_a0: 318, otpreg_add: 1532, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP0_THR2_1533: {name: CFG_VDROOP0_THR2, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_49, reg_addr: 18529, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 2, htmldesc: Vdroop0 comparator threshold 2, idx: 3377, offset: 18, otp_b0: 0, otp_a0: 318, otpreg_add: 1533, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP0_THR3_1534: {name: CFG_VDROOP0_THR3, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_50, reg_addr: 18530, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 3, htmldesc: Vdroop0 comparator threshold 3, idx: 3378, offset: 23, otp_b0: 0, otp_a0: 318, otpreg_add: 1534, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP1_THR0_1535: {name: CFG_VDROOP1_THR0, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_51, reg_addr: 18531, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 0, htmldesc: Vdroop1 comparator threshold 0, idx: 3379, offset: 28, otp_b0: 0, otp_a0: 318, otpreg_add: 1535, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP1_THR1_1536: {name: CFG_VDROOP1_THR1, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_52, reg_addr: 18532, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 1, htmldesc: Vdroop1 comparator threshold 1, idx: 3380, offset: 1, otp_b0: 0, otp_a0: 319, otpreg_add: 1536, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP1_THR2_1537: {name: CFG_VDROOP1_THR2, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_53, reg_addr: 18533, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 2, htmldesc: Vdroop1 comparator threshold 2, idx: 3381, offset: 6, otp_b0: 0, otp_a0: 319, otpreg_add: 1537, otpreg_ofs: 0}
OTP_BUCK8_CFG_VDROOP1_THR3_1538: {name: CFG_VDROOP1_THR3, inst_name: BUCK8, reg_name: BUCK8_REF_CFG_54, reg_addr: 18534, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 3, htmldesc: Vdroop1 comparator threshold 3, idx: 3382, offset: 11, otp_b0: 0, otp_a0: 319, otpreg_add: 1538, otpreg_ofs: 0}
OTP_BUCK8_CFG_ENABLE_LP_1539: {name: CFG_ENABLE_LP, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_0, reg_addr: 18536, otp_owner: design, value: 1, bw: 1, desc: enable low power phase, htmldesc: enable low power phase, idx: 3383, offset: 16, otp_b0: 0, otp_a0: 319, otpreg_add: 1539, otpreg_ofs: 0}
OTP_BUCK8_CFG_ISOFT_START_1540: {name: CFG_ISOFT_START, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_1, reg_addr: 18537, otp_owner: system, value: 9, bw: 4, desc: 'Soft Start Peak Current , ILpeak = (cfg_isoft_start+3)*100mA', htmldesc: 'Soft Start Peak Current ,<br>ILpeak = (cfg_isoft_start+3)*100mA', idx: 3384, offset: 17, otp_b0: 0, otp_a0: 319, otpreg_add: 1540, otpreg_ofs: 0}
OTP_BUCK8_CFG_FAST_STARTUP_CURRENT_LIMIT_1540: {name: CFG_FAST_STARTUP_CURRENT_LIMIT, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_1, reg_addr: 18537, otp_owner: design, value: 6, bw: 4, desc: 'Fast startup current limit, PFM FAST STARTUP --> ILpeak = (cfg_isoft_start+3)*200mA', htmldesc: 'Fast startup current limit,<br>PFM FAST STARTUP --> ILpeak = (cfg_isoft_start+3)*200mA', idx: 3385, offset: 21, otp_b0: 0, otp_a0: 319, otpreg_add: 1540, otpreg_ofs: 4}
OTP_BUCK8_TR_CSA_GAIN_1541: {name: TR_CSA_GAIN, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_2, reg_addr: 18538, otp_owner: trim, value: 8, bw: 4, desc: Current sense amplifier gain error trim -20% (code=0) +35%(code=15) range with 2.5% LSB, htmldesc: Current sense amplifier gain error trim -20% (code=0) +35%(code=15) range with 2.5% LSB, idx: 3386, offset: 25, otp_b0: 0, otp_a0: 319, otpreg_add: 1541, otpreg_ofs: 0}
OTP_BUCK8_TR_LS_CS_OS_1541: {name: TR_LS_CS_OS, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_2, reg_addr: 18538, otp_owner: trim, value: 8, bw: 4, desc: Current sense amplifier offset trim( code*2uA), htmldesc: Current sense amplifier offset trim( code*2uA), idx: 3387, offset: 29, otp_b0: 0, otp_a0: 319, otpreg_add: 1541, otpreg_ofs: 4}
OTP_BUCK8_CS_OS_SET_1542: {name: CS_OS_SET, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_3, reg_addr: 18539, otp_owner: design, value: 13, bw: 4, desc: Offset or negative current limit setting (32u +code*4uA), htmldesc: Offset or negative current limit setting (32u +code*4uA), idx: 3388, offset: 1, otp_b0: 0, otp_a0: 320, otpreg_add: 1542, otpreg_ofs: 0}
OTP_BUCK8_CFG_VTUNE_LOW_1542: {name: CFG_VTUNE_LOW, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_3, reg_addr: 18539, otp_owner: design, value: 0, bw: 1, desc: Bit to pull down FLL output low during FLL disable, htmldesc: Bit to pull down FLL output low during FLL disable, idx: 3389, offset: 5, otp_b0: 0, otp_a0: 320, otpreg_add: 1542, otpreg_ofs: 4}
OTP_BUCK8_TR_LSON_BLANK_1542: {name: TR_LSON_BLANK, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_3, reg_addr: 18539, otp_owner: design, value: 2, bw: 2, desc: 'LS ON blanking delay for negative current limit 15ns, 25ns, 40ns, 50ns', htmldesc: 'LS ON blanking delay for negative current limit 15ns, 25ns, 40ns, 50ns', idx: 3390, offset: 6, otp_b0: 0, otp_a0: 320, otpreg_add: 1542, otpreg_ofs: 6}
OTP_BUCK8_CFG_HS_ILIM_SET_1543: {name: CFG_HS_ILIM_SET, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_4, reg_addr: 18540, otp_owner: trim, value: 61, bw: 6, desc: 'High side current limit using 5 LSBs setting Imin+51.2mA*code, Imin=0.5A:1.0A?MSB=0', htmldesc: 'High side current limit using 5 LSBs setting Imin+51.2mA*code, Imin=0.5A:1.0A?MSB=0', idx: 3391, offset: 8, otp_b0: 0, otp_a0: 320, otpreg_add: 1543, otpreg_ofs: 0}
OTP_BUCK8_CFG_HS_ILIM_DISABLE_1543: {name: CFG_HS_ILIM_DISABLE, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_4, reg_addr: 18540, otp_owner: design, value: 0, bw: 1, desc: Option to disable high side peak current limit, htmldesc: Option to disable high side peak current limit, idx: 3392, offset: 14, otp_b0: 0, otp_a0: 320, otpreg_add: 1543, otpreg_ofs: 7}
OTP_BUCK8_CFG_HS_ILIM_TRIM_1544: {name: CFG_HS_ILIM_TRIM, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_5, reg_addr: 18541, otp_owner: design, value: 8, bw: 4, desc: High Side current limit trim(25mA LSB), htmldesc: High Side current limit trim(25mA LSB), idx: 3393, offset: 15, otp_b0: 0, otp_a0: 320, otpreg_add: 1544, otpreg_ofs: 0}
OTP_BUCK8_CFG_LP_SC_EN_1544: {name: CFG_LP_SC_EN, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_5, reg_addr: 18541, otp_owner: design, value: 1, bw: 1, desc: CFG bit to enable LP slope compensation, htmldesc: CFG bit to enable LP slope compensation, idx: 3394, offset: 19, otp_b0: 0, otp_a0: 320, otpreg_add: 1544, otpreg_ofs: 4}
OTP_BUCK8_TR_LP_SC_OS_1544: {name: TR_LP_SC_OS, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_5, reg_addr: 18541, otp_owner: trim, value: 4, bw: 3, desc: Slope compensation offset trim bits (2+tr_lp_sc_os)*1uA, htmldesc: Slope compensation offset trim bits (2+tr_lp_sc_os)*1uA, idx: 3395, offset: 20, otp_b0: 0, otp_a0: 320, otpreg_add: 1544, otpreg_ofs: 5}
OTP_BUCK8_TM_LP_SC_1545: {name: TM_LP_SC, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_6, reg_addr: 18542, otp_owner: design, value: 0, bw: 1, desc: Test mode to enable slope compensation trim, htmldesc: Test mode to enable slope compensation trim, idx: 3396, offset: 23, otp_b0: 0, otp_a0: 320, otpreg_add: 1545, otpreg_ofs: 0}
OTP_BUCK8_CFG_CC_PREAMP_1545: {name: CFG_CC_PREAMP, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_6, reg_addr: 18542, otp_owner: design, value: 0, bw: 1, desc: CFG bit to set preAmp of current comparator to be high gain, htmldesc: CFG bit to set preAmp of current comparator to be high gain, idx: 3397, offset: 24, otp_b0: 0, otp_a0: 320, otpreg_add: 1545, otpreg_ofs: 1}
OTP_BUCK8_TR_ZD_OS_1545: {name: TR_ZD_OS, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_6, reg_addr: 18542, otp_owner: trim, value: 6, bw: 4, desc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, htmldesc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, idx: 3398, offset: 25, otp_b0: 0, otp_a0: 320, otpreg_add: 1545, otpreg_ofs: 2}
OTP_BUCK8_CFG_CS_LS_ON_DLY_1545: {name: CFG_CS_LS_ON_DLY, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_6, reg_addr: 18542, otp_owner: design, value: 0, bw: 2, desc: Delay for LS fet turn ON., htmldesc: Delay for LS fet turn ON., idx: 3399, offset: 29, otp_b0: 0, otp_a0: 320, otpreg_add: 1545, otpreg_ofs: 6}
OTP_BUCK8_CFG_LP_FREQ_SEL_1546: {name: CFG_LP_FREQ_SEL, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_7, reg_addr: 18543, otp_owner: design, value: 3, bw: 3, desc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), htmldesc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), idx: 3400, offset: 31, otp_b0: 0, otp_a0: 320, otpreg_add: 1546, otpreg_ofs: 0}
OTP_BUCK8_CFG_DIS_CC_RES_1546: {name: CFG_DIS_CC_RES, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_7, reg_addr: 18543, otp_owner: design, value: 0, bw: 1, desc: cfg bit to disable current comparator resistor and send cs_out current to ATB, htmldesc: cfg bit to disable current comparator resistor and send cs_out current to ATB, idx: 3401, offset: 2, otp_b0: 0, otp_a0: 321, otpreg_add: 1546, otpreg_ofs: 7}
OTP_BUCK8_TR_LP_FREQ_1547: {name: TR_LP_FREQ, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_8, reg_addr: 18544, otp_owner: trim, value: 49, bw: 6, desc: PWM frequency trim, htmldesc: PWM frequency trim, idx: 3402, offset: 3, otp_b0: 0, otp_a0: 321, otpreg_add: 1547, otpreg_ofs: 0}
OTP_BUCK8_CFG_FLOCK_EN_1547: {name: CFG_FLOCK_EN, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_8, reg_addr: 18544, otp_owner: design, value: 1, bw: 1, desc: Enable frequency locked loop, htmldesc: Enable frequency locked loop, idx: 3403, offset: 9, otp_b0: 0, otp_a0: 321, otpreg_add: 1547, otpreg_ofs: 6}
OTP_BUCK8_CFG_TON_START_1547: {name: CFG_TON_START, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_8, reg_addr: 18544, otp_owner: design, value: 0, bw: 1, desc: Bit to set start of TON from hson or PWM rising edge, htmldesc: Bit to set start of TON from hson or PWM rising edge, idx: 3404, offset: 10, otp_b0: 0, otp_a0: 321, otpreg_add: 1547, otpreg_ofs: 7}
OTP_BUCK8_TR_LP_TON_DEL_1548: {name: TR_LP_TON_DEL, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_9, reg_addr: 18545, otp_owner: design, value: 6, bw: 4, desc: Comparator delay trim, htmldesc: Comparator delay trim, idx: 3405, offset: 11, otp_b0: 0, otp_a0: 321, otpreg_add: 1548, otpreg_ofs: 0}
OTP_BUCK8_TR_HSON_BLANK_1548: {name: TR_HSON_BLANK, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_9, reg_addr: 18545, otp_owner: design, value: 0, bw: 2, desc: 'minimum HS on blanking 15ns, 25ns, 40ns, 50ns', htmldesc: 'minimum HS on blanking 15ns, 25ns, 40ns, 50ns', idx: 3406, offset: 15, otp_b0: 0, otp_a0: 321, otpreg_add: 1548, otpreg_ofs: 6}
OTP_BUCK8_CFG_HS_ROW_EN_1549: {name: CFG_HS_ROW_EN, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_10, reg_addr: 18546, otp_owner: design, value: 7, bw: 3, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 3407, offset: 17, otp_b0: 0, otp_a0: 321, otpreg_add: 1549, otpreg_ofs: 2}
OTP_BUCK8_CFG_LS_ROW_EN_1549: {name: CFG_LS_ROW_EN, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_10, reg_addr: 18546, otp_owner: design, value: 7, bw: 3, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 3408, offset: 20, otp_b0: 0, otp_a0: 321, otpreg_add: 1549, otpreg_ofs: 5}
OTP_BUCK8_TR_LP_SC_1550: {name: TR_LP_SC, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_11, reg_addr: 18547, otp_owner: trim, value: 48, bw: 6, desc: Slope compensation capacitor trim bits (0.8+tr_lp_sc*0.05)pF, htmldesc: Slope compensation capacitor trim bits (0.8+tr_lp_sc*0.05)pF, idx: 3409, offset: 23, otp_b0: 0, otp_a0: 321, otpreg_add: 1550, otpreg_ofs: 0}
OTP_BUCK8_TR_LSOFF_BLANK_1550: {name: TR_LSOFF_BLANK, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_11, reg_addr: 18547, otp_owner: design, value: 1, bw: 2, desc: Blanking while in tristate for pfm comparator, htmldesc: Blanking while in tristate for pfm comparator, idx: 3410, offset: 29, otp_b0: 0, otp_a0: 321, otpreg_add: 1550, otpreg_ofs: 6}
OTP_BUCK8_CFG_HS_PREDRV_PUN_STR_1551: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_12, reg_addr: 18548, otp_owner: design, value: 7, bw: 3, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 3411, offset: 31, otp_b0: 0, otp_a0: 321, otpreg_add: 1551, otpreg_ofs: 0}
OTP_BUCK8_CFG_SNSFET_CTRL_1551: {name: CFG_SNSFET_CTRL, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_12, reg_addr: 18548, otp_owner: design, value: 0, bw: 1, desc: Number of shorted devices in series of snsfet for ioff control during HS ON, htmldesc: Number of shorted devices in series of snsfet for ioff control during HS ON, idx: 3412, offset: 2, otp_b0: 0, otp_a0: 322, otpreg_add: 1551, otpreg_ofs: 3}
OTP_BUCK8_CFG_DIS_PWM_ZXC_1551: {name: CFG_DIS_PWM_ZXC, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_12, reg_addr: 18548, otp_owner: design, value: 0, bw: 1, desc: Zero crossing detection is reset at PWM rising edge, htmldesc: Zero crossing detection is reset at PWM rising edge, idx: 3413, offset: 3, otp_b0: 0, otp_a0: 322, otpreg_add: 1551, otpreg_ofs: 4}
OTP_BUCK8_CFG_CSA_CAP_SET_1551: {name: CFG_CSA_CAP_SET, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_12, reg_addr: 18548, otp_owner: design, value: 2, bw: 3, desc: CSA compensation cap select, htmldesc: CSA compensation cap select, idx: 3414, offset: 4, otp_b0: 0, otp_a0: 322, otpreg_add: 1551, otpreg_ofs: 5}
OTP_BUCK8_CFG_DTC_LX_RISE_SEL_1552: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_13, reg_addr: 18549, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 3415, offset: 7, otp_b0: 0, otp_a0: 322, otpreg_add: 1552, otpreg_ofs: 0}
OTP_BUCK8_CFG_DTC_LX_FALL_SEL_1552: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_13, reg_addr: 18549, otp_owner: design, value: 1, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 3416, offset: 9, otp_b0: 0, otp_a0: 322, otpreg_add: 1552, otpreg_ofs: 2}
OTP_BUCK8_CFG_ZCD_SYS_OS_MODE_1552: {name: CFG_ZCD_SYS_OS_MODE, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_13, reg_addr: 18549, otp_owner: design, value: 0, bw: 2, desc: Systematic offset for zero crossing comparator, htmldesc: Systematic offset for zero crossing comparator, idx: 3417, offset: 11, otp_b0: 0, otp_a0: 322, otpreg_add: 1552, otpreg_ofs: 4}
OTP_BUCK8_CFG_ZCD_OS_AZCAL_EN_1552: {name: CFG_ZCD_OS_AZCAL_EN, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_13, reg_addr: 18549, otp_owner: design, value: 1, bw: 2, desc: Option to enable zero crossing comparator auto-zero calibration method, htmldesc: Option to enable zero crossing comparator auto-zero calibration method, idx: 3418, offset: 13, otp_b0: 0, otp_a0: 322, otpreg_add: 1552, otpreg_ofs: 6}
OTP_BUCK8_CFG_ZVS_EN_1553: {name: CFG_ZVS_EN, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_14, reg_addr: 18550, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 3419, offset: 15, otp_b0: 0, otp_a0: 322, otpreg_add: 1553, otpreg_ofs: 0}
OTP_BUCK8_CFG_LP_SC_GAIN_SET_1553: {name: CFG_LP_SC_GAIN_SET, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_14, reg_addr: 18550, otp_owner: design, value: 5, bw: 3, desc: CFG bits to change LP SC gain setting, htmldesc: CFG bits to change LP SC gain setting, idx: 3420, offset: 16, otp_b0: 0, otp_a0: 322, otpreg_add: 1553, otpreg_ofs: 1}
OTP_BUCK8_CFG_ZVS_REL_DEL_1553: {name: CFG_ZVS_REL_DEL, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_14, reg_addr: 18550, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 3421, offset: 19, otp_b0: 0, otp_a0: 322, otpreg_add: 1553, otpreg_ofs: 4}
OTP_BUCK8_TRIM_I2V_ADC_1554: {name: TRIM_I2V_ADC, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_23, reg_addr: 18559, otp_owner: trim, value: 15, bw: 5, desc: 5 bits for i2v current conversion for adc, htmldesc: 5 bits for i2v current conversion for adc, idx: 3422, offset: 23, otp_b0: 0, otp_a0: 322, otpreg_add: 1554, otpreg_ofs: 0}
OTP_BUCK8_CFG_470NH_1554: {name: CFG_470NH, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_23, reg_addr: 18559, otp_owner: design, value: 0, bw: 1, desc: CFG bit to support 470nH on LP inductor, htmldesc: CFG bit to support 470nH on LP inductor, idx: 3423, offset: 28, otp_b0: 0, otp_a0: 322, otpreg_add: 1554, otpreg_ofs: 5}
OTP_BUCK8_OTP_SPARE1_1555: {name: OTP_SPARE1, inst_name: BUCK8, reg_name: BUCK8_LP_CFG_24, reg_addr: 18560, otp_owner: design, value: 0, bw: 8, desc: otp_spare, htmldesc: otp_spare, idx: 3424, offset: 29, otp_b0: 0, otp_a0: 322, otpreg_add: 1555, otpreg_ofs: 0}
OTP_BUCK8_CFG_EN_HP_1556: {name: CFG_EN_HP, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_0, reg_addr: 18588, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 3425, offset: 5, otp_b0: 0, otp_a0: 323, otpreg_add: 1556, otpreg_ofs: 0}
OTP_BUCK8_CFG_SC_EN_220NH_1556: {name: CFG_SC_EN_220NH, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_0, reg_addr: 18588, otp_owner: design, value: 1, bw: 1, desc: enable sc to support 220nH, htmldesc: enable sc to support 220nH, idx: 3426, offset: 6, otp_b0: 0, otp_a0: 323, otpreg_add: 1556, otpreg_ofs: 1}
OTP_BUCK8_CFG_CC_BLK_SET_1556: {name: CFG_CC_BLK_SET, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_0, reg_addr: 18588, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting (blanking time = 14ns + 3.5ns*code), htmldesc: pwm comparator blanking time setting (blanking time = 14ns + 3.5ns*code), idx: 3427, offset: 7, otp_b0: 0, otp_a0: 323, otpreg_add: 1556, otpreg_ofs: 3}
OTP_BUCK8_CFG_WIDTH_SEL_1556: {name: CFG_WIDTH_SEL, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_0, reg_addr: 18588, otp_owner: design, value: 0, bw: 2, desc: 'pwm one-shot width setting (width = 12ns (00), 8ns (01), 16ns (10), 20 (11)', htmldesc: 'pwm one-shot width setting (width = 12ns (00), 8ns (01), 16ns (10), 20 (11)', idx: 3428, offset: 9, otp_b0: 0, otp_a0: 323, otpreg_add: 1556, otpreg_ofs: 5}
OTP_BUCK8_CFG_CS_OS_SET_1557: {name: CFG_CS_OS_SET, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_1, reg_addr: 18589, otp_owner: design, value: 10, bw: 4, desc: low-side current sensor offset setting (Ios = 20uA + 4u*code), htmldesc: low-side current sensor offset setting (Ios = 20uA + 4u*code), idx: 3429, offset: 11, otp_b0: 0, otp_a0: 323, otpreg_add: 1557, otpreg_ofs: 0}
OTP_BUCK8_CS_SPARE_1557: {name: CS_SPARE, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_1, reg_addr: 18589, otp_owner: design, value: 0, bw: 1, desc: '


    ', htmldesc: '', idx: 3430, offset: 15, otp_b0: 0, otp_a0: 323, otpreg_add: 1557, otpreg_ofs: 4}
OTP_BUCK8_CFG_PWM_1SHOT_SEL_1557: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_1, reg_addr: 18589, otp_owner: design, value: 0, bw: 2, desc: pwm 1shot select, htmldesc: pwm 1shot select, idx: 3431, offset: 16, otp_b0: 0, otp_a0: 323, otpreg_add: 1557, otpreg_ofs: 6}
OTP_BUCK8_CFG_CS_OS_TRIM_1558: {name: CFG_CS_OS_TRIM, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_2, reg_addr: 18590, otp_owner: trim, value: 8, bw: 4, desc: low-side current sensor offset trim (trim value = 4uA + 2uA*code ), htmldesc: low-side current sensor offset trim (trim value = 4uA + 2uA*code ), idx: 3432, offset: 18, otp_b0: 0, otp_a0: 323, otpreg_add: 1558, otpreg_ofs: 0}
OTP_BUCK8_CFG_CS_GAIN_TRIM_1558: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_2, reg_addr: 18590, otp_owner: trim, value: 8, bw: 4, desc: low-side current sensor gain trim (LSB = 1/32; trimed gain = 24/32 + code*1/32), htmldesc: low-side current sensor gain trim (LSB = 1/32; trimed gain = 24/32 + code*1/32), idx: 3433, offset: 22, otp_b0: 0, otp_a0: 323, otpreg_add: 1558, otpreg_ofs: 4}
OTP_BUCK8_CFG_LS_BLK_SET_1559: {name: CFG_LS_BLK_SET, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_3, reg_addr: 18591, otp_owner: design, value: 0, bw: 2, desc: ls_on leading edge blanking time setting (blanking time = 1.7ns + 0.8ns*code), htmldesc: ls_on leading edge blanking time setting (blanking time = 1.7ns + 0.8ns*code), idx: 3434, offset: 26, otp_b0: 0, otp_a0: 323, otpreg_add: 1559, otpreg_ofs: 0}
OTP_BUCK8_SET_NILIM_LOW_1559: {name: SET_NILIM_LOW, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_3, reg_addr: 18591, otp_owner: design, value: 0, bw: 1, desc: disable negative-current ilimit signal to the digital, htmldesc: disable negative-current ilimit signal to the digital, idx: 3435, offset: 28, otp_b0: 0, otp_a0: 323, otpreg_add: 1559, otpreg_ofs: 2}
OTP_BUCK8_CFG_HSILIM_DIFFAMP_PULLUP_1559: {name: CFG_HSILIM_DIFFAMP_PULLUP, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_3, reg_addr: 18591, otp_owner: design, value: 0, bw: 1, desc: Option to disable HSILIMIT input pair gate pull up device, htmldesc: Option to disable HSILIMIT input pair gate pull up device, idx: 3436, offset: 29, otp_b0: 0, otp_a0: 323, otpreg_add: 1559, otpreg_ofs: 3}
OTP_BUCK8_CFG_ZD_SET_1559: {name: CFG_ZD_SET, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_3, reg_addr: 18591, otp_owner: trim, value: 11, bw: 4, desc: zero-crossing detection threshold setting (Izd = 10uA +1u*code), htmldesc: zero-crossing detection threshold setting (Izd = 10uA +1u*code), idx: 3437, offset: 30, otp_b0: 0, otp_a0: 323, otpreg_add: 1559, otpreg_ofs: 4}
OTP_BUCK8_IADC_OFFSET_SET_1560: {name: IADC_OFFSET_SET, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_4, reg_addr: 18592, otp_owner: trim, value: 10, bw: 4, desc: 'Iadc offset setting (default should track cfg_cs_os_set<3:0>', htmldesc: 'Iadc offset setting (default should track cfg_cs_os_set<3:0>', idx: 3438, offset: 2, otp_b0: 0, otp_a0: 324, otpreg_add: 1560, otpreg_ofs: 0}
OTP_BUCK8_CFG_SC_OFFSET_SET_1561: {name: CFG_SC_OFFSET_SET, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_5, reg_addr: 18593, otp_owner: design, value: 20, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2) (MSB<6> unused), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2) (MSB<6> unused), idx: 3439, offset: 6, otp_b0: 0, otp_a0: 324, otpreg_add: 1561, otpreg_ofs: 0}
OTP_BUCK8_CFG_SC_TRIM_1562: {name: CFG_SC_TRIM, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_6, reg_addr: 18594, otp_owner: trim, value: 12, bw: 6, desc: slope compensation ramp trim (MSB<6> unused), htmldesc: slope compensation ramp trim (MSB<6> unused), idx: 3440, offset: 12, otp_b0: 0, otp_a0: 324, otpreg_add: 1562, otpreg_ofs: 0}
OTP_BUCK8_CFG_DENOTCH_SEL_1562: {name: CFG_DENOTCH_SEL, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_6, reg_addr: 18594, otp_owner: design, value: 0, bw: 2, desc: denotch filter for stbx_hp signal, htmldesc: denotch filter for stbx_hp signal, idx: 3441, offset: 18, otp_b0: 0, otp_a0: 324, otpreg_add: 1562, otpreg_ofs: 6}
OTP_BUCK8_CFG_HS_ILIM_SET_1563: {name: CFG_HS_ILIM_SET, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_7, reg_addr: 18595, otp_owner: trim, value: 56, bw: 6, desc: 'high-side current limit setting (limit = 50k*(48uA+code*2uA)(MSB=1), = 50k*(32uA+code*2uA)(MSB=0))', htmldesc: 'high-side current limit setting (limit = 50k*(48uA+code*2uA)(MSB=1), = 50k*(32uA+code*2uA)(MSB=0))', idx: 3442, offset: 20, otp_b0: 0, otp_a0: 324, otpreg_add: 1563, otpreg_ofs: 0}
OTP_BUCK8_ILIM_NEG_PWM_EN_1563: {name: ILIM_NEG_PWM_EN, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_7, reg_addr: 18595, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 3443, offset: 26, otp_b0: 0, otp_a0: 324, otpreg_add: 1563, otpreg_ofs: 6}
OTP_BUCK8_ILIM_POS_PWM_EN_1563: {name: ILIM_POS_PWM_EN, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_7, reg_addr: 18595, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 3444, offset: 27, otp_b0: 0, otp_a0: 324, otpreg_add: 1563, otpreg_ofs: 7}
OTP_BUCK8_CFG_CS_LS_CAP_1564: {name: CFG_CS_LS_CAP, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_8, reg_addr: 18596, otp_owner: design, value: 0, bw: 2, desc: low-side current sensor cap set, htmldesc: low-side current sensor cap set, idx: 3445, offset: 28, otp_b0: 0, otp_a0: 324, otpreg_add: 1564, otpreg_ofs: 0}
OTP_BUCK8_CFG_HS_ILIM_BLK_SET_1564: {name: CFG_HS_ILIM_BLK_SET, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_8, reg_addr: 18596, otp_owner: design, value: 0, bw: 2, desc: hs_on leading edge blanking time setting (blanking time = 2.5ns + 1.6ns *code), htmldesc: hs_on leading edge blanking time setting (blanking time = 2.5ns + 1.6ns *code), idx: 3446, offset: 30, otp_b0: 0, otp_a0: 324, otpreg_add: 1564, otpreg_ofs: 4}
OTP_BUCK8_HS_ILIM_SET_LOW_1564: {name: HS_ILIM_SET_LOW, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_8, reg_addr: 18596, otp_owner: design, value: 0, bw: 1, desc: disable high-side current limit to the diigtal, htmldesc: disable high-side current limit to the diigtal, idx: 3447, offset: 0, otp_b0: 0, otp_a0: 325, otpreg_add: 1564, otpreg_ofs: 6}
OTP_BUCK8_PWM_SPARE_1565: {name: PWM_SPARE, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_9, reg_addr: 18597, otp_owner: design, value: 0, bw: 3, desc: '


    ', htmldesc: '', idx: 3448, offset: 1, otp_b0: 0, otp_a0: 325, otpreg_add: 1565, otpreg_ofs: 0}
OTP_BUCK8_CFG_LS_ROW_EN_1566: {name: CFG_LS_ROW_EN, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_10, reg_addr: 18598, otp_owner: design, value: 15, bw: 4, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 3449, offset: 4, otp_b0: 0, otp_a0: 325, otpreg_add: 1566, otpreg_ofs: 0}
OTP_BUCK8_CFG_HS_ROW_EN_1567: {name: CFG_HS_ROW_EN, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_11, reg_addr: 18599, otp_owner: design, value: 63, bw: 6, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 3450, offset: 8, otp_b0: 0, otp_a0: 325, otpreg_add: 1567, otpreg_ofs: 0}
OTP_BUCK8_CFG_HS_PREDRV_PUN_STR_1568: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_12, reg_addr: 18600, otp_owner: design, value: 7, bw: 3, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 3451, offset: 14, otp_b0: 0, otp_a0: 325, otpreg_add: 1568, otpreg_ofs: 0}
OTP_BUCK8_SNSFET_CTRL_1568: {name: SNSFET_CTRL, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_12, reg_addr: 18600, otp_owner: design, value: 0, bw: 1, desc: snsfet select setting, htmldesc: snsfet select setting, idx: 3452, offset: 17, otp_b0: 0, otp_a0: 325, otpreg_add: 1568, otpreg_ofs: 3}
OTP_BUCK8_CFG_DTC_LX_RISE_SEL_1569: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_14, reg_addr: 18602, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 3453, offset: 18, otp_b0: 0, otp_a0: 325, otpreg_add: 1569, otpreg_ofs: 0}
OTP_BUCK8_CFG_DTC_LX_FALL_SEL_1569: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_14, reg_addr: 18602, otp_owner: design, value: 1, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 3454, offset: 20, otp_b0: 0, otp_a0: 325, otpreg_add: 1569, otpreg_ofs: 6}
OTP_BUCK8_CFG_ZVS_EN_1570: {name: CFG_ZVS_EN, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_15, reg_addr: 18603, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 3455, offset: 22, otp_b0: 0, otp_a0: 325, otpreg_add: 1570, otpreg_ofs: 0}
OTP_BUCK8_CFG_ZVS_REL_DEL_1570: {name: CFG_ZVS_REL_DEL, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_15, reg_addr: 18603, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 3456, offset: 23, otp_b0: 0, otp_a0: 325, otpreg_add: 1570, otpreg_ofs: 1}
OTP_BUCK8_CFG_MIR_GAIN_1570: {name: CFG_MIR_GAIN, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_15, reg_addr: 18603, otp_owner: design, value: 1, bw: 1, desc: mirror gain setting for the sc correction., htmldesc: mirror gain setting for the sc correction., idx: 3457, offset: 27, otp_b0: 0, otp_a0: 325, otpreg_add: 1570, otpreg_ofs: 7}
OTP_BUCK8_OTP_SPARE0_1571: {name: OTP_SPARE0, inst_name: BUCK8, reg_name: BUCK8_HP1_CFG_18, reg_addr: 18606, otp_owner: design, value: 0, bw: 4, desc: otp_spare0, htmldesc: otp_spare0, idx: 3458, offset: 28, otp_b0: 0, otp_a0: 325, otpreg_add: 1571, otpreg_ofs: 0}
OTP_BUCK9_CFG_DISABLE_LP_1572: {name: CFG_DISABLE_LP, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_0, reg_addr: 18688, otp_owner: design, value: 0, bw: 1, desc: 'LP module disable 0 : not disabled,  1: disabled', htmldesc: 'LP module disable<br>0 : not disabled, <br>1: disabled', idx: 3459, offset: 0, otp_b0: 0, otp_a0: 326, otpreg_add: 1572, otpreg_ofs: 0}
OTP_BUCK9_CFG_STOP_PCLK_IN_S2R_1572: {name: CFG_STOP_PCLK_IN_S2R, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_0, reg_addr: 18688, otp_owner: system, value: 0, bw: 1, desc: Stop the pclk if the buck is in LPM (S2R or wallet), htmldesc: Stop the pclk if the buck is in LPM (S2R or wallet), idx: 3460, offset: 1, otp_b0: 0, otp_a0: 326, otpreg_add: 1572, otpreg_ofs: 1}
OTP_BUCK9_CFG_EN_WALLET_1572: {name: CFG_EN_WALLET, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_0, reg_addr: 18688, otp_owner: system, value: 0, bw: 1, desc: 'Go to LPM mode if the buck is enabled and the chip goes to wallet mode. 0: no LPM 1: go to LPM in wallet mode.', htmldesc: 'Go to LPM mode if the buck is enabled and the chip goes to wallet mode.<br>0: no LPM<br>1: go to LPM in wallet mode.', idx: 3461, offset: 2, otp_b0: 0, otp_a0: 326, otpreg_add: 1572, otpreg_ofs: 2}
OTP_BUCK9_CFG_EN_S2R_1572: {name: CFG_EN_S2R, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_0, reg_addr: 18688, otp_owner: system, value: 0, bw: 1, desc: 'Enable of the low power S2R mode in pfm  0: S2R disabled,  1: S2R enabled', htmldesc: 'Enable of the low power S2R mode in pfm <br>0: S2R disabled, <br>1: S2R enabled', idx: 3462, offset: 3, otp_b0: 0, otp_a0: 326, otpreg_add: 1572, otpreg_ofs: 3}
OTP_BUCK9_CFG_BLANK_OV_EVT_DIS_1572: {name: CFG_BLANK_OV_EVT_DIS, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_0, reg_addr: 18688, otp_owner: system, value: 0, bw: 1, desc: disable the blanking of the ov event during startup and dvc, htmldesc: disable the blanking of the ov event during startup and dvc, idx: 3463, offset: 4, otp_b0: 0, otp_a0: 326, otpreg_add: 1572, otpreg_ofs: 4}
OTP_BUCK9_CFG_BLANK_UV_EVT_DIS_1572: {name: CFG_BLANK_UV_EVT_DIS, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_0, reg_addr: 18688, otp_owner: system, value: 0, bw: 1, desc: disable the blanking of the uv event during startup and dvc, htmldesc: disable the blanking of the uv event during startup and dvc, idx: 3464, offset: 5, otp_b0: 0, otp_a0: 326, otpreg_add: 1572, otpreg_ofs: 5}
OTP_BUCK9_CFG_BLANK_OC_EVT_DIS_1572: {name: CFG_BLANK_OC_EVT_DIS, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_0, reg_addr: 18688, otp_owner: system, value: 0, bw: 1, desc: disable the blanking of the pos-ilim event during startup and dvc, htmldesc: disable the blanking of the pos-ilim event during startup and dvc, idx: 3465, offset: 6, otp_b0: 0, otp_a0: 326, otpreg_add: 1572, otpreg_ofs: 6}
OTP_BUCK9_CFG_BLANK_UC_EVT_DIS_1572: {name: CFG_BLANK_UC_EVT_DIS, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_0, reg_addr: 18688, otp_owner: system, value: 0, bw: 1, desc: disable the blanking of the neg-ilim event during startup and dvc, htmldesc: disable the blanking of the neg-ilim event during startup and dvc, idx: 3466, offset: 7, otp_b0: 0, otp_a0: 326, otpreg_add: 1572, otpreg_ofs: 7}
OTP_BUCK9_CFG_PULLDN_DIS_1573: {name: CFG_PULLDN_DIS, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_1, reg_addr: 18689, otp_owner: system, value: 0, bw: 4, desc: 'disable the pulldown when the buck is disabled.  Bit0: valid in AWAKE Bit1: valid in SLEEP_DDR Bit2: valid in SLEEP_S2R Bit3: valid in OFF and during startup of the device.', htmldesc: 'disable the pulldown when the buck is disabled. <br>Bit0: valid in AWAKE<br>Bit1: valid in SLEEP_DDR<br>Bit2: valid in SLEEP_S2R<br>Bit3: valid in OFF and during startup of the device.', idx: 3467, offset: 8, otp_b0: 0, otp_a0: 326, otpreg_add: 1573, otpreg_ofs: 0}
OTP_BUCK9_CFG_EVT_STUP_DLY_1573: {name: CFG_EVT_STUP_DLY, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_1, reg_addr: 18689, otp_owner: design, value: 0, bw: 1, desc: 'Additional time to ignore the uv/ov flags after startup: (for events where the blanking is disabled, this delay is meaningless.) 0: 0us 1: 2us', htmldesc: 'Additional time to ignore the uv/ov flags after startup: (for events where the blanking is disabled, this delay is meaningless.)<br>0: 0us<br>1: 2us', idx: 3468, offset: 12, otp_b0: 0, otp_a0: 326, otpreg_add: 1573, otpreg_ofs: 4}
OTP_BUCK9_CFG_ADC_PULSE_CNT_EN_1573: {name: CFG_ADC_PULSE_CNT_EN, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_1, reg_addr: 18689, otp_owner: system, value: 1, bw: 1, desc: enable the pfm pulse counting in pfm mode. This is used to be able to do adc measurements in pfm mode., htmldesc: enable the pfm pulse counting in pfm mode. This is used to be able to do adc measurements in pfm mode., idx: 3469, offset: 13, otp_b0: 0, otp_a0: 326, otpreg_add: 1573, otpreg_ofs: 5}
OTP_BUCK9_CFG_DVC_DONE_DLY_1573: {name: CFG_DVC_DONE_DLY, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_1, reg_addr: 18689, otp_owner: design, value: 3, bw: 2, desc: 'Delay timer to send the dvc_done  after last DAC code is reached in DVC operation: 0: 0us 1: 0.5us 2: 1us 3: 2us', htmldesc: 'Delay timer to send the dvc_done  after last DAC code is reached in DVC operation:<br>0: 0us<br>1: 0.5us<br>2: 1us<br>3: 2us', idx: 3470, offset: 14, otp_b0: 0, otp_a0: 326, otpreg_add: 1573, otpreg_ofs: 6}
OTP_BUCK9_CFG_PREBIAS_TIME_1574: {name: CFG_PREBIAS_TIME, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_2, reg_addr: 18690, otp_owner: design, value: 2, bw: 2, desc: 'timer in PREBIAS state: 0,1: 62.5ns 2:    50us 3:    100us', htmldesc: 'timer in PREBIAS state:<br>0,1: 62.5ns<br>2:    50us<br>3:    100us', idx: 3471, offset: 16, otp_b0: 0, otp_a0: 326, otpreg_add: 1574, otpreg_ofs: 0}
OTP_BUCK9_CFG_PFM_S2R_STRETCH_TIME_1574: {name: CFG_PFM_S2R_STRETCH_TIME, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_2, reg_addr: 18690, otp_owner: design, value: 3, bw: 2, desc: 'Stretch time: 0: 125ns 1: 50us 2: 100us 3:  200us', htmldesc: 'Stretch time:<br>0: 125ns<br>1: 50us<br>2: 100us<br>3:  200us', idx: 3472, offset: 18, otp_b0: 0, otp_a0: 326, otpreg_add: 1574, otpreg_ofs: 2}
OTP_BUCK9_CFG_STARTUP_MODE_1574: {name: CFG_STARTUP_MODE, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_2, reg_addr: 18690, otp_owner: system, value: 1, bw: 2, desc: '0: Soft startup: current limit controlled ramp directly to VSEL target. (no fast startup) 1:  Fast direct startup: current limit controlled ramp directly to VSEL target. (fast startup current limit is used when fast startup situation is detected.) 2: Fast direct PFM startup: current limit controlled ramp in PFM directly to VSEL target. (not recommended for this buck) 3: Unused (do not write this code)', htmldesc: '0: Soft startup:
    current limit controlled ramp directly to VSEL target. (no fast startup)<br>1:  Fast direct startup: current limit controlled ramp directly to VSEL target. (fast startup current limit is used when fast startup situation is detected.)<br>2: Fast direct PFM startup: current limit controlled ramp in PFM directly to VSEL target. (not recommended for this buck)<br>3: Unused (do not write this code)', idx: 3473, offset: 20, otp_b0: 0, otp_a0: 326, otpreg_add: 1574, otpreg_ofs: 4}
OTP_BUCK9_CFG_DVC_TO_EN_1574: {name: CFG_DVC_TO_EN, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_2, reg_addr: 18690, otp_owner: design, value: 0, bw: 1, desc: 'timeout enable for dvc operations: 0: no timeout, wait for ov/uv 1: wait for ov/uv, but 64us after the final DAC code is reached and still ov or uv present, dvc is nevertheless finished.', htmldesc: 'timeout enable for dvc operations:<br>0: no timeout, wait for ov/uv<br>1: wait for ov/uv, but 64us after the final DAC code is reached and still ov or uv present, dvc is nevertheless finished.', idx: 3474, offset: 22, otp_b0: 0, otp_a0: 326,
  otpreg_add: 1574, otpreg_ofs: 6}
OTP_BUCK9_SPARE_1575: {name: SPARE, inst_name: BUCK9, reg_name: BUCK9_DIG_PROG_FSM_3, reg_addr: 18691, otp_owner: design, value: 0, bw: 8, desc: for future extension, htmldesc: for future extension, idx: 3475, offset: 23, otp_b0: 0, otp_a0: 326, otpreg_add: 1575, otpreg_ofs: 0}
OTP_BUCK9_CFG_OV_1576: {name: CFG_OV, inst_name: BUCK9, reg_name: BUCK9_DIG_OV_CNTRL_0, reg_addr: 18694, otp_owner: design, value: 16, bw: 5, desc: Trimming value for the over-voltage code to the over-voltage DAC, htmldesc: Trimming value for the over-voltage code to the over-voltage DAC, idx: 3476, offset: 31, otp_b0: 0, otp_a0: 326, otpreg_add: 1576, otpreg_ofs: 0}
OTP_BUCK9_CFG_OV_STUP_1577: {name: CFG_OV_STUP, inst_name: BUCK9, reg_name: BUCK9_DIG_OV_CNTRL_1, reg_addr: 18695, otp_owner: design, value: 16, bw: 5, desc: Trimming value for the over-voltage code to the over-voltage DAC during startup of the buck, htmldesc: Trimming value for the over-voltage code to the over-voltage DAC during startup of the buck, idx: 3477, offset: 4, otp_b0: 0, otp_a0: 327, otpreg_add: 1577, otpreg_ofs: 0}
OTP_BUCK9_CFG_UV0_1578: {name: CFG_UV0, inst_name: BUCK9, reg_name: BUCK9_DIG_UV0_CNTRL_0, reg_addr: 18696, otp_owner: design, value: 16, bw: 5, desc: Trimming value for the under-voltage code to the under-voltage DAC 0, htmldesc: Trimming value for the under-voltage code to the under-voltage DAC 0, idx: 3478, offset: 9, otp_b0: 0, otp_a0: 327, otpreg_add: 1578, otpreg_ofs: 0}
OTP_BUCK9_CFG_UV0_STUP_1579: {name: CFG_UV0_STUP, inst_name: BUCK9, reg_name: BUCK9_DIG_UV0_CNTRL_1, reg_addr: 18697, otp_owner: design, value: 0, bw: 5, desc: Trimming value for the under-voltage code to the under-voltage DAC 0 during startup of the buck, htmldesc: Trimming value for the under-voltage code to the under-voltage DAC 0 during startup of the buck, idx: 3479, offset: 14, otp_b0: 0, otp_a0: 327, otpreg_add: 1579, otpreg_ofs: 0}
OTP_BUCK9_CFG_FRQ_0_1580: {name: CFG_FRQ_0, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_2, reg_addr: 18698, otp_owner: system, value: 0, bw: 8, desc: 'Frequency 0 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', htmldesc: 'Frequency 0 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', idx: 3480, offset: 19, otp_b0: 0, otp_a0: 327, otpreg_add: 1580,
  otpreg_ofs: 0}
OTP_BUCK9_CFG_FRQ_1_1581: {name: CFG_FRQ_1, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_3, reg_addr: 18699, otp_owner: system, value: 0, bw: 8, desc: 'Frequency 1 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', htmldesc: 'Frequency 1 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', idx: 3481, offset: 27, otp_b0: 0, otp_a0: 327, otpreg_add: 1581,
  otpreg_ofs: 0}
OTP_BUCK9_CFG_FRQ_2_1582: {name: CFG_FRQ_2, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_4, reg_addr: 18700, otp_owner: system, value: 0, bw: 8, desc: 'Frequency 2 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', htmldesc: 'Frequency 2 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', idx: 3482, offset: 3, otp_b0: 0, otp_a0: 328, otpreg_add: 1582,
  otpreg_ofs: 0}
OTP_BUCK9_CFG_FRQ_3_1583: {name: CFG_FRQ_3, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_5, reg_addr: 18701, otp_owner: system, value: 0, bw: 8, desc: 'Frequency 3 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', htmldesc: 'Frequency 3 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', idx: 3483, offset: 11, otp_b0: 0, otp_a0: 328, otpreg_add: 1583,
  otpreg_ofs: 0}
OTP_BUCK9_CFG_COUNT_WINDOW_SEL_1584: {name: CFG_COUNT_WINDOW_SEL, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_6, reg_addr: 18702, otp_owner: system, value: 0, bw: 2, desc: 'Selector of the counting window length In the frequency avoidance module  0: resolution 500Hz within 0-127.5KHz,  1: resolution 1kHz within 0-255kHz,  2-3: resolution 2kHz within 0-510kHz', htmldesc: 'Selector of the counting window length In the frequency avoidance module <br>0: resolution 500Hz within 0-127.5KHz, <br>1: resolution 1kHz within 0-255kHz, <br>2-3: resolution 2kHz within 0-510kHz', idx: 3484, offset: 19, otp_b0: 0,
  otp_a0: 328, otpreg_add: 1584, otpreg_ofs: 0}
OTP_BUCK9_CFG_BW_PERC_SEL_1584: {name: CFG_BW_PERC_SEL, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_6, reg_addr: 18702, otp_owner: system, value: 0, bw: 1, desc: 'Selector of the percentage bandwidth in the frequency avoidance module  0: 5% around the programmed frequency,  1: 10% around the programmed frequency', htmldesc: 'Selector of the percentage bandwidth in the frequency avoidance module <br>0: 5% around the programmed frequency, <br>1: 10% around the programmed frequency', idx: 3485, offset: 21, otp_b0: 0, otp_a0: 328, otpreg_add: 1584, otpreg_ofs: 2}
OTP_BUCK9_CFG_FRQ_LFSR_EN_1584: {name: CFG_FRQ_LFSR_EN, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_6, reg_addr: 18702, otp_owner: system, value: 0, bw: 1, desc: enable the lfsr for the frequency dithering, htmldesc: enable the lfsr for the frequency dithering, idx: 3486, offset: 22, otp_b0: 0, otp_a0: 328, otpreg_add: 1584, otpreg_ofs: 3}
OTP_BUCK9_CFG_EN_FRQ_AVOIDANCE_1584: {name: CFG_EN_FRQ_AVOIDANCE, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_6, reg_addr: 18702, otp_owner: system, value: 0, bw: 1, desc: 'Enable of the frequency avoidance module  0: the functionality is disabled,  1: the functionality is enabled', htmldesc: 'Enable of the frequency avoidance module <br>0: the functionality is disabled, <br>1: the functionality is enabled', idx: 3487, offset: 23, otp_b0: 0, otp_a0: 328, otpreg_add: 1584, otpreg_ofs: 4}
OTP_BUCK9_EN_CLK_DITHERING_1584: {name: EN_CLK_DITHERING, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_6, reg_addr: 18702, otp_owner: trim, value: 0, bw: 1, desc: 'Enable of the dithering ramp generation (0: disabled, 1: enabled)', htmldesc: 'Enable of the dithering ramp generation (0: disabled, 1: enabled)', idx: 3488, offset: 24, otp_b0: 0, otp_a0: 328, otpreg_add: 1584, otpreg_ofs: 5}
OTP_BUCK9_SPARE1_1584: {name: SPARE1, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_6, reg_addr: 18702, otp_owner: design, value: 0, bw: 2, desc: spare, htmldesc: spare, idx: 3489, offset: 25, otp_b0: 0, otp_a0: 328, otpreg_add: 1584, otpreg_ofs: 6}
OTP_BUCK9_CFG_DVC_DONE_CONDITION_1585: {name: CFG_DVC_DONE_CONDITION, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_7, reg_addr: 18703, otp_owner: design, value: 0, bw: 2, desc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module: 0: wait for dummy step only for group DVC (original condition)   1: same as 0, but ignore dvc_state_ok_i   2: wait for dummy step in both ind and group DVC    3: same as 2, but ignore dvc_state_ok_i', htmldesc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module:<br>0: wait for dummy step only
    for group DVC (original condition)  <br>1: same as 0, but ignore dvc_state_ok_i  <br>2: wait for dummy step in both ind and group DVC   <br>3: same as 2, but ignore dvc_state_ok_i', idx: 3490, offset: 27, otp_b0: 0, otp_a0: 328, otpreg_add: 1585, otpreg_ofs: 0}
OTP_BUCK9_CFG_DVC_SR_PWRDN_1585: {name: CFG_DVC_SR_PWRDN, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_7, reg_addr: 18703, otp_owner: system, value: 0, bw: 4, desc: 'Disable buck by slewing down the VID to the lowest vsel , 0    ----  No slew disable , 1    ----  Disable with slewrate 1.5625 mv/us  , 2    ----  Disable with slewrate 3.125 mv/us  , 3    ----  Disable with slewrate 4.6875 mv/us 4    ----  Disable with slewrate 6.25 mv/us  , 5    ----  Disable with slewrate 12.5 mv/us  , 6    ----  Disable with slewrate 25 mv/us  , 7    ----  Disable with slewrate 50 mv/us  , 8-15 ----  Disable
    with slewrate 0.781 mv/us', htmldesc: 'Disable buck by slewing down the VID to the lowest vsel ,<br>0    ----  No slew disable ,<br>1    ----  Disable with slewrate 1.5625 mv/us  ,<br>2    ----  Disable with slewrate 3.125 mv/us  ,<br>3    ----  Disable with slewrate 4.6875 mv/us<br>4    ----  Disable with slewrate 6.25 mv/us  ,<br>5    ----  Disable with slewrate 12.5 mv/us  ,<br>6    ----  Disable with slewrate 25 mv/us  ,<br>7    ----  Disable with slewrate 50 mv/us  ,<br>8-15 ----  Disable with slewrate 0.781 mv/us', idx: 3491, offset: 29, otp_b0: 0, otp_a0: 328, otpreg_add: 1585, otpreg_ofs: 4}
OTP_BUCK9_CFG_DVC_SR_FAST_STARTUP_UP_1586: {name: CFG_DVC_SR_FAST_STARTUP_UP, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_8, reg_addr: 18704, otp_owner: system, value: 0, bw: 4, desc: 'Ramp up slewrate for fast startup: (not recommended to use in this buck) 0    ----  DVC with slewrate 0.781mv/us  1    ----  DVC with slewrate 1.5625 mv/us  , 2    ----  DVC with slewrate 3.125 mv/us  , 3    ----  DVC with slewrate 4.6875 mv/us 4    ----  DVC with slewrate 6.25 mv/us  , 5    ----  DVC with slewrate 12.5 mv/us  , 6    ----  DVC with slewrate 25 mv/us  , 7    ----  DVC with slewrate 50 mv/us  ,
    8-15 ----  DVC with slewrate 0.781 mv/us', htmldesc: 'Ramp up slewrate for fast startup: (not recommended to use in this buck)<br>0    ----  DVC with slewrate 0.781mv/us <br>1    ----  DVC with slewrate 1.5625 mv/us  ,<br>2    ----  DVC with slewrate 3.125 mv/us  ,<br>3    ----  DVC with slewrate 4.6875 mv/us<br>4    ----  DVC with slewrate 6.25 mv/us  ,<br>5    ----  DVC with slewrate 12.5 mv/us  ,<br>6    ----  DVC with slewrate 25 mv/us  ,<br>7    ----  DVC with slewrate 50 mv/us  ,<br>8-15 ----  DVC with slewrate 0.781 mv/us', idx: 3492, offset: 1, otp_b0: 0, otp_a0: 329, otpreg_add: 1586,
  otpreg_ofs: 0}
OTP_BUCK9_CFG_DVC_SR_FAST_STARTUP_DN_1586: {name: CFG_DVC_SR_FAST_STARTUP_DN, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_8, reg_addr: 18704, otp_owner: system, value: 0, bw: 4, desc: 'Ramp dn slewrate for fast startup: (not recommended to use in this buck) 0    ----  DVC with slewrate 0.781mv/us  1    ----  DVC with slewrate 1.5625 mv/us  , 2    ----  DVC with slewrate 3.125 mv/us  , 3    ----  DVC with slewrate 4.6875 mv/us 4    ----  DVC with slewrate 6.25 mv/us  , 5    ----  DVC with slewrate 12.5 mv/us  , 6    ----  DVC with slewrate 25 mv/us  , 7    ----  DVC with slewrate 50 mv/us  ,
    8-15 ----  DVC with slewrate 0.781 mv/us', htmldesc: 'Ramp dn slewrate for fast startup: (not recommended to use in this buck)<br>0    ----  DVC with slewrate 0.781mv/us <br>1    ----  DVC with slewrate 1.5625 mv/us  ,<br>2    ----  DVC with slewrate 3.125 mv/us  ,<br>3    ----  DVC with slewrate 4.6875 mv/us<br>4    ----  DVC with slewrate 6.25 mv/us  ,<br>5    ----  DVC with slewrate 12.5 mv/us  ,<br>6    ----  DVC with slewrate 25 mv/us  ,<br>7    ----  DVC with slewrate 50 mv/us  ,<br>8-15 ----  DVC with slewrate 0.781 mv/us', idx: 3493, offset: 5, otp_b0: 0, otp_a0: 329, otpreg_add: 1586,
  otpreg_ofs: 4}
OTP_BUCK9_CFG_FAST_STARTUP_ILIM_1587: {name: CFG_FAST_STARTUP_ILIM, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_9, reg_addr: 18705, otp_owner: system, value: 0, bw: 5, desc: 'current limit used during fast startup: 0- 7: 2392mA + 90mA* cfg_fast_startup_ilim 8-15: 1660mA - 90mA* cfg_fast_startup_ilim 16-31: unused. Never write these codes.', htmldesc: 'current limit used during fast startup:<br>0- 7: 2392mA + 90mA* cfg_fast_startup_ilim<br>8-15: 1660mA - 90mA* cfg_fast_startup_ilim<br>16-31: unused. Never write these codes.', idx: 3494, offset: 9, otp_b0: 0, otp_a0: 329, otpreg_add: 1587, otpreg_ofs: 0}
OTP_BUCK9_CFG_STARTUP_ILIM_1588: {name: CFG_STARTUP_ILIM, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_10, reg_addr: 18706, otp_owner: system, value: 11, bw: 5, desc: 'current limit used during fast startup: 0- 7: 928mA + 90mA* cfg_startup_ilim 8-15: 196mA - 90mA* cfg_startup_ilim 16-31: unused. Never write these codes.', htmldesc: 'current limit used during fast startup:<br>0- 7: 928mA + 90mA* cfg_startup_ilim<br>8-15: 196mA - 90mA* cfg_startup_ilim<br>16-31: unused. Never write these codes.', idx: 3495, offset: 14, otp_b0: 0, otp_a0: 329, otpreg_add: 1588, otpreg_ofs: 0}
OTP_BUCK9_CFG_DEB_UV_1589: {name: CFG_DEB_UV, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_11, reg_addr: 18707, otp_owner: system, value: 0, bw: 2, desc: 'debouncing for uv_event: 0: 0ns 1: 3 clk cycles 2: 5 clk cycles 3: 7 clk cycles', htmldesc: 'debouncing for uv_event:<br>0: 0ns<br>1: 3 clk cycles<br>2: 5 clk cycles<br>3: 7 clk cycles', idx: 3496, offset: 19, otp_b0: 0, otp_a0: 329, otpreg_add: 1589, otpreg_ofs: 0}
OTP_BUCK9_CFG_DEB_OV_1589: {name: CFG_DEB_OV, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_11, reg_addr: 18707, otp_owner: system, value: 0, bw: 2, desc: 'debouncing for ov_event: 0: 0ns 1: 3 clk cycles 2: 5 clk cycles 3: 7 clk cycles', htmldesc: 'debouncing for ov_event:<br>0: 0ns<br>1: 3 clk cycles<br>2: 5 clk cycles<br>3: 7 clk cycles', idx: 3497, offset: 21, otp_b0: 0, otp_a0: 329, otpreg_add: 1589, otpreg_ofs: 2}
OTP_BUCK9_CFG_DEB_POS_ILIM_1589: {name: CFG_DEB_POS_ILIM, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_11, reg_addr: 18707, otp_owner: system, value: 0, bw: 2, desc: 'debouncing for pos_ilim_event: 0: 0ns 1: 3 clk cycles 2: 5 clk cycles 3: 7 clk cycles', htmldesc: 'debouncing for pos_ilim_event:<br>0: 0ns<br>1: 3 clk cycles<br>2: 5 clk cycles<br>3: 7 clk cycles', idx: 3498, offset: 23, otp_b0: 0, otp_a0: 329, otpreg_add: 1589, otpreg_ofs: 4}
OTP_BUCK9_CFG_DEB_NEG_ILIM_1589: {name: CFG_DEB_NEG_ILIM, inst_name: BUCK9, reg_name: BUCK9_DIG_DIG_CNTRL_11, reg_addr: 18707, otp_owner: system, value: 0, bw: 2, desc: 'debouncing for neg_ilim_event: 0: 0ns 1: 3 clk cycles 2: 5 clk cycles 3: 7 clk cycles', htmldesc: 'debouncing for neg_ilim_event:<br>0: 0ns<br>1: 3 clk cycles<br>2: 5 clk cycles<br>3: 7 clk cycles', idx: 3499, offset: 25, otp_b0: 0, otp_a0: 329, otpreg_add: 1589, otpreg_ofs: 6}
OTP_BUCK9_PFM_EXIT_TIME_1590: {name: PFM_EXIT_TIME, inst_name: BUCK9, reg_name: BUCK9_PFM_CFG_0, reg_addr: 18720, otp_owner: design, value: 0, bw: 2, desc: programming of the minimum pause time which will trigger pfm exit, htmldesc: programming of the minimum pause time which will trigger pfm exit, idx: 3500, offset: 27, otp_b0: 0, otp_a0: 329, otpreg_add: 1590, otpreg_ofs: 0}
OTP_BUCK9_EN_PFM_PANIC_EXIT_1590: {name: EN_PFM_PANIC_EXIT, inst_name: BUCK9, reg_name: BUCK9_PFM_CFG_0, reg_addr: 18720, otp_owner: design, value: 0, bw: 1, desc: 'turn on all phases ON when VALLEY COMP longer as ON TIME, or VALLEY COMP coming before ZERO CROSSING (in PFM)', htmldesc: 'turn on all phases ON when VALLEY COMP longer as ON TIME, or VALLEY COMP coming before ZERO CROSSING (in PFM)', idx: 3501, offset: 29, otp_b0: 0, otp_a0: 329, otpreg_add: 1590, otpreg_ofs: 2}
OTP_BUCK9_PFM_ENTRY_CNT_1590: {name: PFM_ENTRY_CNT, inst_name: BUCK9, reg_name: BUCK9_PFM_CFG_0, reg_addr: 18720, otp_owner: design, value: 0, bw: 2, desc: number of zero crossing event to be counted before entering PFM, htmldesc: number of zero crossing event to be counted before entering PFM, idx: 3502, offset: 30, otp_b0: 0, otp_a0: 329, otpreg_add: 1590, otpreg_ofs: 3}
OTP_BUCK9_PFM_EXIT_NUMBER_OF_ADJ_PULSES_1590: {name: PFM_EXIT_NUMBER_OF_ADJ_PULSES, inst_name: BUCK9, reg_name: BUCK9_PFM_CFG_0, reg_addr: 18720, otp_owner: design, value: 0, bw: 2, desc: number of PAUSE time smaller than the minimum allowed before exiting PFM, htmldesc: number of PAUSE time smaller than the minimum allowed before exiting PFM, idx: 3503, offset: 0, otp_b0: 0, otp_a0: 330, otpreg_add: 1590, otpreg_ofs: 5}
OTP_BUCK9_DISABLE_FORCE_PWM_IN_DVC_1590: {name: DISABLE_FORCE_PWM_IN_DVC, inst_name: BUCK9, reg_name: BUCK9_PFM_CFG_0, reg_addr: 18720, otp_owner: design, value: 0, bw: 1, desc: 'if enabled DVC down happens with the load current, device stays in PFM mode', htmldesc: 'if enabled DVC down happens with the load current, device stays in PFM mode', idx: 3504, offset: 2, otp_b0: 0, otp_a0: 330, otpreg_add: 1590, otpreg_ofs: 7}
OTP_BUCK9_EN_PFM_EXIT_BY_COUNT_1591: {name: EN_PFM_EXIT_BY_COUNT, inst_name: BUCK9, reg_name: BUCK9_PFM_CFG_1, reg_addr: 18721, otp_owner: design, value: 0, bw: 1, desc: exit pfm by counting Ton time, htmldesc: exit pfm by counting Ton time, idx: 3505, offset: 3, otp_b0: 0, otp_a0: 330, otpreg_add: 1591, otpreg_ofs: 0}
OTP_BUCK9_BIGGER_PFM_HYST_1591: {name: BIGGER_PFM_HYST, inst_name: BUCK9, reg_name: BUCK9_PFM_CFG_1, reg_addr: 18721, otp_owner: design, value: 1, bw: 1, desc: when set to 1 increase pfm hysteresis, htmldesc: when set to 1 increase pfm hysteresis, idx: 3506, offset: 4, otp_b0: 0, otp_a0: 330, otpreg_add: 1591, otpreg_ofs: 1}
OTP_BUCK9_SPARE_1591: {name: SPARE, inst_name: BUCK9, reg_name: BUCK9_PFM_CFG_1, reg_addr: 18721, otp_owner: design, value: 0, bw: 6, desc: spares, htmldesc: spares, idx: 3507, offset: 5, otp_b0: 0, otp_a0: 330, otpreg_add: 1591, otpreg_ofs: 2}
OTP_BUCK9_TRIM_DOWN_SLOPE_CURRENT_1592: {name: TRIM_DOWN_SLOPE_CURRENT, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_0, reg_addr: 18728, otp_owner: trim, value: 0, bw: 4, desc: varies the slope of the PLL down ramp, htmldesc: varies the slope of the PLL down ramp, idx: 3508, offset: 11, otp_b0: 0, otp_a0: 330, otpreg_add: 1592, otpreg_ofs: 0}
OTP_BUCK9_TRIM_RATIO_1592: {name: TRIM_RATIO, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_0, reg_addr: 18728, otp_owner: trim, value: 0, bw: 3, desc: trim of the cap of the up slope, htmldesc: trim of the cap of the up slope, idx: 3509, offset: 15, otp_b0: 0, otp_a0: 330, otpreg_add: 1592, otpreg_ofs: 4}
OTP_BUCK9_ENABLE_PLL_ZERO_1592: {name: ENABLE_PLL_ZERO, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_0, reg_addr: 18728, otp_owner: design, value: 0, bw: 1, desc: enable the pll zero, htmldesc: enable the pll zero, idx: 3510, offset: 18, otp_b0: 0, otp_a0: 330, otpreg_add: 1592, otpreg_ofs: 7}
OTP_BUCK9_TRIM_PERIOD_1593: {name: TRIM_PERIOD, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_1, reg_addr: 18729, otp_owner: trim, value: 0, bw: 3, desc: adjust the down ramp to cross the whole dynamic range without one switching period, htmldesc: adjust the down ramp to cross the whole dynamic range without one switching period, idx: 3511, offset: 19, otp_b0: 0, otp_a0: 330, otpreg_add: 1593, otpreg_ofs: 0}
OTP_BUCK9_TRIM_ZCD_1593: {name: TRIM_ZCD, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_1, reg_addr: 18729, otp_owner: trim, value: 0, bw: 5, desc: trimming of zero crossing threshold, htmldesc: trimming of zero crossing threshold, idx: 3512, offset: 22, otp_b0: 0, otp_a0: 330, otpreg_add: 1593, otpreg_ofs: 3}
OTP_BUCK9_TRIM_IFB_RESET_1594: {name: TRIM_IFB_RESET, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_2, reg_addr: 18730, otp_owner: trim, value: 14, bw: 4, desc: trimming of pedestal for IFB during PFM, htmldesc: trimming of pedestal for IFB during PFM, idx: 3513, offset: 27, otp_b0: 0, otp_a0: 330, otpreg_add: 1594, otpreg_ofs: 0}
OTP_BUCK9_TRIM_ONTIME_GAIN_1594: {name: TRIM_ONTIME_GAIN, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_2, reg_addr: 18730, otp_owner: trim, value: 0, bw: 3, desc: varies the slope of the reconstructed up ramp, htmldesc: varies the slope of the reconstructed up ramp, idx: 3514, offset: 31, otp_b0: 0, otp_a0: 330, otpreg_add: 1594, otpreg_ofs: 4}
OTP_BUCK9_EN_PARK_IFB_1595: {name: EN_PARK_IFB, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_3, reg_addr: 18731, otp_owner: design, value: 1, bw: 1, desc: Enable the parking of the current sense during Ton, htmldesc: Enable the parking of the current sense during Ton, idx: 3515, offset: 2, otp_b0: 0, otp_a0: 331, otpreg_add: 1595, otpreg_ofs: 0}
OTP_BUCK9_EN_DIF_BRANCH_1595: {name: EN_DIF_BRANCH, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_3, reg_addr: 18731, otp_owner: design, value: 1, bw: 1, desc: enable differential branch in current sense amplifier, htmldesc: enable differential branch in current sense amplifier, idx: 3516, offset: 3, otp_b0: 0, otp_a0: 331, otpreg_add: 1595, otpreg_ofs: 1}
OTP_BUCK9_EN_SH_1595: {name: EN_SH, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_3, reg_addr: 18731, otp_owner: design, value: 0, bw: 1, desc: eable sample & hold in CSA for parking of amplifier output during Ton, htmldesc: eable sample & hold in CSA for parking of amplifier output during Ton, idx: 3517, offset: 4, otp_b0: 0, otp_a0: 331, otpreg_add: 1595, otpreg_ofs: 2}
OTP_BUCK9_DIS_EXT_MINOFF_1595: {name: DIS_EXT_MINOFF, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_3, reg_addr: 18731, otp_owner: design, value: 0, bw: 1, desc: disable increase min OFF time, htmldesc: disable increase min OFF time, idx: 3518, offset: 5, otp_b0: 0, otp_a0: 331, otpreg_add: 1595, otpreg_ofs: 4}
OTP_BUCK9_EN_VALLEY_BLANK_1596: {name: EN_VALLEY_BLANK, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_4, reg_addr: 18732, otp_owner: design, value: 1, bw: 1, desc: enable of valley comp blank at the end of on-time, htmldesc: enable of valley comp blank at the end of on-time, idx: 3519, offset: 6, otp_b0: 0, otp_a0: 331, otpreg_add: 1596, otpreg_ofs: 0}
OTP_BUCK9_PROG_ZERO_1596: {name: PROG_ZERO, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_4, reg_addr: 18732, otp_owner: trim, value: 0, bw: 2, desc: programming of the pll zero frequency, htmldesc: programming of the pll zero frequency, idx: 3520, offset: 7, otp_b0: 0, otp_a0: 331, otpreg_add: 1596, otpreg_ofs: 1}
OTP_BUCK9_EN_STRETCHED_MINOFF_1596: {name: EN_STRETCHED_MINOFF, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_4, reg_addr: 18732, otp_owner: design, value: 0, bw: 1, desc: enable of increase valley comp blank time, htmldesc: enable of increase valley comp blank time, idx: 3521, offset: 9, otp_b0: 0, otp_a0: 331, otpreg_add: 1596, otpreg_ofs: 3}
OTP_BUCK9_EN_DLL_1596: {name: EN_DLL, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_4, reg_addr: 18732, otp_owner: design, value: 0, bw: 1, desc: en_dll functionality for phase alignment, htmldesc: en_dll functionality for phase alignment, idx: 3522, offset: 10, otp_b0: 0, otp_a0: 331, otpreg_add: 1596, otpreg_ofs: 4}
OTP_BUCK9_PROG_SPEED_DLL_1596: {name: PROG_SPEED_DLL, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_4, reg_addr: 18732, otp_owner: design, value: 0, bw: 2, desc: programming of DLL gain, htmldesc: programming of DLL gain, idx: 3523, offset: 11, otp_b0: 0, otp_a0: 331, otpreg_add: 1596, otpreg_ofs: 5}
OTP_BUCK9_DISABLE_DRIVER_1596: {name: DISABLE_DRIVER, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_4, reg_addr: 18732, otp_owner: design, value: 0, bw: 1, desc: disable of the driver, htmldesc: disable of the driver, idx: 3524, offset: 13, otp_b0: 0, otp_a0: 331, otpreg_add: 1596, otpreg_ofs: 7}
OTP_BUCK9_TRIM_ISNS_GAIN_1597: {name: TRIM_ISNS_GAIN, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_5, reg_addr: 18733, otp_owner: trim, value: 0, bw: 5, desc: trimming of ISENSE gain, htmldesc: trimming of ISENSE gain, idx: 3525, offset: 14, otp_b0: 0, otp_a0: 331, otpreg_add: 1597, otpreg_ofs: 0}
OTP_BUCK9_TRIM_MINOFF_1597: {name: TRIM_MINOFF, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_5, reg_addr: 18733, otp_owner: trim, value: 0, bw: 3, desc: trimming of min OFF time, htmldesc: trimming of min OFF time, idx: 3526, offset: 19, otp_b0: 0, otp_a0: 331, otpreg_add: 1597, otpreg_ofs: 5}
OTP_BUCK9_TRIM_ISNS_OFF_1598: {name: TRIM_ISNS_OFF, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_6, reg_addr: 18734, otp_owner: trim, value: 0, bw: 6, desc: trimming of ISENSE offset, htmldesc: trimming of ISENSE offset, idx: 3527, offset: 22, otp_b0: 0, otp_a0: 331, otpreg_add: 1598, otpreg_ofs: 0}
OTP_BUCK9_SPARE2_1598: {name: SPARE2, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_6, reg_addr: 18734, otp_owner: design, value: 0, bw: 1, desc: spares, htmldesc: spares, idx: 3528, offset: 28, otp_b0: 0, otp_a0: 331, otpreg_add: 1598, otpreg_ofs: 7}
OTP_BUCK9_SPARE1_1599: {name: SPARE1, inst_name: BUCK9, reg_name: BUCK9_LP_CFG_8, reg_addr: 18736, otp_owner: design, value: 0, bw: 8, desc: spares, htmldesc: spares, idx: 3529, offset: 29, otp_b0: 0, otp_a0: 331, otpreg_add: 1599, otpreg_ofs: 0}
OTP_BUCK9_DISABLE_OV_1600: {name: DISABLE_OV, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_0, reg_addr: 18760, otp_owner: system, value: 0, bw: 1, desc: disable OV comparator, htmldesc: disable OV comparator, idx: 3530, offset: 5, otp_b0: 0, otp_a0: 332, otpreg_add: 1600, otpreg_ofs: 0}
OTP_BUCK9_COMPENSATION_TRIMMING_1600: {name: COMPENSATION_TRIMMING, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_0, reg_addr: 18760, otp_owner: design, value: 0, bw: 2, desc: trimming bit for compensation network, htmldesc: trimming bit for compensation network, idx: 3531, offset: 6, otp_b0: 0, otp_a0: 332, otpreg_add: 1600, otpreg_ofs: 1}
OTP_BUCK9_DIS_OUT_BLANK_S2R_1600: {name: DIS_OUT_BLANK_S2R, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_0, reg_addr: 18760, otp_owner: design, value: 0, bw: 1, desc: Disable of VEA blank in S2R transition, htmldesc: Disable of VEA blank in S2R transition, idx: 3532, offset: 8, otp_b0: 0, otp_a0: 332, otpreg_add: 1600, otpreg_ofs: 3}
OTP_BUCK9_PROG_LL_1600: {name: PROG_LL, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_0, reg_addr: 18760, otp_owner: trim, value: 0, bw: 4, desc: loadline gain, htmldesc: loadline gain, idx: 3533, offset: 9, otp_b0: 0, otp_a0: 332, otpreg_add: 1600, otpreg_ofs: 4}
OTP_BUCK9_TRIM_CL_1601: {name: TRIM_CL, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_1, reg_addr: 18761, otp_owner: trim, value: 0, bw: 5, desc: trimming of positive current limit, htmldesc: trimming of positive current limit, idx: 3534, offset: 13, otp_b0: 0, otp_a0: 332, otpreg_add: 1601, otpreg_ofs: 0}
OTP_BUCK9_GM_TRIM_1601: {name: GM_TRIM, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_1, reg_addr: 18761, otp_owner: trim, value: 0, bw: 3, desc: program Gm stage gm, htmldesc: program Gm stage gm, idx: 3535, offset: 18, otp_b0: 0, otp_a0: 332, otpreg_add: 1601, otpreg_ofs: 5}
OTP_BUCK9_TRIM_RES_1602: {name: TRIM_RES, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_2, reg_addr: 18762, otp_owner: trim, value: 0, bw: 4, desc: trimming of compensation resistance, htmldesc: trimming of compensation resistance, idx: 3536, offset: 21, otp_b0: 0, otp_a0: 332, otpreg_add: 1602, otpreg_ofs: 0}
OTP_BUCK9_TRIM_CLAMPLOW_1602: {name: TRIM_CLAMPLOW, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_2, reg_addr: 18762, otp_owner: trim, value: 0, bw: 4, desc: trim low clamping of the output of the OTA, htmldesc: trim low clamping of the output of the OTA, idx: 3537, offset: 25, otp_b0: 0, otp_a0: 332, otpreg_add: 1602, otpreg_ofs: 4}
OTP_BUCK9_TRIM_I2V_ADC_1603: {name: TRIM_I2V_ADC, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_3, reg_addr: 18763, otp_owner: trim, value: 0, bw: 5, desc: 4 bits for i2v current conversion for adc, htmldesc: 4 bits for i2v current conversion for adc, idx: 3538, offset: 29, otp_b0: 0, otp_a0: 332, otpreg_add: 1603, otpreg_ofs: 0}
OTP_BUCK9_DISABLE_VDROOP_1603: {name: DISABLE_VDROOP, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_3, reg_addr: 18763, otp_owner: system, value: 0, bw: 1, desc: disable Vdroop comp, htmldesc: disable Vdroop comp, idx: 3539, offset: 2, otp_b0: 0, otp_a0: 333, otpreg_add: 1603, otpreg_ofs: 6}
OTP_BUCK9_DIS_VREF_PFM_1603: {name: DIS_VREF_PFM, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_3, reg_addr: 18763, otp_owner: design, value: 0, bw: 1, desc: disable pfm voltage reference for 0 inductor current from neg current limit, htmldesc: disable pfm voltage reference for 0 inductor current from neg current limit, idx: 3540, offset: 3, otp_b0: 0, otp_a0: 333, otpreg_add: 1603, otpreg_ofs: 7}
OTP_BUCK9_PROG_NEG_ILIM_1604: {name: PROG_NEG_ILIM, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_4, reg_addr: 18764, otp_owner: trim, value: 0, bw: 4, desc: programming of negative current limit, htmldesc: programming of negative current limit, idx: 3541, offset: 4, otp_b0: 0, otp_a0: 333, otpreg_add: 1604, otpreg_ofs: 0}
OTP_BUCK9_TRIM_CAP_1604: {name: TRIM_CAP, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_4, reg_addr: 18764, otp_owner: trim, value: 0, bw: 4, desc: varies compensation cap, htmldesc: varies compensation cap, idx: 3542, offset: 8, otp_b0: 0, otp_a0: 333, otpreg_add: 1604, otpreg_ofs: 4}
OTP_BUCK9_PROG_LL_DELAY_1605: {name: PROG_LL_DELAY, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_5, reg_addr: 18765, otp_owner: trim, value: 0, bw: 2, desc: varies bandwidth of the load line loop, htmldesc: varies bandwidth of the load line loop, idx: 3543, offset: 12, otp_b0: 0, otp_a0: 333, otpreg_add: 1605, otpreg_ofs: 0}
OTP_BUCK9_TRIM_RLL_1605: {name: TRIM_RLL, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_5, reg_addr: 18765, otp_owner: trim, value: 0, bw: 2, desc: loadline trim, htmldesc: loadline trim, idx: 3544, offset: 14, otp_b0: 0, otp_a0: 333, otpreg_add: 1605, otpreg_ofs: 2}
OTP_BUCK9_USE_ACTIVEDIS_UNDER_OV_1605: {name: USE_ACTIVEDIS_UNDER_OV, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_5, reg_addr: 18765, otp_owner: system, value: 0, bw: 1, desc: use active discharge resistor when OV is detected, htmldesc: use active discharge resistor when OV is detected, idx: 3545, offset: 16, otp_b0: 0, otp_a0: 333, otpreg_add: 1605, otpreg_ofs: 4}
OTP_BUCK9_TEST_300MV_1605: {name: TEST_300MV, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_5, reg_addr: 18765, otp_owner: trim, value: 0, bw: 1, desc: shifts output voltage range down 100mV, htmldesc: shifts output voltage range down 100mV, idx: 3546, offset: 17, otp_b0: 0, otp_a0: 333, otpreg_add: 1605, otpreg_ofs: 5}
OTP_BUCK9_DISABLE_CLAMP_LO_1605: {name: DISABLE_CLAMP_LO, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_5, reg_addr: 18765, otp_owner: design, value: 0, bw: 1, desc: disable negative current limit, htmldesc: disable negative current limit, idx: 3547, offset: 18, otp_b0: 0, otp_a0: 333, otpreg_add: 1605, otpreg_ofs: 6}
OTP_BUCK9_DISABLE_CLAMP_HI_1605: {name: DISABLE_CLAMP_HI, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_5, reg_addr: 18765, otp_owner: design, value: 0, bw: 1, desc: disable positive current limit, htmldesc: disable positive current limit, idx: 3548, offset: 19, otp_b0: 0, otp_a0: 333, otpreg_add: 1605, otpreg_ofs: 7}
OTP_BUCK9_TRIM_VOUT_1606: {name: TRIM_VOUT, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_6, reg_addr: 18766, otp_owner: trim, value: 0, bw: 5, desc: trimming of output voltage offset, htmldesc: trimming of output voltage offset, idx: 3549, offset: 20, otp_b0: 0, otp_a0: 333, otpreg_add: 1606, otpreg_ofs: 0}
OTP_BUCK9_EN_BOOST_SLEW_1606: {name: EN_BOOST_SLEW, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_6, reg_addr: 18766, otp_owner: design, value: 0, bw: 1, desc: enable DAC buffer skew rate boosting option, htmldesc: enable DAC buffer skew rate boosting option, idx: 3550, offset: 25, otp_b0: 0, otp_a0: 333, otpreg_add: 1606, otpreg_ofs: 5}
OTP_BUCK9_PLUS_200MV_1606: {name: PLUS_200MV, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_6, reg_addr: 18766, otp_owner: trim, value: 0, bw: 1, desc: shifts output voltage up 200mV, htmldesc: shifts output voltage up 200mV, idx: 3551, offset: 26, otp_b0: 0, otp_a0: 333, otpreg_add: 1606, otpreg_ofs: 6}
OTP_BUCK9_EN_PFM_HI_GM_1606: {name: EN_PFM_HI_GM, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_6, reg_addr: 18766, otp_owner: design, value: 0, bw: 1, desc: increase PFM bandwidth, htmldesc: increase PFM bandwidth, idx: 3552, offset: 27, otp_b0: 0, otp_a0: 333, otpreg_add: 1606, otpreg_ofs: 7}
OTP_BUCK9_PROG_VREF_S2R_1607: {name: PROG_VREF_S2R, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_7, reg_addr: 18767, otp_owner: design, value: 0, bw: 4, desc: Vref programmability in S2R, htmldesc: Vref programmability in S2R, idx: 3553, offset: 28, otp_b0: 0, otp_a0: 333, otpreg_add: 1607, otpreg_ofs: 0}
OTP_BUCK9_PROG_CL_1607: {name: PROG_CL, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_7, reg_addr: 18767, otp_owner: design, value: 14, bw: 4, desc: program value of the current limit, htmldesc: program value of the current limit, idx: 3554, offset: 0, otp_b0: 0, otp_a0: 334, otpreg_add: 1607, otpreg_ofs: 4}
OTP_BUCK9_SPARE1_1608: {name: SPARE1, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_9, reg_addr: 18769, otp_owner: design, value: 0, bw: 8, desc: spare bits, htmldesc: spare bits, idx: 3555, offset: 4, otp_b0: 0, otp_a0: 334, otpreg_add: 1608, otpreg_ofs: 0}
OTP_BUCK9_SPARE2_1609: {name: SPARE2, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_10, reg_addr: 18770, otp_owner: design, value: 0, bw: 8, desc: spare bits, htmldesc: spare bits, idx: 3556, offset: 12, otp_b0: 0, otp_a0: 334, otpreg_add: 1609, otpreg_ofs: 0}
OTP_BUCK9_SPARE3_1610: {name: SPARE3, inst_name: BUCK9, reg_name: BUCK9_VLOOP_CFG_11, reg_addr: 18771, otp_owner: design, value: 0, bw: 5, desc: spare bits, htmldesc: spare bits, idx: 3557, offset: 20, otp_b0: 0, otp_a0: 334, otpreg_add: 1610, otpreg_ofs: 0}
OTP_BUCK9_TRIM_PROP_CURRENT_1611: {name: TRIM_PROP_CURRENT, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_0, reg_addr: 18792, otp_owner: trim, value: 0, bw: 4, desc: trimming of the voltage to current for VOUT and VIN proportional currents, htmldesc: trimming of the voltage to current for VOUT and VIN proportional currents, idx: 3558, offset: 25, otp_b0: 0, otp_a0: 334, otpreg_add: 1611, otpreg_ofs: 0}
OTP_BUCK9_OBSERVATION_1611: {name: OBSERVATION, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_0, reg_addr: 18792, otp_owner: design, value: 0, bw: 1, desc: DFT bit to allow observability of test digital signals inside LP (EN_DTB), htmldesc: DFT bit to allow observability of test digital signals inside LP (EN_DTB), idx: 3559, offset: 29, otp_b0: 0, otp_a0: 334, otpreg_add: 1611, otpreg_ofs: 4}
OTP_BUCK9_FORCE_PWM_UNDER_OV_1611: {name: FORCE_PWM_UNDER_OV, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_0, reg_addr: 18792, otp_owner: design, value: 0, bw: 1, desc: en moving to PWM when OV in PFM, htmldesc: en moving to PWM when OV in PFM, idx: 3560, offset: 30, otp_b0: 0, otp_a0: 334, otpreg_add: 1611, otpreg_ofs: 5}
OTP_BUCK9_DIS_S2R_EXIT_RESYNC_1611: {name: DIS_S2R_EXIT_RESYNC, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_0, reg_addr: 18792, otp_owner: design, value: 0, bw: 1, desc: disable of re-syncronization of s2r exit signal, htmldesc: disable of re-syncronization of s2r exit signal, idx: 3561, offset: 31, otp_b0: 0, otp_a0: 334, otpreg_add: 1611, otpreg_ofs: 7}
OTP_BUCK9_DIS_GD_SIZING_LP_1612: {name: DIS_GD_SIZING_LP, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_1, reg_addr: 18793, otp_owner: design, value: 0, bw: 1, desc: disable size reduction of the power stage in PFM, htmldesc: disable size reduction of the power stage in PFM, idx: 3562, offset: 0, otp_b0: 0, otp_a0: 335, otpreg_add: 1612, otpreg_ofs: 0}
OTP_BUCK9_EN_RLL_1612: {name: EN_RLL, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_1, reg_addr: 18793, otp_owner: system, value: 0, bw: 1, desc: enable load line, htmldesc: enable load line, idx: 3563, offset: 1, otp_b0: 0, otp_a0: 335, otpreg_add: 1612, otpreg_ofs: 1}
OTP_BUCK9_PFM_PULSE_HEIGHT_1612: {name: PFM_PULSE_HEIGHT, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_1, reg_addr: 18793, otp_owner: design, value: 0, bw: 2, desc: programming of the height of the PFM pulse, htmldesc: programming of the height of the PFM pulse, idx: 3564, offset: 2, otp_b0: 0, otp_a0: 335, otpreg_add: 1612, otpreg_ofs: 4}
OTP_BUCK9_TM_EN_RPL_1612: {name: TM_EN_RPL, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_1, reg_addr: 18793, otp_owner: design, value: 0, bw: 1, desc: Enables the replica in testmode, htmldesc: Enables the replica in testmode, idx: 3565, offset: 4, otp_b0: 0, otp_a0: 335, otpreg_add: 1612, otpreg_ofs: 6}
OTP_BUCK9_TM_REDUCED_LS_1612: {name: TM_REDUCED_LS, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_1, reg_addr: 18793, otp_owner: design, value: 0, bw: 1, desc: Enable the reduced LS for CSA TM, htmldesc: Enable the reduced LS for CSA TM, idx: 3566, offset: 5, otp_b0: 0, otp_a0: 335, otpreg_add: 1612, otpreg_ofs: 7}
OTP_BUCK9_SPARE1_1613: {name: SPARE1, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_2, reg_addr: 18794, otp_owner: design, value: 0, bw: 4, desc: spare bits, htmldesc: spare bits, idx: 3567, offset: 6, otp_b0: 0, otp_a0: 335, otpreg_add: 1613, otpreg_ofs: 0}
OTP_BUCK9_SPARE2_1613: {name: SPARE2, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_2, reg_addr: 18794, otp_owner: design, value: 0, bw: 4, desc: spare bits, htmldesc: spare bits, idx: 3568, offset: 10, otp_b0: 0, otp_a0: 335, otpreg_add: 1613, otpreg_ofs: 4}
OTP_BUCK9_EXTRA_RAMP_TRIM_1614: {name: EXTRA_RAMP_TRIM, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_3, reg_addr: 18795, otp_owner: design, value: 0, bw: 3, desc: trim of extra ramp for current reconstruction, htmldesc: trim of extra ramp for current reconstruction, idx: 3569, offset: 14, otp_b0: 0, otp_a0: 335, otpreg_add: 1614, otpreg_ofs: 0}
OTP_BUCK9_TRIM_SPEED_1614: {name: TRIM_SPEED, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_3, reg_addr: 18795, otp_owner: design, value: 0, bw: 3, desc: trim of HS turn-off speed, htmldesc: trim of HS turn-off speed, idx: 3570, offset: 17, otp_b0: 0, otp_a0: 335, otpreg_add: 1614, otpreg_ofs: 3}
OTP_BUCK9_TRIM_DELAY_1614: {name: TRIM_DELAY, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_3, reg_addr: 18795, otp_owner: design, value: 0, bw: 1, desc: increase delay between LS on and ZCD sensing, htmldesc: increase delay between LS on and ZCD sensing, idx: 3571, offset: 20, otp_b0: 0, otp_a0: 335, otpreg_add: 1614, otpreg_ofs: 7}
OTP_BUCK9_EXTRA_RAMP_1615: {name: EXTRA_RAMP, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_4, reg_addr: 18796, otp_owner: design, value: 0, bw: 1, desc: enable of extra ramp for current reconstruction, htmldesc: enable of extra ramp for current reconstruction, idx: 3572, offset: 21, otp_b0: 0, otp_a0: 335, otpreg_add: 1615, otpreg_ofs: 0}
OTP_BUCK9_EN_EXT_ZVS_DEL_1615: {name: EN_EXT_ZVS_DEL, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_4, reg_addr: 18796, otp_owner: design, value: 0, bw: 1, desc: en of extended low side turn-on delay, htmldesc: en of extended low side turn-on delay, idx: 3573, offset: 22, otp_b0: 0, otp_a0: 335, otpreg_add: 1615, otpreg_ofs: 1}
OTP_BUCK9_DIS_BYP_SYNC_PFM_MODE_1615: {name: DIS_BYP_SYNC_PFM_MODE, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_4, reg_addr: 18796, otp_owner: design, value: 0, bw: 1, desc: dis of bypass for PFM request re-syncronization, htmldesc: dis of bypass for PFM request re-syncronization, idx: 3574, offset: 23, otp_b0: 0, otp_a0: 335, otpreg_add: 1615, otpreg_ofs: 2}
OTP_BUCK9_DIS_ONTIME_LATCH_S2R_1615: {name: DIS_ONTIME_LATCH_S2R, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_4, reg_addr: 18796, otp_owner: design, value: 0, bw: 1, desc: disable use of latch in ontime logic when buck in low-power mode, htmldesc: disable use of latch in ontime logic when buck in low-power mode, idx: 3575, offset: 24, otp_b0: 0, otp_a0: 335, otpreg_add: 1615, otpreg_ofs: 3}
OTP_BUCK9_DIS_CLK_DELAYED_1615: {name: DIS_CLK_DELAYED, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_4, reg_addr: 18796, otp_owner: design, value: 0, bw: 1, desc: disable of usingdelayed clock version for down ramp set and reset, htmldesc: disable of usingdelayed clock version for down ramp set and reset, idx: 3576, offset: 25, otp_b0: 0, otp_a0: 335, otpreg_add: 1615, otpreg_ofs: 4}
OTP_BUCK9_EN_PANIC_TIMEOUT_1615: {name: EN_PANIC_TIMEOUT, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_4, reg_addr: 18796, otp_owner: design, value: 0, bw: 1, desc: en timeout when transitioning from PFM to PWM, htmldesc: en timeout when transitioning from PFM to PWM, idx: 3577, offset: 26, otp_b0: 0, otp_a0: 335, otpreg_add: 1615, otpreg_ofs: 5}
OTP_BUCK9_DIS_PFM_BLANK_AT_ONTIME_1615: {name: DIS_PFM_BLANK_AT_ONTIME, inst_name: BUCK9, reg_name: BUCK9_FSM_CFG_4, reg_addr: 18796, otp_owner: design, value: 0, bw: 1, desc: disable the ontime blanking at first pwm to pfm transition, htmldesc: disable the ontime blanking at first pwm to pfm transition, idx: 3578, offset: 27, otp_b0: 0, otp_a0: 335, otpreg_add: 1615, otpreg_ofs: 6}
OTP_BUCK9_S2R_PCURR_SET_1616: {name: S2R_PCURR_SET, inst_name: BUCK9, reg_name: BUCK9_DYN_CFG_0, reg_addr: 18808, otp_owner: design, value: 0, bw: 3, desc: Peak current used in s2r, htmldesc: Peak current used in s2r, idx: 3579, offset: 28, otp_b0: 0, otp_a0: 335, otpreg_add: 1616, otpreg_ofs: 0}
OTP_BUCK11_DEEP_SLEEP_OFF_1617: {name: DEEP_SLEEP_OFF, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_0, reg_addr: 19202, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in OFF state , 00 --> Buck operates in normal mode, 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in OFF state ,<br>00 --> Buck operates in normal mode,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 3580, offset: 31, otp_b0: 0, otp_a0: 335, otpreg_add: 1617, otpreg_ofs: 0}
OTP_BUCK11_DEEP_SLEEP_S2R_1617: {name: DEEP_SLEEP_S2R, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_0, reg_addr: 19202, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in S2R state , 00 --> Buck operates in normal mode, 01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system), 11 ---> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in S2R state ,<br>00 --> Buck operates in normal mode,<br>01  -->  Allow disabling of clock request from the BUCK in PFM mode (clock wake up system),<br>11
    ---> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 3581, offset: 1, otp_b0: 0, otp_a0: 336, otpreg_add: 1617, otpreg_ofs: 2}
OTP_BUCK11_DEEP_SLEEP_DDR_1617: {name: DEEP_SLEEP_DDR, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_0, reg_addr: 19202, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in DDR state , 00 --> Buck operates in normal mode , 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) , 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in DDR state ,<br>00 --> Buck operates in normal mode ,<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) ,<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 3582, offset: 3, otp_b0: 0, otp_a0: 336, otpreg_add: 1617, otpreg_ofs: 4}
OTP_BUCK11_DEEP_SLEEP_ACT_1617: {name: DEEP_SLEEP_ACT, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_0, reg_addr: 19202, otp_owner: design, value: 1, bw: 2, desc: ' Low power Configuration in AWAKE state , 00 --> Buck operates in normal mode 01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system) 11 --> Buck is forced into PFM, with only critical blocks turned on for low power', htmldesc: ' Low power Configuration in AWAKE state ,<br>00 --> Buck operates in normal mode<br>01 --> Allow disabling of clock request from the BUCK in PFM mode (clock wake up system)<br>11
    --> Buck is forced into PFM, with only critical blocks turned on for low power ', idx: 3583, offset: 5, otp_b0: 0, otp_a0: 336, otpreg_add: 1617, otpreg_ofs: 6}
OTP_BUCK11_CFG_PH_CLK_MODE_1618: {name: CFG_PH_CLK_MODE, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_1, reg_addr: 19203, otp_owner: design, value: 0, bw: 1, desc: 'option for phase clock enable, 0: phase clocks enabled in matching PWM state. 1: enables all PWM135 phase clock when in any PWM state.', htmldesc: 'option for phase clock enable,<br>0: phase clocks enabled in matching PWM state.<br>1: enables all PWM135 phase clock when in any PWM state.', idx: 3584, offset: 7, otp_b0: 0, otp_a0: 336, otpreg_add: 1618, otpreg_ofs: 0}
OTP_BUCK11_CFG_SAFEGUARD_TURN_OFF_1618: {name: CFG_SAFEGUARD_TURN_OFF, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_1, reg_addr: 19203, otp_owner: design, value: 1, bw: 1, desc: '0 - Avus compatibility mode 1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', htmldesc: '0 - Avus compatibility mode<br>1 - safeguard against PWM spike upon turn-off in forced dcm, strengthen dn comps mask in force_dcm, strengthen dvc135 clkreq reset', idx: 3585, offset: 8, otp_b0: 0, otp_a0: 336, otpreg_add: 1618, otpreg_ofs: 1}
OTP_BUCK11_CFG_EN_FILTER_1618: {name: CFG_EN_FILTER, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_1, reg_addr: 19203, otp_owner: design, value: 0, bw: 1, desc: Enable async up glitch filter, htmldesc: Enable async up glitch filter, idx: 3586, offset: 9, otp_b0: 0, otp_a0: 336, otpreg_add: 1618, otpreg_ofs: 2}
OTP_BUCK11_CFG_FORCE_CLK_GATE_1618: {name: CFG_FORCE_CLK_GATE, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_1, reg_addr: 19203, otp_owner: design, value: 0, bw: 3, desc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., htmldesc: Option to keep the clock of the digital control of the buck on whenever the buck is enabled. (Safety bit)., idx: 3587, offset: 10, otp_b0: 0, otp_a0: 336, otpreg_add: 1618, otpreg_ofs: 3}
OTP_BUCK11_CFG_OV_DISCHARGE_MODE_1618: {name: CFG_OV_DISCHARGE_MODE, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_1, reg_addr: 19203, otp_owner: design, value: 0, bw: 2, desc: 'Enable discharge on OV condition.  0-no discharge,  1-passive discharge, 2-passive discharge only in pfm, 3-active discharge', htmldesc: 'Enable discharge on OV condition. <br>0-no discharge, <br>1-passive discharge,<br>2-passive discharge only in pfm,<br>3-active discharge', idx: 3588, offset: 13, otp_b0: 0, otp_a0: 336, otpreg_add: 1618, otpreg_ofs: 6}
OTP_BUCK11_CFG_PULLDN_DIS_1619: {name: CFG_PULLDN_DIS, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_2, reg_addr: 19204, otp_owner: system, value: 15, bw: 4, desc: 'Disable the pulldown when the buck is disabled. Bit0: valid in AWAKE Bit1: valid in SLEEP_DDR Bit2: valid in SLEEP_S2R Bit3: valid in OFF and during startup of the device (all other states)', htmldesc: 'Disable the pulldown when the buck is disabled.<br>Bit0: valid in AWAKE<br>Bit1: valid in SLEEP_DDR<br>Bit2: valid in SLEEP_S2R<br>Bit3: valid in OFF and during startup of the device (all other states)', idx: 3589, offset: 15, otp_b0: 0,
  otp_a0: 336, otpreg_add: 1619, otpreg_ofs: 0}
OTP_BUCK11_CFG_BLANK_OV_EVT_DIS_1619: {name: CFG_BLANK_OV_EVT_DIS, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_2, reg_addr: 19204, otp_owner: design, value: 0, bw: 1, desc: disable blanking the OV event during startup/dvc, htmldesc: disable blanking the OV event during startup/dvc, idx: 3590, offset: 19, otp_b0: 0, otp_a0: 336, otpreg_add: 1619, otpreg_ofs: 4}
OTP_BUCK11_CFG_BLANK_UV_EVT_DIS_1619: {name: CFG_BLANK_UV_EVT_DIS, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_2, reg_addr: 19204, otp_owner: design, value: 0, bw: 1, desc: disable blanking the UV event during startup/dvc, htmldesc: disable blanking the UV event during startup/dvc, idx: 3591, offset: 20, otp_b0: 0, otp_a0: 336, otpreg_add: 1619, otpreg_ofs: 5}
OTP_BUCK11_CFG_BLANK_EVT_DLY_1619: {name: CFG_BLANK_EVT_DLY, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_2, reg_addr: 19204, otp_owner: design, value: 0, bw: 1, desc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', htmldesc: 'Additional blanking time of OV/UV events after startup/dvc. (0: 0us, 1: 2us)', idx: 3592, offset: 21, otp_b0: 0, otp_a0: 336, otpreg_add: 1619, otpreg_ofs: 6}
OTP_BUCK11_CFG_THROTTLE_COMP_ON_1619: {name: CFG_THROTTLE_COMP_ON, inst_name: BUCK11, reg_name: BUCK11_DIG_CNTRL_2, reg_addr: 19204, otp_owner: design, value: 0, bw: 1, desc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits. 0 - This feature is not active 1 - This feature is active', htmldesc: 'Keep the vdroop comparators enabled as long as the buck is enabled and in PWM. For this bit to work, the vdroop comparators have to be enabled with their enable bits.<br>0 - This feature is
    not active<br>1 - This feature is active', idx: 3593, offset: 22, otp_b0: 0, otp_a0: 336, otpreg_add: 1619, otpreg_ofs: 7}
OTP_BUCK11_CFG_DVC_WAIT_TIME_1620: {name: CFG_DVC_WAIT_TIME, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_0, reg_addr: 19205, otp_owner: design, value: 1, bw: 3, desc: 'Time to wait after DVC command before start vid ramping,  tdvc_wait = (cfg_dvc_wait_time*250)ns', htmldesc: 'Time to wait after DVC command before start vid ramping,<br> tdvc_wait = (cfg_dvc_wait_time*250)ns', idx: 3594, offset: 23, otp_b0: 0, otp_a0: 336, otpreg_add: 1620, otpreg_ofs: 0}
OTP_BUCK11_CFG_USE_SERVOCOMP_FOR_OV_1620: {name: CFG_USE_SERVOCOMP_FOR_OV, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_0, reg_addr: 19205, otp_owner: design, value: 0, bw: 1, desc: Unused. Always write 0., htmldesc: Unused. Always write 0., idx: 3595, offset: 26, otp_b0: 0, otp_a0: 336, otpreg_add: 1620, otpreg_ofs: 3}
OTP_BUCK11_CFG_DVC_DONE_CONDITION_1620: {name: CFG_DVC_DONE_CONDITION, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_0, reg_addr: 19205, otp_owner: design, value: 0, bw: 2, desc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module: 0: wait for dummy step only for group DVC (original condition)   1: same as 0, but ignore dvc_state_ok_i   2: wait for dummy step in both ind and group DVC    3: same as 2, but ignore dvc_state_ok_i', htmldesc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module:<br>0: wait for dummy step only
    for group DVC (original condition)  <br>1: same as 0, but ignore dvc_state_ok_i  <br>2: wait for dummy step in both ind and group DVC   <br>3: same as 2, but ignore dvc_state_ok_i', idx: 3596, offset: 27, otp_b0: 0, otp_a0: 336, otpreg_add: 1620, otpreg_ofs: 4}
OTP_BUCK11_CFG_DYN_PWM5_1620: {name: CFG_DYN_PWM5, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_0, reg_addr: 19205, otp_owner: design, value: 0, bw: 2, desc: ' Dynamically disable PWM5 state if vsel is in lower quarter , 00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage, 01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,
    10 ---Unused (do not write this code) , 11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', htmldesc: ' Dynamically disable PWM5 state if vsel is in lower quarter ,<br>00 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) regardless of the DAC voltage,<br>01 --- Ramp can be executed in PWM5 (if PWM5 not disabled) regardless of the DAC
    voltage. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter,<br>10 ---Unused (do not write this code) ,<br>11 ---Ramp can be executed in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter. The Buck is allowed to stay in PWM5 (if PWM5 not disabled) only if the DAC value is not in the lower quarter', idx: 3597, offset: 29, otp_b0: 0, otp_a0: 336, otpreg_add: 1620, otpreg_ofs: 6}
OTP_BUCK11_CFG_OPEN_DVC_UP_1621: {name: CFG_OPEN_DVC_UP, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_1, reg_addr: 19206, otp_owner: system, value: 0, bw: 2, desc: 'Option to specify how buck moves between states during dvc ramp up: 00 - discharge enabled (Imola compatible mode) -        The buck will move automatically to PWM(MAX) during DVC up / startup DVC up, 01 - discharge disabled (Imola compatible mode) -        The buck will not move automatically to PWM(MAX) during DVC up / startup DVC up unless        required due to panic / PFM comparator triggering.        (note CFG_OV_DISCH may
    still cause passive/active discharge and must be set accordingly) 10 - discharge enabled during normal DVC up / but disabled during startup DVC up.        OV automatically forced 0 during startup DVC up. 11 - unused (do not write this code)', htmldesc: 'Option to specify how buck moves between states during dvc ramp up:<br>00 - discharge enabled (Imola compatible mode) -<br>       The buck will move automatically to PWM(MAX) during DVC up / startup DVC up,<br>01 - discharge disabled (Imola compatible mode) -<br>       The buck will not move automatically to PWM(MAX) during DVC up / startup DVC
    up unless<br>       required due to panic / PFM comparator triggering.<br>       (note CFG_OV_DISCH may still cause passive/active discharge and must be set accordingly)<br>10 - discharge enabled during normal DVC up / but disabled during startup DVC up.<br>       OV automatically forced 0 during startup DVC up.<br>11 - unused (do not write this code)', idx: 3598, offset: 31, otp_b0: 0, otp_a0: 336, otpreg_add: 1621, otpreg_ofs: 0}
OTP_BUCK11_CFG_DVC_DONE_DLY_1621: {name: CFG_DVC_DONE_DLY, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_1, reg_addr: 19206, otp_owner: design, value: 0, bw: 2, desc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', htmldesc: 'Add delay before returning dvc_done. (0 - 0us, 1 - 0.5us, 2 - 1us, 3 - 2us)', idx: 3599, offset: 1, otp_b0: 0, otp_a0: 337, otpreg_add: 1621, otpreg_ofs: 2}
OTP_BUCK11_CFG_SLEWDIS_1621: {name: CFG_SLEWDIS, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_1, reg_addr: 19206, otp_owner: system, value: 0, bw: 4, desc: 'Disable buck by slewing down the VID to the lowest vsel , 0    ----  No slew disable , 1    ----  Disable with slewrate 1.5625mV/us  , 2    ----  Disable with slewrate 3.125mV/us  , 3    ----  Disable with slewrate 4.6875mv/us, 4    ----  Disable with slewrate 6.25mV/us  , 5    ----  Disable with slewrate 12.5mV/us  , 6    ----  Disable with slewrate 25mV/us  , 7    ----  Disable with slewrate 50mV/us  , 8-15 ----  Disable with slewrate
    0.781mV/us', htmldesc: 'Disable buck by slewing down the VID to the lowest vsel ,<br>0    ----  No slew disable ,<br>1    ----  Disable with slewrate 1.5625mV/us  ,<br>2    ----  Disable with slewrate 3.125mV/us  ,<br>3    ----  Disable with slewrate 4.6875mv/us,<br>4    ----  Disable with slewrate 6.25mV/us  ,<br>5    ----  Disable with slewrate 12.5mV/us  ,<br>6    ----  Disable with slewrate 25mV/us  ,<br>7    ----  Disable with slewrate 50mV/us  ,<br>8-15 ----  Disable with slewrate 0.781mV/us ', idx: 3600, offset: 3, otp_b0: 0, otp_a0: 337, otpreg_add: 1621, otpreg_ofs: 4}
OTP_BUCK11_CFG_NO_DISCHARGE_SINGLE_DVC_1622: {name: CFG_NO_DISCHARGE_SINGLE_DVC, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_2, reg_addr: 19207, otp_owner: system, value: 0, bw: 2, desc: Define buck state for non-group DVC down commands 0 - PWM2 1 - unused (do not write this code) 2 - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings 3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, htmldesc: Define buck state for non-group DVC down commands<br>0 - PWM2<br>1 - unused (do not write this
    code)<br>2 - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 3601, offset: 7, otp_b0: 0, otp_a0: 337, otpreg_add: 1622, otpreg_ofs: 0}
OTP_BUCK11_CFG_NO_DISCHARGE_GROUP_DVC_1622: {name: CFG_NO_DISCHARGE_GROUP_DVC, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_2, reg_addr: 19207, otp_owner: system, value: 0, bw: 2, desc: Define buck state for group DVC down commands 0 - PWM2 1 - Unused (do not write this code) 2 - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings 3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, htmldesc: Define buck state for group DVC down commands<br>0 - PWM2<br>1 - Unused (do not write this code)<br>2
    - at least PWM1. Buck can move freely between PWM1/PWM2 according to load current sink / other settings<br>3 - buck can move freely between PFM and all PWM states according to load current sink / other settings, idx: 3602, offset: 9, otp_b0: 0, otp_a0: 337, otpreg_add: 1622, otpreg_ofs: 2}
OTP_BUCK11_CFG_DIS_DVC_DN_PH_SHED_1622: {name: CFG_DIS_DVC_DN_PH_SHED, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_2, reg_addr: 19207, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during DVC no_discharge (ramp dn). 1 - disable ph shed during DVC ramp for no_discharge (ramp dn), htmldesc: 0 - ph shed possible during DVC no_discharge (ramp dn).<br>1 - disable ph shed during DVC ramp for no_discharge (ramp dn), idx: 3603, offset: 11, otp_b0: 0, otp_a0: 337, otpreg_add: 1622, otpreg_ofs: 4}
OTP_BUCK11_CFG_DIS_DVC_UP_PH_SHED_1622: {name: CFG_DIS_DVC_UP_PH_SHED, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_2, reg_addr: 19207, otp_owner: design, value: 0, bw: 1, desc: 0 - ph shed possible during open_dvc (ramp up) 1 - disable ph shed during DVC ramp for open_dvc (ramp up), htmldesc: 0 - ph shed possible during open_dvc (ramp up)<br>1 - disable ph shed during DVC ramp for open_dvc (ramp up), idx: 3604, offset: 12, otp_b0: 0, otp_a0: 337, otpreg_add: 1622, otpreg_ofs: 5}
OTP_BUCK11_CFG_PFM_DVCDN_OV_MODE_1622: {name: CFG_PFM_DVCDN_OV_MODE, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_2, reg_addr: 19207, otp_owner: design, value: 0, bw: 1, desc: '0 - same action as in normal OV selected by cfg_ov_disch_mode 1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings.This also automatically enables OV usage in PWM1/2 during the DVC down ramp if cfg_pwm1_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode are restored, and the usage
    of OV for cfg_pwm1_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', htmldesc: '0 - same action as in normal OV selected by cfg_ov_disch_mode<br>1 - go to PWM1 (minimum PWM state) on OV condition during DVC down regardless of cfg_ov_disch_mode settings.This also automatically enables OV usage in PWM1/2 during the DVC down ramp if cfg_pwm1_ov_mode is configured to respond to OV events. Note that as soon as the ramp is done the normal settings selected by cfg_ov_disch_mode
    are restored, and the usage of OV for cfg_pwm1_ov_mode may thus be automatically revoked. In such a case passive discharge may kick in, if selected by  cfg_ov_disch_mode = 1 for example, even if the buck is in a PWM state', idx: 3605, offset: 13, otp_b0: 0, otp_a0: 337, otpreg_add: 1622, otpreg_ofs: 6}
OTP_BUCK11_CFG_NO_SHED_PFM_DVC_FIX_1622: {name: CFG_NO_SHED_PFM_DVC_FIX, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_2, reg_addr: 19207, otp_owner: system, value: 0, bw: 1, desc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command: 0 - Don\t prevent going to PFM  1 - Prevent going to PFM when phase shedding blocked during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', htmldesc: 'prevent LP phase moving to PFM when phase shedding is blocked during DVC command:<br>0 - Don\t prevent going to PFM <br>1 - Prevent going to PFM when phase shedding
    blocked during DVC command via cfg_dis_dvc_up_ph_shed or cfg_dis_dvc_dn_ph_shed', idx: 3606, offset: 14, otp_b0: 0, otp_a0: 337, otpreg_add: 1622, otpreg_ofs: 7}
OTP_BUCK11_CFG_DVC_FAST_STARTUP_SR_UP_1623: {name: CFG_DVC_FAST_STARTUP_SR_UP, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_3, reg_addr: 19208, otp_owner: design, value: 0, bw: 4, desc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC up slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 3607, offset: 15, otp_b0: 0, otp_a0: 337,
  otpreg_add: 1623, otpreg_ofs: 0}
OTP_BUCK11_CFG_DVC_FAST_STARTUP_SR_DN_1623: {name: CFG_DVC_FAST_STARTUP_SR_DN, inst_name: BUCK11, reg_name: BUCK11_DIG_DVC_CNTRL_3, reg_addr: 19208, otp_owner: design, value: 0, bw: 4, desc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", htmldesc: "DVC down slew rate during fast startup, (0) 0.781mV/us, (1) 1.5625mV/us, (2) 3.125mV/us, (3) 4.6875mV/us, (4) 6.25mV/us, (5) 12.5mV/us, (6) 25mV/us, (7) 50mV/us, (8-15)\_0.781mV/us", idx: 3608, offset: 19, otp_b0: 0,
  otp_a0: 337, otpreg_add: 1623, otpreg_ofs: 4}
OTP_BUCK11_CFG_STARTUP_IREF_TIMER_1624: {name: CFG_STARTUP_IREF_TIMER, inst_name: BUCK11, reg_name: BUCK11_DIG_STARTUP_CNTRL_0, reg_addr: 19209, otp_owner: design, value: 8, bw: 5, desc: 'Timer for bias startup, tstart_bias =(8+ cfg_startup_iref_timer  *4)us', htmldesc: 'Timer for bias startup,<br>tstart_bias =(8+ cfg_startup_iref_timer  *4)us ', idx: 3609, offset: 23, otp_b0: 0, otp_a0: 337, otpreg_add: 1624, otpreg_ofs: 0}
OTP_BUCK11_CFG_FAST_STARTUP_MODE_1624: {name: CFG_FAST_STARTUP_MODE, inst_name: BUCK11, reg_name: BUCK11_DIG_STARTUP_CNTRL_0, reg_addr: 19209, otp_owner: design, value: 1, bw: 2, desc: 'Select startup mode: 0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used. 1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used. 2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used. 3 - unused (do not write
    this code)', htmldesc: 'Select startup mode:<br>0 - Soft startup: current limit controlled ramp directly to VSEL target. A low startup current limit option is used.<br>1 - Fast direct PWM startup: current limit controlled ramp directly to VSEL target. A high startup current limit option is used.<br>2 - Fast PFM startup: current limit controlled ramp in PFM directly to VSEL target. A high startup current limit option is used.<br>3 - unused (do not write this code)', idx: 3610, offset: 28, otp_b0: 0, otp_a0: 337, otpreg_add: 1624, otpreg_ofs: 5}
OTP_BUCK11_CFG_STARTUP_TIMER_1625: {name: CFG_STARTUP_TIMER, inst_name: BUCK11, reg_name: BUCK11_DIG_STARTUP_CNTRL_1, reg_addr: 19210, otp_owner: system, value: 20, bw: 6, desc: 'Maximum time for the open loop startup to complete ,  tstart_max = (100+cfg_startup_timer*20)us', htmldesc: 'Maximum time for the open loop startup to complete ,<br> tstart_max = (100+cfg_startup_timer*20)us ', idx: 3611, offset: 30, otp_b0: 0, otp_a0: 337, otpreg_add: 1625, otpreg_ofs: 0}
OTP_BUCK11_CFG_DIG_SPARE_1625: {name: CFG_DIG_SPARE, inst_name: BUCK11, reg_name: BUCK11_DIG_STARTUP_CNTRL_1, reg_addr: 19210, otp_owner: design, value: 0, bw: 2, desc: Spare config bits, htmldesc: Spare config bits, idx: 3612, offset: 4, otp_b0: 0, otp_a0: 338, otpreg_add: 1625, otpreg_ofs: 6}
OTP_BUCK11_CFG_PWM2PFM_CMP_LIM_1626: {name: CFG_PWM2PFM_CMP_LIM, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_0, reg_addr: 19211, otp_owner: design, value: 4, bw: 4, desc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM , = (2+cfg_PWM2PFM_cmp_lim)', htmldesc: 'Number of consecutive zero-crossing during PWM1 in-order to transition to PFM ,<br>= (2+cfg_PWM2PFM_cmp_lim)', idx: 3613, offset: 6, otp_b0: 0, otp_a0: 338, otpreg_add: 1626, otpreg_ofs: 0}
OTP_BUCK11_CFG_PFM2PWM_CMP_LIM_1626: {name: CFG_PFM2PWM_CMP_LIM, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_0, reg_addr: 19211, otp_owner: design, value: 2, bw: 4, desc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM , Notes: 1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise: 2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not
    be evaluated at all, as this is an illegal configuration.', htmldesc: 'Number of pulses in a PFM burst at which to check PFM comparator in order to transition to PWM ,<br>Notes:<br>1. if cfg_PFM_pulse_cnt is 0 (including the modulation via the FMOD block) this value is ignored, and the comparator is evaluated after the first pulse. Otherwise:<br>2. if it holds a number that is bigger than the number of pulses in a PFM burst (controlled by cfg_PFM_pulse_cnt and the FMOD block) the comparator will not be evaluated at all, as this is an illegal configuration.', idx: 3614, offset: 10, otp_b0: 0,
  otp_a0: 338, otpreg_add: 1626, otpreg_ofs: 4}
OTP_BUCK11_CFG_PFM_IPEAK_1627: {name: CFG_PFM_IPEAK, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_1, reg_addr: 19212, otp_owner: design, value: 4, bw: 4, desc: 'PFM peak current setting,  Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA', htmldesc: 'PFM peak current setting,<br> Ilpeak = 300mA  + ( cfg_PFM_ipeak)*100mA ', idx: 3615, offset: 14, otp_b0: 0, otp_a0: 338, otpreg_add: 1627, otpreg_ofs: 0}
OTP_BUCK11_CFG_LOW_POWER_MODE_1627: {name: CFG_LOW_POWER_MODE, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_1, reg_addr: 19212, otp_owner: design, value: 1, bw: 1, desc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), htmldesc: Allow disabling clock request if Buck is in PFM state. (Clock wake up system is used in this case), idx: 3616, offset: 18, otp_b0: 0, otp_a0: 338, otpreg_add: 1627, otpreg_ofs: 4}
OTP_BUCK11_CFG_LOW_LATENCY_MODE_1627: {name: CFG_LOW_LATENCY_MODE, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_1, reg_addr: 19212, otp_owner: design, value: 0, bw: 1, desc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', htmldesc: 'Option to keep the PFM synchronizers clocked in PFM, this reduces followup latency but increases power consumption', idx: 3617, offset: 19, otp_b0: 0, otp_a0: 338, otpreg_add: 1627, otpreg_ofs: 5}
OTP_BUCK11_CFG_PFM2PWM_FILTER_1627: {name: CFG_PFM2PWM_FILTER, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_1, reg_addr: 19212, otp_owner: design, value: 1, bw: 1, desc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, htmldesc: Set to 1 to wait one complete PFM pulse train before evaluating transition to PWM again, idx: 3618, offset: 20, otp_b0: 0, otp_a0: 338, otpreg_add: 1627, otpreg_ofs: 7}
OTP_BUCK11_CFG_PFM_PULSE_CNT_1628: {name: CFG_PFM_PULSE_CNT, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_2, reg_addr: 19213, otp_owner: design, value: 2, bw: 4, desc: 'Number of pulses in a PFM burst , Number of pulses =  (cfg_PFM_pulse_cnt+1)', htmldesc: 'Number of pulses in a PFM burst ,<br>Number of pulses =  (cfg_PFM_pulse_cnt+1)', idx: 3619, offset: 21, otp_b0: 0, otp_a0: 338, otpreg_add: 1628, otpreg_ofs: 0}
OTP_BUCK11_CFG_FORCE_PWM_CNT_RES_1628: {name: CFG_FORCE_PWM_CNT_RES, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_2, reg_addr: 19213, otp_owner: design, value: 1, bw: 1, desc: Option to force PWM ZD count to zero whenever any of the HP phases are on, htmldesc: Option to force PWM ZD count to zero whenever any of the HP phases are on, idx: 3620, offset: 25, otp_b0: 0, otp_a0: 338, otpreg_add: 1628, otpreg_ofs: 7}
OTP_BUCK11_CFG_2PFM_1629: {name: CFG_2PFM, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_3, reg_addr: 19214, otp_owner: design, value: 0, bw: 2, desc: '0 - go to PFM due to zxc count comparator request,  1 - go to PFM due to vdn comparator request, 2 - go to PFM if ANY of the 2 comparators requests, 3 - go to PFM only if BOTH comparators request.', htmldesc: '0 - go to PFM due to zxc count comparator request, <br>1 - go to PFM due to vdn comparator request,<br>2 - go to PFM if ANY of the 2 comparators requests,<br>3 - go to PFM only if BOTH comparators request.', idx: 3621, offset: 26, otp_b0: 0,
  otp_a0: 338, otpreg_add: 1629, otpreg_ofs: 0}
OTP_BUCK11_CFG_PH_DN_TIMER_1629: {name: CFG_PH_DN_TIMER, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_3, reg_addr: 19214, otp_owner: design, value: 12, bw: 5, desc: 'Timer to shed phases, = (1.25 + cfg_ph_dn_timer) * 250ns', htmldesc: 'Timer to shed phases,<br>= (1.25 + cfg_ph_dn_timer) * 250ns', idx: 3622, offset: 28, otp_b0: 0, otp_a0: 338, otpreg_add: 1629, otpreg_ofs: 3}
OTP_BUCK11_CFG_BLANK_VUP0_SET_1630: {name: CFG_BLANK_VUP0_SET, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_4, reg_addr: 19215, otp_owner: design, value: 12, bw: 4, desc: 'blanking time for vup0 after PWM1 transition,  (cfg_blank_vup0_set+1)*125ns', htmldesc: 'blanking time for vup0 after PWM1 transition,<br> (cfg_blank_vup0_set+1)*125ns', idx: 3623, offset: 1, otp_b0: 0, otp_a0: 339, otpreg_add: 1630, otpreg_ofs: 0}
OTP_BUCK11_CFG_COMP_STBY_1630: {name: CFG_COMP_STBY, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_4, reg_addr: 19215, otp_owner: design, value: 3, bw: 3, desc: 'Time for up/dn DACs to settle,  = (625ns + cfg_comp_stby*125ns)', htmldesc: 'Time for up/dn DACs to settle,<br> = (625ns + cfg_comp_stby*125ns)', idx: 3624, offset: 5, otp_b0: 0, otp_a0: 339, otpreg_add: 1630, otpreg_ofs: 5}
OTP_BUCK11_CFG_PANIC_IN_PFM_1631: {name: CFG_PANIC_IN_PFM, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_5, reg_addr: 19216, otp_owner: design, value: 0, bw: 3, desc: '00x - panic from PFM to PWM5. If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) , 010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 011 - panic from PFM to PWM3, 10x - panic from PFM to PWM1 (test configuration), 11x - ignore panic in PFM (test configuration)', htmldesc: '00x - panic from PFM
    to PWM5. If cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default) ,<br>010 - panic from PFM to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>011 - panic from PFM to PWM3,<br>10x - panic from PFM to PWM1 (test configuration),<br>11x - ignore panic in PFM (test configuration)', idx: 3625, offset: 8, otp_b0: 0, otp_a0: 339, otpreg_add: 1631, otpreg_ofs: 0}
OTP_BUCK11_CFG_PANIC_IN_PWM1_1631: {name: CFG_PANIC_IN_PWM1, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_5, reg_addr: 19216, otp_owner: design, value: 0, bw: 2, desc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead (default), 01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead, 10 - panic from PWM1 to PWM3, 11 - ignore panic in PWM1 (test configuration)', htmldesc: '00 - panic from PWM1 to PWM5. if cfg_dyn_PWM5 is set and low voltage condition
    is detected will go to PWM3 instead (default),<br>01 - panic from PWM1 to PWM5 through PWM3 (for 62ns). if cfg_dyn_PWM5 is set and low voltage condition is detected will go to PWM3 instead,<br>10 - panic from PWM1 to PWM3,<br>11 - ignore panic in PWM1 (test configuration)', idx: 3626, offset: 11, otp_b0: 0, otp_a0: 339, otpreg_add: 1631, otpreg_ofs: 3}
OTP_BUCK11_CFG_LP_PWM_MODE_1631: {name: CFG_LP_PWM_MODE, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_5, reg_addr: 19216, otp_owner: design, value: 1, bw: 2, desc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3 1 - if the LP PWM comparator is triggered in PFM we move to PWM1 1x- Disable PFM to PWM transition due to LP PWM comparator, htmldesc: 0 - if the LP PWM comparator is triggered in PFM we move to PWM3<br>1 - if the LP PWM comparator is triggered in PFM we move to PWM1<br>1x- Disable PFM to PWM transition due to LP PWM comparator, idx: 3627, offset: 13, otp_b0: 0, otp_a0: 339,
  otpreg_add: 1631, otpreg_ofs: 6}
OTP_BUCK11_CFG_DISABLE_PH_ADD_1632: {name: CFG_DISABLE_PH_ADD, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_6, reg_addr: 19217, otp_owner: design, value: 0, bw: 2, desc: 'Disable phase adding feature, 00 -- Allow phase adding , 01 -- Disable phase adding due to up0 , 10 -- Disable phase adding due to up1 , 11 -- Disable all phase adding', htmldesc: 'Disable phase adding feature,<br>00 -- Allow phase adding ,<br>01 -- Disable phase adding due to up0 ,<br>10 -- Disable phase adding due to up1 ,<br>11 -- Disable all phase adding', idx: 3628, offset: 15, otp_b0: 0, otp_a0: 339, otpreg_add: 1632,
  otpreg_ofs: 0}
OTP_BUCK11_CFG_DISABLE_PH_SHED_1632: {name: CFG_DISABLE_PH_SHED, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_6, reg_addr: 19217, otp_owner: design, value: 0, bw: 1, desc: Disable phase shedding feature, htmldesc: Disable phase shedding feature, idx: 3629, offset: 17, otp_b0: 0, otp_a0: 339, otpreg_add: 1632, otpreg_ofs: 2}
OTP_BUCK11_CFG_DISABLE_MODE_PFM_1632: {name: CFG_DISABLE_MODE_PFM, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_6, reg_addr: 19217, otp_owner: design, value: 0, bw: 1, desc: Disable PFM mode, htmldesc: Disable PFM mode, idx: 3630, offset: 18, otp_b0: 0, otp_a0: 339, otpreg_add: 1632, otpreg_ofs: 3}
OTP_BUCK11_CFG_DISABLE_MODE_PWM1_1632: {name: CFG_DISABLE_MODE_PWM1, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_6, reg_addr: 19217, otp_owner: design, value: 0, bw: 1, desc: Disable PWM1 mode, htmldesc: Disable PWM1 mode, idx: 3631, offset: 19, otp_b0: 0, otp_a0: 339, otpreg_add: 1632, otpreg_ofs: 4}
OTP_BUCK11_CFG_DISABLE_MODE_PWM3_1632: {name: CFG_DISABLE_MODE_PWM3, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_6, reg_addr: 19217, otp_owner: design, value: 0, bw: 1, desc: Disable PWM3 mode, htmldesc: Disable PWM3 mode, idx: 3632, offset: 20, otp_b0: 0, otp_a0: 339, otpreg_add: 1632, otpreg_ofs: 5}
OTP_BUCK11_CFG_DISABLE_MODE_PWM5_1632: {name: CFG_DISABLE_MODE_PWM5, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_6, reg_addr: 19217, otp_owner: design, value: 0, bw: 1, desc: Disable PWM5 mode, htmldesc: Disable PWM5 mode, idx: 3633, offset: 21, otp_b0: 0, otp_a0: 339, otpreg_add: 1632, otpreg_ofs: 6}
OTP_BUCK11_CFG_EN_RST_FILTER_1633: {name: CFG_EN_RST_FILTER, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_7, reg_addr: 19218, otp_owner: design, value: 0, bw: 1, desc: enable glitch filter on reset signals, htmldesc: enable glitch filter on reset signals, idx: 3634, offset: 22, otp_b0: 0, otp_a0: 339, otpreg_add: 1633, otpreg_ofs: 0}
OTP_BUCK11_CFG_FORCE_CCM_MODE_1633: {name: CFG_FORCE_CCM_MODE, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_7, reg_addr: 19218, otp_owner: design, value: 0, bw: 1, desc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', htmldesc: 'option for the force_ccm_i input action: move into the lowest(0) or highest(1) PWM state', idx: 3635, offset: 23, otp_b0: 0, otp_a0: 339, otpreg_add: 1633, otpreg_ofs: 1}
OTP_BUCK11_CFG_FORCE_CCM_TRIG_1633: {name: CFG_FORCE_CCM_TRIG, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_7, reg_addr: 19218, otp_owner: design, value: 0, bw: 1, desc: trigger the same action as if the force_ccm_i input was asserted, htmldesc: trigger the same action as if the force_ccm_i input was asserted, idx: 3636, offset: 24, otp_b0: 0, otp_a0: 339, otpreg_add: 1633, otpreg_ofs: 2}
OTP_BUCK11_CFG_ZXC_FREE_RUN_1633: {name: CFG_ZXC_FREE_RUN, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_7, reg_addr: 19218, otp_owner: design, value: 0, bw: 1, desc: '0: result update at the end of each window. 1 - result update on the go.', htmldesc: '0: result update at the end of each window. 1 - result update on the go.', idx: 3637, offset: 25, otp_b0: 0, otp_a0: 339, otpreg_add: 1633, otpreg_ofs: 3}
OTP_BUCK11_CFG_PWM3_DN_1633: {name: CFG_PWM3_DN, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_7, reg_addr: 19218, otp_owner: design, value: 3, bw: 2, desc: '0 - go down due to vdn comparator request, 1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck. 2 - go down due to zxc count or vdn comparators requests, 3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', htmldesc: '0 - go down
    due to vdn comparator request,<br>1 - go down due to zxc count comparator request. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.<br>2 - go down due to zxc count or vdn comparators requests,<br>3 - go down when both zxc count and vdn comparators requests. Important: This option is only allowed to be used if cfg_safeguard_turn_off is set to 1 in this buck.', idx: 3638, offset: 26, otp_b0: 0, otp_a0: 339, otpreg_add: 1633, otpreg_ofs: 4}
OTP_BUCK11_CFG_PWM5_DN_1633: {name: CFG_PWM5_DN, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_7, reg_addr: 19218, otp_owner: design, value: 0, bw: 2, desc: Unused. Always write 0., htmldesc: Unused. Always write 0., idx: 3639, offset: 28, otp_b0: 0, otp_a0: 339, otpreg_add: 1633, otpreg_ofs: 6}
OTP_BUCK11_CFG_PH_ZXC_LIM_1634: {name: CFG_PH_ZXC_LIM, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_8, reg_addr: 19219, otp_owner: design, value: 16, bw: 6, desc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., htmldesc: Window size is 8us in 2ph bucks and 4us in 3ph/5ph bucks. The circuit looks for at least cfg_ph_zxc_lim zero crossings in a window in order to request a a down transition. The windows are running back to back., idx: 3640,
  offset: 30, otp_b0: 0, otp_a0: 339, otpreg_add: 1634, otpreg_ofs: 0}
OTP_BUCK11_CFG_PWM_STARTUP_1634: {name: CFG_PWM_STARTUP, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_8, reg_addr: 19219, otp_owner: design, value: 0, bw: 2, desc: Select PWM fast startup state. 0 - PWM1 1 - PWM3 2 - Unused. (do not write this code) 3 - Unused. (do not write this code), htmldesc: Select PWM fast startup state.<br>0 - PWM1<br>1 - PWM3<br>2 - Unused. (do not write this code)<br>3 - Unused. (do not write this code), idx: 3641, offset: 4, otp_b0: 0, otp_a0: 340, otpreg_add: 1634, otpreg_ofs: 6}
OTP_BUCK11_CFG_PWM1_OV_MODE_1635: {name: CFG_PWM1_OV_MODE, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_11, reg_addr: 19222, otp_owner: system, value: 0, bw: 3, desc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher PWM state if the panic comparator or an up comparator triggers 1 .. 7 move to higher PWM state after 1..7us (comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', htmldesc: '0: Ignore OV event in PWM1 and stay in PWM1. The converter will still transition to a higher
    PWM state if the panic comparator or an up comparator triggers<br>1 .. 7 move to higher PWM state after 1..7us (comp must be enabled and either cfg_ov_disch_mode = 11 or cfg_pfm_dvcdn_ov_mode = 1 should be configured for this to work)', idx: 3642, offset: 6, otp_b0: 0, otp_a0: 340, otpreg_add: 1635, otpreg_ofs: 0}
OTP_BUCK11_CFG_PWM3_OV_MODE_1635: {name: CFG_PWM3_OV_MODE, inst_name: BUCK11, reg_name: BUCK11_DIG_MDSW_CNTRL_11, reg_addr: 19222, otp_owner: design, value: 0, bw: 3, desc: Unused. Always write 0., htmldesc: Unused. Always write 0., idx: 3643, offset: 9, otp_b0: 0, otp_a0: 340, otpreg_add: 1635, otpreg_ofs: 3}
OTP_BUCK11_CFG_LFSR_EN_1636: {name: CFG_LFSR_EN, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_0, reg_addr: 19223, otp_owner: system, value: 0, bw: 1, desc: Enable LFSR, htmldesc: Enable LFSR, idx: 3644, offset: 12, otp_b0: 0, otp_a0: 340, otpreg_add: 1636, otpreg_ofs: 0}
OTP_BUCK11_CFG_FREQ_AVOID_EN_1636: {name: CFG_FREQ_AVOID_EN, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_0, reg_addr: 19223, otp_owner: system, value: 0, bw: 1, desc: Enable frequency avoidance, htmldesc: Enable frequency avoidance, idx: 3645, offset: 13, otp_b0: 0, otp_a0: 340, otpreg_add: 1636, otpreg_ofs: 1}
OTP_BUCK11_FREQ_LFSR_IP_EN_1636: {name: FREQ_LFSR_IP_EN, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_0, reg_addr: 19223, otp_owner: system, value: 0, bw: 1, desc: Enable peak current modultaion by lfsr, htmldesc: Enable peak current modultaion by lfsr, idx: 3646, offset: 14, otp_b0: 0, otp_a0: 340, otpreg_add: 1636, otpreg_ofs: 2}
OTP_BUCK11_FREQ_LFSR_NP_EN_1636: {name: FREQ_LFSR_NP_EN, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_0, reg_addr: 19223, otp_owner: system, value: 0, bw: 1, desc: Enable number of pulses modulation by lfsr, htmldesc: Enable number of pulses modulation by lfsr, idx: 3647, offset: 15, otp_b0: 0, otp_a0: 340, otpreg_add: 1636, otpreg_ofs: 3}
OTP_BUCK11_CFG_ADC_PULSE_CNT_EN_1636: {name: CFG_ADC_PULSE_CNT_EN, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_0, reg_addr: 19223, otp_owner: design, value: 1, bw: 1, desc: Enable PFM pulse counting in PFM (which is pollable via the ADC), htmldesc: Enable PFM pulse counting in PFM (which is pollable via the ADC), idx: 3648, offset: 16, otp_b0: 0, otp_a0: 340, otpreg_add: 1636, otpreg_ofs: 7}
OTP_BUCK11_RTC_TIME_WINDOW_CFG_1637: {name: RTC_TIME_WINDOW_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_1, reg_addr: 19224, otp_owner: system, value: 0, bw: 6, desc: RTC Time Window where meassurements are taken, htmldesc: RTC Time Window where meassurements are taken, idx: 3649, offset: 17, otp_b0: 0, otp_a0: 340, otpreg_add: 1637, otpreg_ofs: 0}
OTP_BUCK11_FREQ_IP_REL_MIN_CFG_1638: {name: FREQ_IP_REL_MIN_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_2, reg_addr: 19225, otp_owner: system, value: 7, bw: 3, desc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 3650, offset: 23, otp_b0: 0, otp_a0: 340, otpreg_add: 1638, otpreg_ofs: 0}
OTP_BUCK11_FREQ_IP_REL_MAX_CFG_1638: {name: FREQ_IP_REL_MAX_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_2, reg_addr: 19225, otp_owner: system, value: 7, bw: 3, desc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 3651, offset: 26, otp_b0: 0, otp_a0: 340, otpreg_add: 1638, otpreg_ofs: 3}
OTP_BUCK11_FREQ_NP_REL_MIN_CFG_1638: {name: FREQ_NP_REL_MIN_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_2, reg_addr: 19225, otp_owner: system, value: 3, bw: 2, desc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', htmldesc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00  ... -3:2\b11)', idx: 3652, offset: 29, otp_b0: 0, otp_a0: 340, otpreg_add: 1638, otpreg_ofs: 6}
OTP_BUCK11_FREQ_NP_REL_MAX_CFG_1639: {name: FREQ_NP_REL_MAX_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_3, reg_addr: 19226, otp_owner: system, value: 3, bw: 2, desc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', htmldesc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00  ... +3:2\b11)', idx: 3653, offset: 31, otp_b0: 0, otp_a0: 340, otpreg_add: 1639, otpreg_ofs: 0}
OTP_BUCK11_FREQ_0_IP_REL_CFG_1639: {name: FREQ_0_IP_REL_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_3, reg_addr: 19226, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 0 is hit), htmldesc: Offset of IPeak (if window 0 is hit), idx: 3654, offset: 1, otp_b0: 0, otp_a0: 341, otpreg_add: 1639, otpreg_ofs: 2}
OTP_BUCK11_FREQ_1_IP_REL_CFG_1639: {name: FREQ_1_IP_REL_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_3, reg_addr: 19226, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 1 is hit), htmldesc: Offset of IPeak (if window 1 is hit), idx: 3655, offset: 4, otp_b0: 0, otp_a0: 341, otpreg_add: 1639, otpreg_ofs: 5}
OTP_BUCK11_FREQ_2_IP_REL_CFG_1640: {name: FREQ_2_IP_REL_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_4, reg_addr: 19227, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 2 is hit), htmldesc: Offset of IPeak (if window 2 is hit), idx: 3656, offset: 7, otp_b0: 0, otp_a0: 341, otpreg_add: 1640, otpreg_ofs: 2}
OTP_BUCK11_FREQ_3_IP_REL_CFG_1640: {name: FREQ_3_IP_REL_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_4, reg_addr: 19227, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 3 is hit), htmldesc: Offset of IPeak (if window 3 is hit), idx: 3657, offset: 10, otp_b0: 0, otp_a0: 341, otpreg_add: 1640, otpreg_ofs: 5}
OTP_BUCK11_FREQ_0_NP_REL_CFG_1641: {name: FREQ_0_NP_REL_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_5, reg_addr: 19228, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 0 is hit), htmldesc: Offset of number of pulses (if window 0 is hit), idx: 3658, offset: 13, otp_b0: 0, otp_a0: 341, otpreg_add: 1641, otpreg_ofs: 0}
OTP_BUCK11_FREQ_1_NP_REL_CFG_1641: {name: FREQ_1_NP_REL_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_5, reg_addr: 19228, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 1 is hit), htmldesc: Offset of number of pulses (if window 1 is hit), idx: 3659, offset: 15, otp_b0: 0, otp_a0: 341, otpreg_add: 1641, otpreg_ofs: 2}
OTP_BUCK11_FREQ_2_NP_REL_CFG_1641: {name: FREQ_2_NP_REL_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_5, reg_addr: 19228, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 2 is hit), htmldesc: Offset of number of pulses (if window 2 is hit), idx: 3660, offset: 17, otp_b0: 0, otp_a0: 341, otpreg_add: 1641, otpreg_ofs: 4}
OTP_BUCK11_FREQ_3_NP_REL_CFG_1641: {name: FREQ_3_NP_REL_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_5, reg_addr: 19228, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 3 is hit), htmldesc: Offset of number of pulses (if window 3 is hit), idx: 3661, offset: 19, otp_b0: 0, otp_a0: 341, otpreg_add: 1641, otpreg_ofs: 6}
OTP_BUCK11_FREQ_0_OFFSET_CFG_1642: {name: FREQ_0_OFFSET_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_6, reg_addr: 19229, otp_owner: system, value: 0, bw: 3, desc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3662, offset: 21, otp_b0: 0, otp_a0: 341, otpreg_add: 1642, otpreg_ofs: 0}
OTP_BUCK11_FREQ_1_OFFSET_CFG_1642: {name: FREQ_1_OFFSET_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_6, reg_addr: 19229, otp_owner: system, value: 0, bw: 3, desc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3663, offset: 24, otp_b0: 0, otp_a0: 341, otpreg_add: 1642, otpreg_ofs: 5}
OTP_BUCK11_FREQ_2_OFFSET_CFG_1643: {name: FREQ_2_OFFSET_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_7, reg_addr: 19230, otp_owner: system, value: 0, bw: 3, desc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3664, offset: 27, otp_b0: 0, otp_a0: 341, otpreg_add: 1643, otpreg_ofs: 0}
OTP_BUCK11_FREQ_3_OFFSET_CFG_1643: {name: FREQ_3_OFFSET_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_7, reg_addr: 19230, otp_owner: system, value: 0, bw: 3, desc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 3665, offset: 30, otp_b0: 0, otp_a0: 341, otpreg_add: 1643, otpreg_ofs: 5}
OTP_BUCK11_FREQ_0_MIN_COUNT_CFG_1644: {name: FREQ_0_MIN_COUNT_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_8, reg_addr: 19231, otp_owner: system, value: 0, bw: 8, desc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3666, offset: 1, otp_b0: 0, otp_a0: 342, otpreg_add: 1644, otpreg_ofs: 0}
OTP_BUCK11_FREQ_1_MIN_COUNT_CFG_1645: {name: FREQ_1_MIN_COUNT_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_9, reg_addr: 19232, otp_owner: system, value: 0, bw: 8, desc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3667, offset: 9, otp_b0: 0, otp_a0: 342, otpreg_add: 1645, otpreg_ofs: 0}
OTP_BUCK11_FREQ_2_MIN_COUNT_CFG_1646: {name: FREQ_2_MIN_COUNT_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_10, reg_addr: 19233, otp_owner: system, value: 0, bw: 8, desc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3668, offset: 17, otp_b0: 0, otp_a0: 342, otpreg_add: 1646, otpreg_ofs: 0}
OTP_BUCK11_FREQ_3_MIN_COUNT_CFG_1647: {name: FREQ_3_MIN_COUNT_CFG, inst_name: BUCK11, reg_name: BUCK11_DIG_FA_CNTRL_11, reg_addr: 19234, otp_owner: system, value: 0, bw: 8, desc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 3669, offset: 25, otp_b0: 0, otp_a0: 342, otpreg_add: 1647, otpreg_ofs: 0}
OTP_BUCK11_CFG_SERVO_CLK_1648: {name: CFG_SERVO_CLK, inst_name: BUCK11, reg_name: BUCK11_DIG_SERVO_CNTRL_0, reg_addr: 19235, otp_owner: design, value: 1, bw: 4, desc: 'servo clock frequency,  Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', htmldesc: 'servo clock frequency, <br>Fservo = 8/(6 + (2*cfg_servo_clk)) MHz', idx: 3670, offset: 1, otp_b0: 0, otp_a0: 343, otpreg_add: 1648, otpreg_ofs: 0}
OTP_BUCK11_CFG_SERVO_BLANK_TIME_1648: {name: CFG_SERVO_BLANK_TIME, inst_name: BUCK11, reg_name: BUCK11_DIG_SERVO_CNTRL_0, reg_addr: 19235, otp_owner: design, value: 3, bw: 4, desc: initial blank time for servo loop to react, htmldesc: initial blank time for servo loop to react, idx: 3671, offset: 5, otp_b0: 0, otp_a0: 343, otpreg_add: 1648, otpreg_ofs: 4}
OTP_BUCK11_CFG_SERVO_PRESET_1649: {name: CFG_SERVO_PRESET, inst_name: BUCK11, reg_name: BUCK11_DIG_SERVO_CNTRL_1, reg_addr: 19236, otp_owner: design, value: 0, bw: 8, desc: Preset value for Servo, htmldesc: Preset value for Servo, idx: 3672, offset: 9, otp_b0: 0, otp_a0: 343, otpreg_add: 1649, otpreg_ofs: 0}
OTP_BUCK11_CFG_EN_SERVO_1650: {name: CFG_EN_SERVO, inst_name: BUCK11, reg_name: BUCK11_DIG_SERVO_CNTRL_2, reg_addr: 19237, otp_owner: system, value: 0, bw: 1, desc: Enable Digital servo feature (Buck 0/ 1 Test mode only), htmldesc: Enable Digital servo feature (Buck 0/ 1 Test mode only), idx: 3673, offset: 17, otp_b0: 0, otp_a0: 343, otpreg_add: 1650, otpreg_ofs: 0}
OTP_BUCK11_CFG_DISABLE_SERVO_MSB_1650: {name: CFG_DISABLE_SERVO_MSB, inst_name: BUCK11, reg_name: BUCK11_DIG_SERVO_CNTRL_2, reg_addr: 19237, otp_owner: design, value: 0, bw: 1, desc: Disable msb counting in servo, htmldesc: Disable msb counting in servo, idx: 3674, offset: 18, otp_b0: 0, otp_a0: 343, otpreg_add: 1650, otpreg_ofs: 7}
OTP_BUCK11_CFG_OT_ABS_EN_PWM1_1651: {name: CFG_OT_ABS_EN_PWM1, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_0, reg_addr: 19238, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM1/3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM1/3/5 mode, idx: 3675, offset: 19, otp_b0: 0, otp_a0: 343, otpreg_add: 1651, otpreg_ofs: 0}
OTP_BUCK11_CFG_OT_ABS_EN_PWM3_1651: {name: CFG_OT_ABS_EN_PWM3, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_0, reg_addr: 19238, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM3/5 mode, htmldesc: enable over-temperature shutdown comparator in PWM3/5 mode, idx: 3676, offset: 20, otp_b0: 0, otp_a0: 343, otpreg_add: 1651, otpreg_ofs: 1}
OTP_BUCK11_CFG_OT_ABS_EN_PWM5_1651: {name: CFG_OT_ABS_EN_PWM5, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_0, reg_addr: 19238, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature shutdown comparator in PWM5 mode, htmldesc: enable over-temperature shutdown comparator in PWM5 mode, idx: 3677, offset: 21, otp_b0: 0, otp_a0: 343, otpreg_add: 1651, otpreg_ofs: 2}
OTP_BUCK11_CFG_OT_ABS_EN_1651: {name: CFG_OT_ABS_EN, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_0, reg_addr: 19238, otp_owner: design, value: 0, bw: 1, desc: enable the ot_abs comparator when BUCK is enabled, htmldesc: enable the ot_abs comparator when BUCK is enabled, idx: 3678, offset: 22, otp_b0: 0, otp_a0: 343, otpreg_add: 1651, otpreg_ofs: 3}
OTP_BUCK11_CFG_OT_WARN_EN_PWM1_1651: {name: CFG_OT_WARN_EN_PWM1, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_0, reg_addr: 19238, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM1/3/5 mode, htmldesc: enable over-temperature warning comparator in PWM1/3/5 mode, idx: 3679, offset: 23, otp_b0: 0, otp_a0: 343, otpreg_add: 1651, otpreg_ofs: 4}
OTP_BUCK11_CFG_OT_WARN_EN_PWM3_1651: {name: CFG_OT_WARN_EN_PWM3, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_0, reg_addr: 19238, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM3/5 mode, htmldesc: enable over-temperature warning comparator in PWM3/5 mode, idx: 3680, offset: 24, otp_b0: 0, otp_a0: 343, otpreg_add: 1651, otpreg_ofs: 5}
OTP_BUCK11_CFG_OT_WARN_EN_PWM5_1651: {name: CFG_OT_WARN_EN_PWM5, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_0, reg_addr: 19238, otp_owner: design, value: 0, bw: 1, desc: enable over-temperature warning comparator in PWM5 mode, htmldesc: enable over-temperature warning comparator in PWM5 mode, idx: 3681, offset: 25, otp_b0: 0, otp_a0: 343, otpreg_add: 1651, otpreg_ofs: 6}
OTP_BUCK11_CFG_OT_WARN_EN_1651: {name: CFG_OT_WARN_EN, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_0, reg_addr: 19238, otp_owner: design, value: 0, bw: 1, desc: enable the ot_warn comparator when BUCK is enabled, htmldesc: enable the ot_warn comparator when BUCK is enabled, idx: 3682, offset: 26, otp_b0: 0, otp_a0: 343, otpreg_add: 1651, otpreg_ofs: 7}
OTP_BUCK11_CFG_OT_WARN_BLANK_1652: {name: CFG_OT_WARN_BLANK, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_1, reg_addr: 19239, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature warning event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature warning event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 3683, offset: 27, otp_b0: 0, otp_a0: 343, otpreg_add: 1652, otpreg_ofs: 0}
OTP_BUCK11_CFG_OT_WARN_DEB_1652: {name: CFG_OT_WARN_DEB, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_1, reg_addr: 19239, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature warning event after turning on the comparator. 0 - no deb 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature warning event after turning on the comparator.<br>0 - no deb<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 3684, offset: 29, otp_b0: 0, otp_a0: 343, otpreg_add: 1652, otpreg_ofs: 2}
OTP_BUCK11_CFG_OT_ABS_BLANK_1652: {name: CFG_OT_ABS_BLANK, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_1, reg_addr: 19239, otp_owner: design, value: 1, bw: 2, desc: Blanking for over-temprature shutdown event after turning on the comparator. 0 - no blank 1 - 32-48us 2 - 96-112us 3 - 192-208us, htmldesc: Blanking for over-temprature shutdown event after turning on the comparator.<br>0 - no blank<br>1 - 32-48us<br>2 - 96-112us<br>3 - 192-208us, idx: 3685, offset: 31, otp_b0: 0, otp_a0: 343, otpreg_add: 1652, otpreg_ofs: 4}
OTP_BUCK11_CFG_OT_ABS_DEB_1652: {name: CFG_OT_ABS_DEB, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_1, reg_addr: 19239, otp_owner: design, value: 1, bw: 2, desc: De-bounce for over-temprature shutdown event after turning on the comparator. 0 - no deb 1 - 16-32us 2 - 96-112us 3 - 192-208us, htmldesc: De-bounce for over-temprature shutdown event after turning on the comparator.<br>0 - no deb<br>1 - 16-32us<br>2 - 96-112us<br>3 - 192-208us, idx: 3686, offset: 1, otp_b0: 0, otp_a0: 344, otpreg_add: 1652, otpreg_ofs: 6}
OTP_BUCK11_CFG_OT_WARN_THR_LO_1653: {name: CFG_OT_WARN_THR_LO, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_2, reg_addr: 19240, otp_owner: design, value: 4, bw: 4, desc: Lower threshold for over-temperature warning event 80C + code*5C, htmldesc: Lower threshold for over-temperature warning event<br>80C + code*5C, idx: 3687, offset: 3, otp_b0: 0, otp_a0: 344, otpreg_add: 1653, otpreg_ofs: 0}
OTP_BUCK11_CFG_OT_WARN_THR_HI_1653: {name: CFG_OT_WARN_THR_HI, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_2, reg_addr: 19240, otp_owner: design, value: 6, bw: 4, desc: Upper threshold for over-temperature warning event 80C + code*5C, htmldesc: Upper threshold for over-temperature warning event<br>80C + code*5C, idx: 3688, offset: 7, otp_b0: 0, otp_a0: 344, otpreg_add: 1653, otpreg_ofs: 4}
OTP_BUCK11_CFG_OT_ABS_THR_LO_1654: {name: CFG_OT_ABS_THR_LO, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_3, reg_addr: 19241, otp_owner: design, value: 10, bw: 4, desc: Lower threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Lower threshold for over-temperature shutdown event<br>80C + code*5C, idx: 3689, offset: 11, otp_b0: 0, otp_a0: 344, otpreg_add: 1654, otpreg_ofs: 0}
OTP_BUCK11_CFG_OT_ABS_THR_HI_1654: {name: CFG_OT_ABS_THR_HI, inst_name: BUCK11, reg_name: BUCK11_DIG_OT_CTRL_3, reg_addr: 19241, otp_owner: design, value: 12, bw: 4, desc: Upper threshold for over-temperature shutdown event 80C + code*5C, htmldesc: Upper threshold for over-temperature shutdown event<br>80C + code*5C, idx: 3690, offset: 15, otp_b0: 0, otp_a0: 344, otpreg_add: 1654, otpreg_ofs: 4}
OTP_BUCK11_ILIM_POS_MASK_1655: {name: ILIM_POS_MASK, inst_name: BUCK11, reg_name: BUCK11_DIG_EVTS_0, reg_addr: 19242, otp_owner: design, value: 0, bw: 4, desc: 'bit [0] ---> mask lp positive limilt ,  bit [1] ----> mask hp13 positive ilimit ,  bit[2] ---->mask hp24 positive ilimit ,  Bit [3] ---> mask imax_abs', htmldesc: 'bit [0] ---> mask lp positive limilt ,<br> bit [1] ----> mask hp13 positive ilimit ,<br> bit[2] ---->mask hp24 positive ilimit ,<br> Bit [3] ---> mask imax_abs', idx: 3691, offset: 19, otp_b0: 0, otp_a0: 344, otpreg_add: 1655, otpreg_ofs: 0}
OTP_BUCK11_ILIM_NEG_MASK_1655: {name: ILIM_NEG_MASK, inst_name: BUCK11, reg_name: BUCK11_DIG_EVTS_0, reg_addr: 19242, otp_owner: design, value: 0, bw: 3, desc: ' bit [0] ---> mask lp negative limilt ,  bit [1] ----> mask hp13 negative ilimit ,  bit[2] ---->mask hp24 negative ilimit', htmldesc: ' bit [0] ---> mask lp negative limilt ,<br> bit [1] ----> mask hp13 negative ilimit ,<br> bit[2] ---->mask hp24 negative ilimit ', idx: 3692, offset: 23, otp_b0: 0, otp_a0: 344, otpreg_add: 1655, otpreg_ofs: 5}
OTP_BUCK11_CFG_VCOMMON_TRIM_1656: {name: CFG_VCOMMON_TRIM, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_0, reg_addr: 19248, otp_owner: trim, value: 84, bw: 7, desc: Trim for vcommon Vcommon = 662.5mV - (3.125*code)mV, htmldesc: Trim for vcommon Vcommon = 662.5mV - (3.125*code)mV, idx: 3693, offset: 26, otp_b0: 0, otp_a0: 344, otpreg_add: 1656, otpreg_ofs: 1}
OTP_BUCK11_CFG_VID_RTRIM_1657: {name: CFG_VID_RTRIM, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_1, reg_addr: 19249, otp_owner: trim, value: 0, bw: 5, desc: Gain trim for VID DAC, htmldesc: Gain trim for VID DAC, idx: 3694, offset: 1, otp_b0: 0, otp_a0: 345, otpreg_add: 1657, otpreg_ofs: 0}
OTP_BUCK11_CFG_EN_VD_COMP_0_1658: {name: CFG_EN_VD_COMP_0, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_2, reg_addr: 19250, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator0, htmldesc: Enable Vdroop comparator0, idx: 3695, offset: 6, otp_b0: 0, otp_a0: 345, otpreg_add: 1658, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP0_BLANK_SEL_1658: {name: CFG_VDROOP0_BLANK_SEL, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_2, reg_addr: 19250, otp_owner: design, value: 0, bw: 3, desc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop0 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 3696, offset: 7, otp_b0: 0, otp_a0: 345, otpreg_add: 1658, otpreg_ofs: 5}
OTP_BUCK11_CFG_EN_VD_COMP_1_1659: {name: CFG_EN_VD_COMP_1, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_3, reg_addr: 19251, otp_owner: design, value: 0, bw: 1, desc: Enable Vdroop comparator1, htmldesc: Enable Vdroop comparator1, idx: 3697, offset: 10, otp_b0: 0, otp_a0: 345, otpreg_add: 1659, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP1_BLANK_SEL_1659: {name: CFG_VDROOP1_BLANK_SEL, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_3, reg_addr: 19251, otp_owner: design, value: 0, bw: 3, desc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us 4: 6us 5: 8us 6: 10us 7: 12us)', htmldesc: 'Vdroop1 comparator blanking select. (0: no blanking 1: 1 clk cycle 2: 2us 3: 4us<br>4: 6us 5: 8us 6: 10us 7: 12us)', idx: 3698, offset: 11, otp_b0: 0, otp_a0: 345, otpreg_add: 1659, otpreg_ofs: 5}
OTP_BUCK11_CFG_VD_CMP1_R_1660: {name: CFG_VD_CMP1_R, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_4, reg_addr: 19252, otp_owner: design, value: 0, bw: 4, desc: Vdroop comparator R setting, htmldesc: Vdroop comparator R setting, idx: 3699, offset: 14, otp_b0: 0, otp_a0: 345, otpreg_add: 1660, otpreg_ofs: 0}
OTP_BUCK11_CFG_VD_CMP0_R_1660: {name: CFG_VD_CMP0_R, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_4, reg_addr: 19252, otp_owner: design, value: 0, bw: 4, desc: Vdroop comparator R setting, htmldesc: Vdroop comparator R setting, idx: 3700, offset: 18, otp_b0: 0, otp_a0: 345, otpreg_add: 1660, otpreg_ofs: 4}
OTP_BUCK11_CFG_VD_CMP1_C_1661: {name: CFG_VD_CMP1_C, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_5, reg_addr: 19253, otp_owner: design, value: 0, bw: 5, desc: Vdroop comparator C setting, htmldesc: Vdroop comparator C setting, idx: 3701, offset: 22, otp_b0: 0, otp_a0: 345, otpreg_add: 1661, otpreg_ofs: 0}
OTP_BUCK11_CFG_VD_CMP0_C_1662: {name: CFG_VD_CMP0_C, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_6, reg_addr: 19254, otp_owner: design, value: 0, bw: 5, desc: Vdroop comparator C setting, htmldesc: Vdroop comparator C setting, idx: 3702, offset: 27, otp_b0: 0, otp_a0: 345, otpreg_add: 1662, otpreg_ofs: 0}
OTP_BUCK11_CFG_VD_CMP0_TR_1663: {name: CFG_VD_CMP0_TR, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_7, reg_addr: 19255, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator trimming settings, htmldesc: Vdroop comparator trimming settings, idx: 3703, offset: 0, otp_b0: 0, otp_a0: 346, otpreg_add: 1663, otpreg_ofs: 0}
OTP_BUCK11_CFG_VD_CMP1_TR_1664: {name: CFG_VD_CMP1_TR, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_8, reg_addr: 19256, otp_owner: trim, value: 0, bw: 6, desc: Vdroop comparator trimming settings, htmldesc: Vdroop comparator trimming settings, idx: 3704, offset: 6, otp_b0: 0, otp_a0: 346, otpreg_add: 1664, otpreg_ofs: 0}
OTP_BUCK11_CFG_GM_LL_SET_1665: {name: CFG_GM_LL_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_9, reg_addr: 19257, otp_owner: trim, value: 11, bw: 4, desc: Setting for load line (GM), htmldesc: Setting for load line (GM), idx: 3705, offset: 12, otp_b0: 0, otp_a0: 346, otpreg_add: 1665, otpreg_ofs: 0}
OTP_BUCK11_CFG_GM_BIAS_1665: {name: CFG_GM_BIAS, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_9, reg_addr: 19257, otp_owner: design, value: 5, bw: 3, desc: Setting for bias currents in GM, htmldesc: Setting for bias currents in GM, idx: 3706, offset: 16, otp_b0: 0, otp_a0: 346, otpreg_add: 1665, otpreg_ofs: 5}
OTP_BUCK11_CFG_GM_GAIN_1_1666: {name: CFG_GM_GAIN_1, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_10, reg_addr: 19258, otp_owner: design, value: 5, bw: 4, desc: GM gain when only LP is on, htmldesc: GM gain when only LP is on, idx: 3707, offset: 19, otp_b0: 0, otp_a0: 346, otpreg_add: 1666, otpreg_ofs: 0}
OTP_BUCK11_CFG_GM_GAIN_2_1666: {name: CFG_GM_GAIN_2, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_10, reg_addr: 19258, otp_owner: design, value: 5, bw: 4, desc: 'GM gain when any HP1,3 phase is on', htmldesc: 'GM gain when any HP1,3 phase is on', idx: 3708, offset: 23, otp_b0: 0, otp_a0: 346, otpreg_add: 1666, otpreg_ofs: 4}
OTP_BUCK11_TR_IMAX_ALARM_1667: {name: TR_IMAX_ALARM, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_11, reg_addr: 19259, otp_owner: trim, value: 4, bw: 3, desc: Trim bits for imax alarm comp, htmldesc: Trim bits for imax alarm comp, idx: 3709, offset: 27, otp_b0: 0, otp_a0: 346, otpreg_add: 1667, otpreg_ofs: 1}
OTP_BUCK11_CFG_MIRROR_RATIO3_1667: {name: CFG_MIRROR_RATIO3, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_11, reg_addr: 19259, otp_owner: design, value: 1, bw: 4, desc: Gain of one HP phase to LP phase in PWM3 HP/LP = (1+code), htmldesc: Gain of one HP phase to LP phase in PWM3 HP/LP = (1+code), idx: 3710, offset: 30, otp_b0: 0, otp_a0: 346, otpreg_add: 1667, otpreg_ofs: 4}
OTP_BUCK11_CFG_MIRROR_RATIO1_1668: {name: CFG_MIRROR_RATIO1, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_12, reg_addr: 19260, otp_owner: design, value: 1, bw: 3, desc: Gain of LP when in PWM1 = 1/(1+code), htmldesc: Gain of LP when in PWM1 = 1/(1+code), idx: 3711, offset: 2, otp_b0: 0, otp_a0: 347, otpreg_add: 1668, otpreg_ofs: 0}
OTP_BUCK11_CFG_IMAX_SET_1668: {name: CFG_IMAX_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_12, reg_addr: 19260, otp_owner: trim, value: 22, bw: 5, desc: set the max output current of GM, htmldesc: set the max output current of GM, idx: 3712, offset: 5, otp_b0: 0, otp_a0: 347, otpreg_add: 1668, otpreg_ofs: 3}
OTP_BUCK11_CFG_EN_UVP_CMP_1669: {name: CFG_EN_UVP_CMP, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_13, reg_addr: 19261, otp_owner: design, value: 0, bw: 1, desc: Enable undervoltage comparator, htmldesc: Enable undervoltage comparator, idx: 3713, offset: 10, otp_b0: 0, otp_a0: 347, otpreg_add: 1669, otpreg_ofs: 0}
OTP_BUCK11_CFG_EN_OVP_CMP_1669: {name: CFG_EN_OVP_CMP, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_13, reg_addr: 19261, otp_owner: design, value: 0, bw: 1, desc: Enable overvoltage comparator, htmldesc: Enable overvoltage comparator, idx: 3714, offset: 11, otp_b0: 0, otp_a0: 347, otpreg_add: 1669, otpreg_ofs: 1}
OTP_BUCK11_CFG_PFM_OS_SET_1669: {name: CFG_PFM_OS_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_13, reg_addr: 19261, otp_owner: trim, value: 15, bw: 5, desc: 'PFM comparator offset from pwm_fbk  : PFM_target = VOUT - (x-15)*3mV', htmldesc: 'PFM comparator offset from pwm_fbk  : PFM_target = VOUT - (x-15)*3mV', idx: 3715, offset: 12, otp_b0: 0, otp_a0: 347, otpreg_add: 1669, otpreg_ofs: 3}
OTP_BUCK11_CFG_EN_IMAX_ALARM_COMP_1670: {name: CFG_EN_IMAX_ALARM_COMP, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_14, reg_addr: 19262, otp_owner: design, value: 1, bw: 1, desc: Enable imax alarm comparator, htmldesc: Enable imax alarm comparator, idx: 3716, offset: 17, otp_b0: 0, otp_a0: 347, otpreg_add: 1670, otpreg_ofs: 0}
OTP_BUCK11_CFG_EN_IMAX_ALARM_DAC_1670: {name: CFG_EN_IMAX_ALARM_DAC, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_14, reg_addr: 19262, otp_owner: design, value: 1, bw: 1, desc: Enable imax alarm dac, htmldesc: Enable imax alarm dac, idx: 3717, offset: 18, otp_b0: 0, otp_a0: 347, otpreg_add: 1670, otpreg_ofs: 1}
OTP_BUCK11_CFG_PANIC_OS_SET_1670: {name: CFG_PANIC_OS_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_14, reg_addr: 19262, otp_owner: trim, value: 16, bw: 5, desc: 'Panic comparator offset from pwm_fbk  : PANIC = VOUT -  (x-11)*3mV', htmldesc: 'Panic comparator offset from pwm_fbk  : PANIC = VOUT -  (x-11)*3mV', idx: 3718, offset: 19, otp_b0: 0, otp_a0: 347, otpreg_add: 1670, otpreg_ofs: 3}
OTP_BUCK11_CFG_OUVP_SET_1671: {name: CFG_OUVP_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_15, reg_addr: 19263, otp_owner: design, value: 3, bw: 2, desc: 'lower bit sets the undervoltage level, higher bit the overvoltage (50mV,100mV)', htmldesc: 'lower bit sets the undervoltage level, higher bit the overvoltage (50mV,100mV)', idx: 3719, offset: 24, otp_b0: 0, otp_a0: 347, otpreg_add: 1671, otpreg_ofs: 0}
OTP_BUCK11_CFG_SERVO_OS_SET_1671: {name: CFG_SERVO_OS_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_15, reg_addr: 19263, otp_owner: design, value: 12, bw: 5, desc: 'servo msb offset : SERVO_UPPER =  = VOUT - (x-15)*3mV', htmldesc: 'servo msb offset : SERVO_UPPER =  = VOUT - (x-15)*3mV', idx: 3720, offset: 26, otp_b0: 0, otp_a0: 347, otpreg_add: 1671, otpreg_ofs: 3}
OTP_BUCK11_CFG_SC_OS_SET_1672: {name: CFG_SC_OS_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_16, reg_addr: 19264, otp_owner: trim, value: 0, bw: 4, desc: 'slope comp offset correction((SS: 10, FF: 5)', htmldesc: 'slope comp offset correction((SS: 10, FF: 5)', idx: 3721, offset: 31, otp_b0: 0, otp_a0: 347, otpreg_add: 1672, otpreg_ofs: 0}
OTP_BUCK11_CFG_IMAX_ALARM_SET_1672: {name: CFG_IMAX_ALARM_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_16, reg_addr: 19264, otp_owner: trim, value: 8, bw: 4, desc: max current alarm = (2u*code) + 40u, htmldesc: max current alarm = (2u*code) + 40u, idx: 3722, offset: 3, otp_b0: 0, otp_a0: 348, otpreg_add: 1672, otpreg_ofs: 4}
OTP_BUCK11_CFG_SC_L_SET_1673: {name: CFG_SC_L_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_17, reg_addr: 19265, otp_owner: design, value: 0, bw: 2, desc: Common slope compensation L setting (UCL = 220nH), htmldesc: Common slope compensation L setting (UCL = 220nH), idx: 3723, offset: 7, otp_b0: 0, otp_a0: 348, otpreg_add: 1673, otpreg_ofs: 0}
OTP_BUCK11_CFG_SC_R0_TRIM_1673: {name: CFG_SC_R0_TRIM, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_17, reg_addr: 19265, otp_owner: trim, value: 0, bw: 4, desc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', htmldesc: 'Common slope compensation R0 trim (SS: 10, FF: 5)', idx: 3724, offset: 9, otp_b0: 0, otp_a0: 348, otpreg_add: 1673, otpreg_ofs: 4}
OTP_BUCK11_CFG_STBY_IMAX_ALARM_DAC_1674: {name: CFG_STBY_IMAX_ALARM_DAC, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_18, reg_addr: 19266, otp_owner: design, value: 1, bw: 1, desc: standby for Imax alarm dac, htmldesc: standby for Imax alarm dac, idx: 3725, offset: 13, otp_b0: 0, otp_a0: 348, otpreg_add: 1674, otpreg_ofs: 0}
OTP_BUCK11_CFG_UPSTATE0_SET_1674: {name: CFG_UPSTATE0_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_18, reg_addr: 19266, otp_owner: trim, value: 16, bw: 6, desc: Setting for State0 up comparator DAC = (code *0.833u) + 15u, htmldesc: Setting for State0 up comparator DAC = (code *0.833u) + 15u, idx: 3726, offset: 14, otp_b0: 0, otp_a0: 348, otpreg_add: 1674, otpreg_ofs: 2}
OTP_BUCK11_CFG_STBY_IMAX_ALARM_COMP_1675: {name: CFG_STBY_IMAX_ALARM_COMP, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_19, reg_addr: 19267, otp_owner: design, value: 1, bw: 1, desc: standby for imax alarm comparator, htmldesc: standby for imax alarm comparator, idx: 3727, offset: 20, otp_b0: 0, otp_a0: 348, otpreg_add: 1675, otpreg_ofs: 0}
OTP_BUCK11_CFG_IMAX_ABS_SET_1675: {name: CFG_IMAX_ABS_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_19, reg_addr: 19267, otp_owner: design, value: 12, bw: 4, desc: Current limit setting during mission mode operation, htmldesc: Current limit setting during mission mode operation, idx: 3728, offset: 21, otp_b0: 0, otp_a0: 348, otpreg_add: 1675, otpreg_ofs: 4}
OTP_BUCK11_CFG_BLANK_IMAX_ABS_1676: {name: CFG_BLANK_IMAX_ABS, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_20, reg_addr: 19268, otp_owner: design, value: 0, bw: 1, desc: blank imax_abs, htmldesc: blank imax_abs, idx: 3729, offset: 25, otp_b0: 0, otp_a0: 348, otpreg_add: 1676, otpreg_ofs: 0}
OTP_BUCK11_CFG_DNSTATE0_SET_1676: {name: CFG_DNSTATE0_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_20, reg_addr: 19268, otp_owner: trim, value: 16, bw: 6, desc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), htmldesc: GM threshold to go from PWM1 to PFM DAC = (code * 0.833u), idx: 3730, offset: 26, otp_b0: 0, otp_a0: 348, otpreg_add: 1676, otpreg_ofs: 2}
OTP_BUCK11_CFG_DNSTATE1_SET_1677: {name: CFG_DNSTATE1_SET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_21, reg_addr: 19269, otp_owner: trim, value: 16, bw: 6, desc: Setting for State1 dn comparator DAC = (code * 0.833u) + 15u, htmldesc: Setting for State1 dn comparator DAC = (code * 0.833u) + 15u, idx: 3731, offset: 0, otp_b0: 0, otp_a0: 349, otpreg_add: 1677, otpreg_ofs: 2}
OTP_BUCK11_CFG_CAL_DAC_SET_1_1678: {name: CFG_CAL_DAC_SET_1, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_23, reg_addr: 19271, otp_owner: design, value: 0, bw: 8, desc: Calibration/servo dac setting (override) in PWM1 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM1 when servo is off, idx: 3732, offset: 6, otp_b0: 0, otp_a0: 349, otpreg_add: 1678, otpreg_ofs: 0}
OTP_BUCK11_CFG_CAL_DAC_SET_3_1679: {name: CFG_CAL_DAC_SET_3, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_24, reg_addr: 19272, otp_owner: design, value: 0, bw: 8, desc: Calibration/servo dac setting (override) in PWM3 when servo is off, htmldesc: Calibration/servo dac setting (override) in PWM3 when servo is off, idx: 3733, offset: 14, otp_b0: 0, otp_a0: 349, otpreg_add: 1679, otpreg_ofs: 0}
OTP_BUCK11_OTP_SPARE0_1680: {name: OTP_SPARE0, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_25, reg_addr: 19273, otp_owner: design, value: 0, bw: 6, desc: OTP bits for the spare use, htmldesc: OTP bits for the spare use, idx: 3734, offset: 22, otp_b0: 0, otp_a0: 349, otpreg_add: 1680, otpreg_ofs: 0}
OTP_BUCK11_CFG_IMAX_PWM1_STUP_1681: {name: CFG_IMAX_PWM1_STUP, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_32, reg_addr: 19280, otp_owner: design, value: 8, bw: 4, desc: Current limit setting during PWM1 startup, htmldesc: Current limit setting during PWM1 startup, idx: 3735, offset: 28, otp_b0: 0, otp_a0: 349, otpreg_add: 1681, otpreg_ofs: 0}
OTP_BUCK11_CFG_IMAX_PWM2_STUP_1681: {name: CFG_IMAX_PWM2_STUP, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_32, reg_addr: 19280, otp_owner: design, value: 8, bw: 4, desc: Current limit setting during PWM2 startup, htmldesc: Current limit setting during PWM2 startup, idx: 3736, offset: 0, otp_b0: 0, otp_a0: 350, otpreg_add: 1681, otpreg_ofs: 4}
OTP_BUCK11_CFG_GM_IOFF_TRIM_1682: {name: CFG_GM_IOFF_TRIM, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_33, reg_addr: 19281, otp_owner: design, value: 0, bw: 5, desc: GM Offset Current trim, htmldesc: GM Offset Current trim, idx: 3737, offset: 4, otp_b0: 0, otp_a0: 350, otpreg_add: 1682, otpreg_ofs: 0}
OTP_BUCK11_TR_IMAX_ABS_DAC_1682: {name: TR_IMAX_ABS_DAC, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_33, reg_addr: 19281, otp_owner: trim, value: 4, bw: 3, desc: Trim bits for imax abs DAC, htmldesc: Trim bits for imax abs DAC, idx: 3738, offset: 9, otp_b0: 0, otp_a0: 350, otpreg_add: 1682, otpreg_ofs: 5}
OTP_BUCK11_TR_IGM_CLAMP_1683: {name: TR_IGM_CLAMP, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_34, reg_addr: 19282, otp_owner: trim, value: 0, bw: 3, desc: Trim bits to configure gm amplifier clamp current, htmldesc: Trim bits to configure gm amplifier clamp current, idx: 3739, offset: 12, otp_b0: 0, otp_a0: 350, otpreg_add: 1683, otpreg_ofs: 1}
OTP_BUCK11_CFG_GM_BOOST_1683: {name: CFG_GM_BOOST, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_34, reg_addr: 19282, otp_owner: design, value: 0, bw: 4, desc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), htmldesc: GM boost current from panic ( set less than cfg_gm_Ioff_trim code), idx: 3740, offset: 15, otp_b0: 0, otp_a0: 350, otpreg_add: 1683, otpreg_ofs: 4}
OTP_BUCK11_PWM_STUP_OFFSET_1684: {name: PWM_STUP_OFFSET, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_35, reg_addr: 19283, otp_owner: design, value: 4, bw: 3, desc: PWM_Startup_thr = PFM_target - (3.125mV*x), htmldesc: PWM_Startup_thr = PFM_target - (3.125mV*x), idx: 3741, offset: 19, otp_b0: 0, otp_a0: 350, otpreg_add: 1684, otpreg_ofs: 0}
OTP_BUCK11_OTP_SPARE2_1684: {name: OTP_SPARE2, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_35, reg_addr: 19283, otp_owner: design, value: 0, bw: 5, desc: Spare otp in dig space, htmldesc: Spare otp in dig space, idx: 3742, offset: 22, otp_b0: 0, otp_a0: 350, otpreg_add: 1684, otpreg_ofs: 3}
OTP_BUCK11_CFG_SC_VEA_CAS_SEL_1685: {name: CFG_SC_VEA_CAS_SEL, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_36, reg_addr: 19284, otp_owner: design, value: 0, bw: 1, desc: CFG bits to select slope compensation v2i diffamp cascode transistor bias, htmldesc: CFG bits to select slope compensation v2i diffamp cascode transistor bias, idx: 3743, offset: 27, otp_b0: 0, otp_a0: 350, otpreg_add: 1685, otpreg_ofs: 3}
OTP_BUCK11_TR_SC_V2I_STARTUP_RDAC_1685: {name: TR_SC_V2I_STARTUP_RDAC, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_36, reg_addr: 19284, otp_owner: trim, value: 0, bw: 4, desc: trim bits for sc v2i startup clamp voltage, htmldesc: trim bits for sc v2i startup clamp voltage, idx: 3744, offset: 28, otp_b0: 0, otp_a0: 350, otpreg_add: 1685, otpreg_ofs: 4}
OTP_BUCK11_OTP_SPARE1_1686: {name: OTP_SPARE1, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_37, reg_addr: 19285, otp_owner: design, value: 0, bw: 8, desc: Spare otp, htmldesc: Spare otp, idx: 3745, offset: 0, otp_b0: 0, otp_a0: 351, otpreg_add: 1686, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP0_VID_BAND0_1687: {name: CFG_VDROOP0_VID_BAND0, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_39, reg_addr: 19287, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band0 select (vid < cfg_vdroop0_vid_band0: comparator disabled)', htmldesc: 'Vdroop0 comparator vid band0 select<br>(vid < cfg_vdroop0_vid_band0: comparator disabled)', idx: 3746, offset: 8, otp_b0: 0, otp_a0: 351, otpreg_add: 1687, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP0_VID_BAND1_1688: {name: CFG_VDROOP0_VID_BAND1, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_40, reg_addr: 19288, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band1 select (vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', htmldesc: 'Vdroop0 comparator vid band1 select<br>(vid < cfg_vdroop0_vid_band1: comparator enabled, use cfg_vdroop0_thr0)', idx: 3747, offset: 16, otp_b0: 0, otp_a0: 351, otpreg_add: 1688, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP0_VID_BAND2_1689: {name: CFG_VDROOP0_VID_BAND2, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_41, reg_addr: 19289, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band2 select (vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', htmldesc: 'Vdroop0 comparator vid band2 select<br>(vid < cfg_vdroop0_vid_band2: comparator enabled, use cfg_vdroop0_thr1)', idx: 3748, offset: 24, otp_b0: 0, otp_a0: 351, otpreg_add: 1689, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP0_VID_BAND3_1690: {name: CFG_VDROOP0_VID_BAND3, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_42, reg_addr: 19290, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop0 comparator vid band3 select (vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2) (vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', htmldesc: 'Vdroop0 comparator vid band3 select<br>(vid <   cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr2)<br>(vid >= cfg_vdroop0_vid_band3: comparator enabled, use cfg_vdroop0_thr3)', idx: 3749, offset: 0, otp_b0: 0, otp_a0: 352,
  otpreg_add: 1690, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP1_VID_BAND0_1691: {name: CFG_VDROOP1_VID_BAND0, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_43, reg_addr: 19291, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band0 select (vid < cfg_vdroop1_vid_band0: comparator disabled)', htmldesc: 'Vdroop1 comparator vid band0 select<br>(vid < cfg_vdroop1_vid_band0: comparator disabled)', idx: 3750, offset: 8, otp_b0: 0, otp_a0: 352, otpreg_add: 1691, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP1_VID_BAND1_1692: {name: CFG_VDROOP1_VID_BAND1, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_44, reg_addr: 19292, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band1 select (vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', htmldesc: 'Vdroop1 comparator vid band1 select<br>(vid < cfg_vdroop1_vid_band1: comparator enabled, use cfg_vdroop1_thr0)', idx: 3751, offset: 16, otp_b0: 0, otp_a0: 352, otpreg_add: 1692, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP1_VID_BAND2_1693: {name: CFG_VDROOP1_VID_BAND2, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_45, reg_addr: 19293, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band2 select (vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', htmldesc: 'Vdroop1 comparator vid band2 select<br>(vid < cfg_vdroop1_vid_band2: comparator enabled, use cfg_vdroop1_thr1)', idx: 3752, offset: 24, otp_b0: 0, otp_a0: 352, otpreg_add: 1693, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP1_VID_BAND3_1694: {name: CFG_VDROOP1_VID_BAND3, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_46, reg_addr: 19294, otp_owner: design, value: 0, bw: 8, desc: 'Vdroop1 comparator vid band3 select (vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2) (vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', htmldesc: 'Vdroop1 comparator vid band3 select<br>(vid <   cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr2)<br>(vid >= cfg_vdroop1_vid_band3: comparator enabled, use cfg_vdroop1_thr3)', idx: 3753, offset: 0, otp_b0: 0, otp_a0: 353,
  otpreg_add: 1694, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP0_THR0_1695: {name: CFG_VDROOP0_THR0, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_47, reg_addr: 19295, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 0, htmldesc: Vdroop0 comparator threshold 0, idx: 3754, offset: 8, otp_b0: 0, otp_a0: 353, otpreg_add: 1695, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP0_THR1_1696: {name: CFG_VDROOP0_THR1, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_48, reg_addr: 19296, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 1, htmldesc: Vdroop0 comparator threshold 1, idx: 3755, offset: 13, otp_b0: 0, otp_a0: 353, otpreg_add: 1696, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP0_THR2_1697: {name: CFG_VDROOP0_THR2, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_49, reg_addr: 19297, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 2, htmldesc: Vdroop0 comparator threshold 2, idx: 3756, offset: 18, otp_b0: 0, otp_a0: 353, otpreg_add: 1697, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP0_THR3_1698: {name: CFG_VDROOP0_THR3, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_50, reg_addr: 19298, otp_owner: design, value: 0, bw: 5, desc: Vdroop0 comparator threshold 3, htmldesc: Vdroop0 comparator threshold 3, idx: 3757, offset: 23, otp_b0: 0, otp_a0: 353, otpreg_add: 1698, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP1_THR0_1699: {name: CFG_VDROOP1_THR0, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_51, reg_addr: 19299, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 0, htmldesc: Vdroop1 comparator threshold 0, idx: 3758, offset: 28, otp_b0: 0, otp_a0: 353, otpreg_add: 1699, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP1_THR1_1700: {name: CFG_VDROOP1_THR1, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_52, reg_addr: 19300, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 1, htmldesc: Vdroop1 comparator threshold 1, idx: 3759, offset: 1, otp_b0: 0, otp_a0: 354, otpreg_add: 1700, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP1_THR2_1701: {name: CFG_VDROOP1_THR2, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_53, reg_addr: 19301, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 2, htmldesc: Vdroop1 comparator threshold 2, idx: 3760, offset: 6, otp_b0: 0, otp_a0: 354, otpreg_add: 1701, otpreg_ofs: 0}
OTP_BUCK11_CFG_VDROOP1_THR3_1702: {name: CFG_VDROOP1_THR3, inst_name: BUCK11, reg_name: BUCK11_REF_CFG_54, reg_addr: 19302, otp_owner: design, value: 0, bw: 5, desc: Vdroop1 comparator threshold 3, htmldesc: Vdroop1 comparator threshold 3, idx: 3761, offset: 11, otp_b0: 0, otp_a0: 354, otpreg_add: 1702, otpreg_ofs: 0}
OTP_BUCK11_CFG_ENABLE_LP_1703: {name: CFG_ENABLE_LP, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_0, reg_addr: 19304, otp_owner: design, value: 1, bw: 1, desc: enable low power phase, htmldesc: enable low power phase, idx: 3762, offset: 16, otp_b0: 0, otp_a0: 354, otpreg_add: 1703, otpreg_ofs: 0}
OTP_BUCK11_CFG_ISOFT_START_1704: {name: CFG_ISOFT_START, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_1, reg_addr: 19305, otp_owner: system, value: 9, bw: 4, desc: 'Soft Start Peak Current , ILpeak = (cfg_isoft_start+3)*100mA', htmldesc: 'Soft Start Peak Current ,<br>ILpeak = (cfg_isoft_start+3)*100mA', idx: 3763, offset: 17, otp_b0: 0, otp_a0: 354, otpreg_add: 1704, otpreg_ofs: 0}
OTP_BUCK11_CFG_FAST_STARTUP_CURRENT_LIMIT_1704: {name: CFG_FAST_STARTUP_CURRENT_LIMIT, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_1, reg_addr: 19305, otp_owner: design, value: 6, bw: 4, desc: 'Fast startup current limit, PFM FAST STARTUP --> ILpeak = (cfg_isoft_start+3)*200mA', htmldesc: 'Fast startup current limit,<br>PFM FAST STARTUP --> ILpeak = (cfg_isoft_start+3)*200mA', idx: 3764, offset: 21, otp_b0: 0, otp_a0: 354, otpreg_add: 1704, otpreg_ofs: 4}
OTP_BUCK11_TR_CSA_GAIN_1705: {name: TR_CSA_GAIN, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_2, reg_addr: 19306, otp_owner: trim, value: 8, bw: 4, desc: Current sense amplifier gain error trim -20% (code=0) +35%(code=15) range with 2.5% LSB, htmldesc: Current sense amplifier gain error trim -20% (code=0) +35%(code=15) range with 2.5% LSB, idx: 3765, offset: 25, otp_b0: 0, otp_a0: 354, otpreg_add: 1705, otpreg_ofs: 0}
OTP_BUCK11_TR_LS_CS_OS_1705: {name: TR_LS_CS_OS, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_2, reg_addr: 19306, otp_owner: trim, value: 8, bw: 4, desc: Current sense amplifier offset trim( code*2uA), htmldesc: Current sense amplifier offset trim( code*2uA), idx: 3766, offset: 29, otp_b0: 0, otp_a0: 354, otpreg_add: 1705, otpreg_ofs: 4}
OTP_BUCK11_CS_OS_SET_1706: {name: CS_OS_SET, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_3, reg_addr: 19307, otp_owner: design, value: 13, bw: 4, desc: Offset or negative current limit setting (32u +code*4uA), htmldesc: Offset or negative current limit setting (32u +code*4uA), idx: 3767, offset: 1, otp_b0: 0, otp_a0: 355, otpreg_add: 1706, otpreg_ofs: 0}
OTP_BUCK11_CFG_VTUNE_LOW_1706: {name: CFG_VTUNE_LOW, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_3, reg_addr: 19307, otp_owner: design, value: 0, bw: 1, desc: Bit to pull down FLL output low during FLL disable, htmldesc: Bit to pull down FLL output low during FLL disable, idx: 3768, offset: 5, otp_b0: 0, otp_a0: 355, otpreg_add: 1706, otpreg_ofs: 4}
OTP_BUCK11_TR_LSON_BLANK_1706: {name: TR_LSON_BLANK, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_3, reg_addr: 19307, otp_owner: design, value: 2, bw: 2, desc: 'LS ON blanking delay for negative current limit 15ns, 25ns, 40ns, 50ns', htmldesc: 'LS ON blanking delay for negative current limit 15ns, 25ns, 40ns, 50ns', idx: 3769, offset: 6, otp_b0: 0, otp_a0: 355, otpreg_add: 1706, otpreg_ofs: 6}
OTP_BUCK11_CFG_HS_ILIM_SET_1707: {name: CFG_HS_ILIM_SET, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_4, reg_addr: 19308, otp_owner: trim, value: 61, bw: 6, desc: 'High side current limit using 5 LSBs setting Imin+51.2mA*code, Imin=0.5A:1.0A?MSB=0', htmldesc: 'High side current limit using 5 LSBs setting Imin+51.2mA*code, Imin=0.5A:1.0A?MSB=0', idx: 3770, offset: 8, otp_b0: 0, otp_a0: 355, otpreg_add: 1707, otpreg_ofs: 0}
OTP_BUCK11_CFG_HS_ILIM_DISABLE_1707: {name: CFG_HS_ILIM_DISABLE, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_4, reg_addr: 19308, otp_owner: design, value: 0, bw: 1, desc: Option to disable high side peak current limit, htmldesc: Option to disable high side peak current limit, idx: 3771, offset: 14, otp_b0: 0, otp_a0: 355, otpreg_add: 1707, otpreg_ofs: 7}
OTP_BUCK11_CFG_HS_ILIM_TRIM_1708: {name: CFG_HS_ILIM_TRIM, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_5, reg_addr: 19309, otp_owner: design, value: 8, bw: 4, desc: High Side current limit trim(25mA LSB), htmldesc: High Side current limit trim(25mA LSB), idx: 3772, offset: 15, otp_b0: 0, otp_a0: 355, otpreg_add: 1708, otpreg_ofs: 0}
OTP_BUCK11_CFG_LP_SC_EN_1708: {name: CFG_LP_SC_EN, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_5, reg_addr: 19309, otp_owner: design, value: 1, bw: 1, desc: CFG bit to enable LP slope compensation, htmldesc: CFG bit to enable LP slope compensation, idx: 3773, offset: 19, otp_b0: 0, otp_a0: 355, otpreg_add: 1708, otpreg_ofs: 4}
OTP_BUCK11_TR_LP_SC_OS_1708: {name: TR_LP_SC_OS, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_5, reg_addr: 19309, otp_owner: trim, value: 4, bw: 3, desc: Slope compensation offset trim bits (2+tr_lp_sc_os)*1uA, htmldesc: Slope compensation offset trim bits (2+tr_lp_sc_os)*1uA, idx: 3774, offset: 20, otp_b0: 0, otp_a0: 355, otpreg_add: 1708, otpreg_ofs: 5}
OTP_BUCK11_TM_LP_SC_1709: {name: TM_LP_SC, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_6, reg_addr: 19310, otp_owner: design, value: 0, bw: 1, desc: Test mode to enable slope compensation trim, htmldesc: Test mode to enable slope compensation trim, idx: 3775, offset: 23, otp_b0: 0, otp_a0: 355, otpreg_add: 1709, otpreg_ofs: 0}
OTP_BUCK11_CFG_CC_PREAMP_1709: {name: CFG_CC_PREAMP, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_6, reg_addr: 19310, otp_owner: design, value: 0, bw: 1, desc: CFG bit to set preAmp of current comparator to be high gain, htmldesc: CFG bit to set preAmp of current comparator to be high gain, idx: 3776, offset: 24, otp_b0: 0, otp_a0: 355, otpreg_add: 1709, otpreg_ofs: 1}
OTP_BUCK11_TR_ZD_OS_1709: {name: TR_ZD_OS, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_6, reg_addr: 19310, otp_owner: trim, value: 6, bw: 4, desc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, htmldesc: Zero crossing detection offset trimming at ATE -9mV to 9mV with 1.2mV LSB, idx: 3777, offset: 25, otp_b0: 0, otp_a0: 355, otpreg_add: 1709, otpreg_ofs: 2}
OTP_BUCK11_CFG_CS_LS_ON_DLY_1709: {name: CFG_CS_LS_ON_DLY, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_6, reg_addr: 19310, otp_owner: design, value: 0, bw: 2, desc: Delay for LS fet turn ON., htmldesc: Delay for LS fet turn ON., idx: 3778, offset: 29, otp_b0: 0, otp_a0: 355, otpreg_add: 1709, otpreg_ofs: 6}
OTP_BUCK11_CFG_LP_FREQ_SEL_1710: {name: CFG_LP_FREQ_SEL, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_7, reg_addr: 19311, otp_owner: design, value: 3, bw: 3, desc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), htmldesc: PWM frequency setting (1.4 MHz to 2.6 MHz in 0.2 MHz steps), idx: 3779, offset: 31, otp_b0: 0, otp_a0: 355, otpreg_add: 1710, otpreg_ofs: 0}
OTP_BUCK11_CFG_DIS_CC_RES_1710: {name: CFG_DIS_CC_RES, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_7, reg_addr: 19311, otp_owner: design, value: 0, bw: 1, desc: cfg bit to disable current comparator resistor and send cs_out current to ATB, htmldesc: cfg bit to disable current comparator resistor and send cs_out current to ATB, idx: 3780, offset: 2, otp_b0: 0, otp_a0: 356, otpreg_add: 1710, otpreg_ofs: 7}
OTP_BUCK11_TR_LP_FREQ_1711: {name: TR_LP_FREQ, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_8, reg_addr: 19312, otp_owner: trim, value: 49, bw: 6, desc: PWM frequency trim, htmldesc: PWM frequency trim, idx: 3781, offset: 3, otp_b0: 0, otp_a0: 356, otpreg_add: 1711, otpreg_ofs: 0}
OTP_BUCK11_CFG_FLOCK_EN_1711: {name: CFG_FLOCK_EN, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_8, reg_addr: 19312, otp_owner: design, value: 1, bw: 1, desc: Enable frequency locked loop, htmldesc: Enable frequency locked loop, idx: 3782, offset: 9, otp_b0: 0, otp_a0: 356, otpreg_add: 1711, otpreg_ofs: 6}
OTP_BUCK11_CFG_TON_START_1711: {name: CFG_TON_START, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_8, reg_addr: 19312, otp_owner: design, value: 0, bw: 1, desc: Bit to set start of TON from hson or PWM rising edge, htmldesc: Bit to set start of TON from hson or PWM rising edge, idx: 3783, offset: 10, otp_b0: 0, otp_a0: 356, otpreg_add: 1711, otpreg_ofs: 7}
OTP_BUCK11_TR_LP_TON_DEL_1712: {name: TR_LP_TON_DEL, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_9, reg_addr: 19313, otp_owner: design, value: 6, bw: 4, desc: Comparator delay trim, htmldesc: Comparator delay trim, idx: 3784, offset: 11, otp_b0: 0, otp_a0: 356, otpreg_add: 1712, otpreg_ofs: 0}
OTP_BUCK11_TR_HSON_BLANK_1712: {name: TR_HSON_BLANK, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_9, reg_addr: 19313, otp_owner: design, value: 0, bw: 2, desc: 'minimum HS on blanking 15ns, 25ns, 40ns, 50ns', htmldesc: 'minimum HS on blanking 15ns, 25ns, 40ns, 50ns', idx: 3785, offset: 15, otp_b0: 0, otp_a0: 356, otpreg_add: 1712, otpreg_ofs: 6}
OTP_BUCK11_CFG_HS_ROW_EN_1713: {name: CFG_HS_ROW_EN, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_10, reg_addr: 19314, otp_owner: design, value: 7, bw: 3, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 3786, offset: 17, otp_b0: 0, otp_a0: 356, otpreg_add: 1713, otpreg_ofs: 2}
OTP_BUCK11_CFG_LS_ROW_EN_1713: {name: CFG_LS_ROW_EN, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_10, reg_addr: 19314, otp_owner: design, value: 7, bw: 3, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 3787, offset: 20, otp_b0: 0, otp_a0: 356, otpreg_add: 1713, otpreg_ofs: 5}
OTP_BUCK11_TR_LP_SC_1714: {name: TR_LP_SC, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_11, reg_addr: 19315, otp_owner: trim, value: 48, bw: 6, desc: Slope compensation capacitor trim bits (0.8+tr_lp_sc*0.05)pF, htmldesc: Slope compensation capacitor trim bits (0.8+tr_lp_sc*0.05)pF, idx: 3788, offset: 23, otp_b0: 0, otp_a0: 356, otpreg_add: 1714, otpreg_ofs: 0}
OTP_BUCK11_TR_LSOFF_BLANK_1714: {name: TR_LSOFF_BLANK, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_11, reg_addr: 19315, otp_owner: design, value: 1, bw: 2, desc: Blanking while in tristate for pfm comparator, htmldesc: Blanking while in tristate for pfm comparator, idx: 3789, offset: 29, otp_b0: 0, otp_a0: 356, otpreg_add: 1714, otpreg_ofs: 6}
OTP_BUCK11_CFG_HS_PREDRV_PUN_STR_1715: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_12, reg_addr: 19316, otp_owner: design, value: 7, bw: 3, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 3790, offset: 31, otp_b0: 0, otp_a0: 356, otpreg_add: 1715, otpreg_ofs: 0}
OTP_BUCK11_CFG_SNSFET_CTRL_1715: {name: CFG_SNSFET_CTRL, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_12, reg_addr: 19316, otp_owner: design, value: 0, bw: 1, desc: Number of shorted devices in series of snsfet for ioff control during HS ON, htmldesc: Number of shorted devices in series of snsfet for ioff control during HS ON, idx: 3791, offset: 2, otp_b0: 0, otp_a0: 357, otpreg_add: 1715, otpreg_ofs: 3}
OTP_BUCK11_CFG_DIS_PWM_ZXC_1715: {name: CFG_DIS_PWM_ZXC, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_12, reg_addr: 19316, otp_owner: design, value: 0, bw: 1, desc: Zero crossing detection is reset at PWM rising edge, htmldesc: Zero crossing detection is reset at PWM rising edge, idx: 3792, offset: 3, otp_b0: 0, otp_a0: 357, otpreg_add: 1715, otpreg_ofs: 4}
OTP_BUCK11_CFG_CSA_CAP_SET_1715: {name: CFG_CSA_CAP_SET, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_12, reg_addr: 19316, otp_owner: design, value: 2, bw: 3, desc: CSA compensation cap select, htmldesc: CSA compensation cap select, idx: 3793, offset: 4, otp_b0: 0, otp_a0: 357, otpreg_add: 1715, otpreg_ofs: 5}
OTP_BUCK11_CFG_DTC_LX_RISE_SEL_1716: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_13, reg_addr: 19317, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 3794, offset: 7, otp_b0: 0, otp_a0: 357, otpreg_add: 1716, otpreg_ofs: 0}
OTP_BUCK11_CFG_DTC_LX_FALL_SEL_1716: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_13, reg_addr: 19317, otp_owner: design, value: 1, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 3795, offset: 9, otp_b0: 0, otp_a0: 357, otpreg_add: 1716, otpreg_ofs: 2}
OTP_BUCK11_CFG_ZCD_SYS_OS_MODE_1716: {name: CFG_ZCD_SYS_OS_MODE, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_13, reg_addr: 19317, otp_owner: design, value: 0, bw: 2, desc: Systematic offset for zero crossing comparator, htmldesc: Systematic offset for zero crossing comparator, idx: 3796, offset: 11, otp_b0: 0, otp_a0: 357, otpreg_add: 1716, otpreg_ofs: 4}
OTP_BUCK11_CFG_ZCD_OS_AZCAL_EN_1716: {name: CFG_ZCD_OS_AZCAL_EN, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_13, reg_addr: 19317, otp_owner: design, value: 1, bw: 2, desc: Option to enable zero crossing comparator auto-zero calibration method, htmldesc: Option to enable zero crossing comparator auto-zero calibration method, idx: 3797, offset: 13, otp_b0: 0, otp_a0: 357, otpreg_add: 1716, otpreg_ofs: 6}
OTP_BUCK11_CFG_ZVS_EN_1717: {name: CFG_ZVS_EN, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_14, reg_addr: 19318, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 3798, offset: 15, otp_b0: 0, otp_a0: 357, otpreg_add: 1717, otpreg_ofs: 0}
OTP_BUCK11_CFG_LP_SC_GAIN_SET_1717: {name: CFG_LP_SC_GAIN_SET, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_14, reg_addr: 19318, otp_owner: design, value: 5, bw: 3, desc: CFG bits to change LP SC gain setting, htmldesc: CFG bits to change LP SC gain setting, idx: 3799, offset: 16, otp_b0: 0, otp_a0: 357, otpreg_add: 1717, otpreg_ofs: 1}
OTP_BUCK11_CFG_ZVS_REL_DEL_1717: {name: CFG_ZVS_REL_DEL, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_14, reg_addr: 19318, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 3800, offset: 19, otp_b0: 0, otp_a0: 357, otpreg_add: 1717, otpreg_ofs: 4}
OTP_BUCK11_TRIM_I2V_ADC_1718: {name: TRIM_I2V_ADC, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_23, reg_addr: 19327, otp_owner: trim, value: 15, bw: 5, desc: 5 bits for i2v current conversion for adc, htmldesc: 5 bits for i2v current conversion for adc, idx: 3801, offset: 23, otp_b0: 0, otp_a0: 357, otpreg_add: 1718, otpreg_ofs: 0}
OTP_BUCK11_CFG_470NH_1718: {name: CFG_470NH, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_23, reg_addr: 19327, otp_owner: design, value: 0, bw: 1, desc: CFG bit to support 470nH on LP inductor, htmldesc: CFG bit to support 470nH on LP inductor, idx: 3802, offset: 28, otp_b0: 0, otp_a0: 357, otpreg_add: 1718, otpreg_ofs: 5}
OTP_BUCK11_OTP_SPARE1_1719: {name: OTP_SPARE1, inst_name: BUCK11, reg_name: BUCK11_LP_CFG_24, reg_addr: 19328, otp_owner: design, value: 0, bw: 8, desc: otp_spare, htmldesc: otp_spare, idx: 3803, offset: 29, otp_b0: 0, otp_a0: 357, otpreg_add: 1719, otpreg_ofs: 0}
OTP_BUCK11_CFG_EN_HP_1720: {name: CFG_EN_HP, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_0, reg_addr: 19356, otp_owner: design, value: 1, bw: 1, desc: Enable HP phase x for use, htmldesc: Enable HP phase x for use, idx: 3804, offset: 5, otp_b0: 0, otp_a0: 358, otpreg_add: 1720, otpreg_ofs: 0}
OTP_BUCK11_CFG_SC_EN_220NH_1720: {name: CFG_SC_EN_220NH, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_0, reg_addr: 19356, otp_owner: design, value: 1, bw: 1, desc: enable sc to support 220nH, htmldesc: enable sc to support 220nH, idx: 3805, offset: 6, otp_b0: 0, otp_a0: 358, otpreg_add: 1720, otpreg_ofs: 1}
OTP_BUCK11_CFG_CC_BLK_SET_1720: {name: CFG_CC_BLK_SET, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_0, reg_addr: 19356, otp_owner: design, value: 0, bw: 2, desc: pwm comparator blanking time setting (blanking time = 14ns + 3.5ns*code), htmldesc: pwm comparator blanking time setting (blanking time = 14ns + 3.5ns*code), idx: 3806, offset: 7, otp_b0: 0, otp_a0: 358, otpreg_add: 1720, otpreg_ofs: 3}
OTP_BUCK11_CFG_WIDTH_SEL_1720: {name: CFG_WIDTH_SEL, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_0, reg_addr: 19356, otp_owner: design, value: 0, bw: 2, desc: 'pwm one-shot width setting (width = 12ns (00), 8ns (01), 16ns (10), 20 (11)', htmldesc: 'pwm one-shot width setting (width = 12ns (00), 8ns (01), 16ns (10), 20 (11)', idx: 3807, offset: 9, otp_b0: 0, otp_a0: 358, otpreg_add: 1720, otpreg_ofs: 5}
OTP_BUCK11_CFG_CS_OS_SET_1721: {name: CFG_CS_OS_SET, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_1, reg_addr: 19357, otp_owner: design, value: 10, bw: 4, desc: low-side current sensor offset setting (Ios = 20uA + 4u*code), htmldesc: low-side current sensor offset setting (Ios = 20uA + 4u*code), idx: 3808, offset: 11, otp_b0: 0, otp_a0: 358, otpreg_add: 1721, otpreg_ofs: 0}
OTP_BUCK11_CS_SPARE_1721: {name: CS_SPARE, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_1, reg_addr: 19357, otp_owner: design, value: 0, bw: 1, desc: '


    ', htmldesc: '', idx: 3809, offset: 15, otp_b0: 0, otp_a0: 358, otpreg_add: 1721, otpreg_ofs: 4}
OTP_BUCK11_CFG_PWM_1SHOT_SEL_1721: {name: CFG_PWM_1SHOT_SEL, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_1, reg_addr: 19357, otp_owner: design, value: 0, bw: 2, desc: pwm 1shot select, htmldesc: pwm 1shot select, idx: 3810, offset: 16, otp_b0: 0, otp_a0: 358, otpreg_add: 1721, otpreg_ofs: 6}
OTP_BUCK11_CFG_CS_OS_TRIM_1722: {name: CFG_CS_OS_TRIM, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_2, reg_addr: 19358, otp_owner: trim, value: 8, bw: 4, desc: low-side current sensor offset trim (trim value = 4uA + 2uA*code ), htmldesc: low-side current sensor offset trim (trim value = 4uA + 2uA*code ), idx: 3811, offset: 18, otp_b0: 0, otp_a0: 358, otpreg_add: 1722, otpreg_ofs: 0}
OTP_BUCK11_CFG_CS_GAIN_TRIM_1722: {name: CFG_CS_GAIN_TRIM, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_2, reg_addr: 19358, otp_owner: trim, value: 8, bw: 4, desc: low-side current sensor gain trim (LSB = 1/32; trimed gain = 24/32 + code*1/32), htmldesc: low-side current sensor gain trim (LSB = 1/32; trimed gain = 24/32 + code*1/32), idx: 3812, offset: 22, otp_b0: 0, otp_a0: 358, otpreg_add: 1722, otpreg_ofs: 4}
OTP_BUCK11_CFG_LS_BLK_SET_1723: {name: CFG_LS_BLK_SET, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_3, reg_addr: 19359, otp_owner: design, value: 0, bw: 2, desc: ls_on leading edge blanking time setting (blanking time = 1.7ns + 0.8ns*code), htmldesc: ls_on leading edge blanking time setting (blanking time = 1.7ns + 0.8ns*code), idx: 3813, offset: 26, otp_b0: 0, otp_a0: 358, otpreg_add: 1723, otpreg_ofs: 0}
OTP_BUCK11_SET_NILIM_LOW_1723: {name: SET_NILIM_LOW, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_3, reg_addr: 19359, otp_owner: design, value: 0, bw: 1, desc: disable negative-current ilimit signal to the digital, htmldesc: disable negative-current ilimit signal to the digital, idx: 3814, offset: 28, otp_b0: 0, otp_a0: 358, otpreg_add: 1723, otpreg_ofs: 2}
OTP_BUCK11_CFG_HSILIM_DIFFAMP_PULLUP_1723: {name: CFG_HSILIM_DIFFAMP_PULLUP, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_3, reg_addr: 19359, otp_owner: design, value: 0, bw: 1, desc: Option to disable HSILIMIT input pair gate pull up device, htmldesc: Option to disable HSILIMIT input pair gate pull up device, idx: 3815, offset: 29, otp_b0: 0, otp_a0: 358, otpreg_add: 1723, otpreg_ofs: 3}
OTP_BUCK11_CFG_ZD_SET_1723: {name: CFG_ZD_SET, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_3, reg_addr: 19359, otp_owner: trim, value: 11, bw: 4, desc: zero-crossing detection threshold setting (Izd = 10uA +1u*code), htmldesc: zero-crossing detection threshold setting (Izd = 10uA +1u*code), idx: 3816, offset: 30, otp_b0: 0, otp_a0: 358, otpreg_add: 1723, otpreg_ofs: 4}
OTP_BUCK11_IADC_OFFSET_SET_1724: {name: IADC_OFFSET_SET, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_4, reg_addr: 19360, otp_owner: trim, value: 10, bw: 4, desc: 'Iadc offset setting (default should track cfg_cs_os_set<3:0>', htmldesc: 'Iadc offset setting (default should track cfg_cs_os_set<3:0>', idx: 3817, offset: 2, otp_b0: 0, otp_a0: 359, otpreg_add: 1724, otpreg_ofs: 0}
OTP_BUCK11_CFG_SC_OFFSET_SET_1725: {name: CFG_SC_OFFSET_SET, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_5, reg_addr: 19361, otp_owner: design, value: 20, bw: 6, desc: slope compensation offset setting to correct Igm by (Isc + Iripple/2) (MSB<6> unused), htmldesc: slope compensation offset setting to correct Igm by (Isc + Iripple/2) (MSB<6> unused), idx: 3818, offset: 6, otp_b0: 0, otp_a0: 359, otpreg_add: 1725, otpreg_ofs: 0}
OTP_BUCK11_CFG_SC_TRIM_1726: {name: CFG_SC_TRIM, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_6, reg_addr: 19362, otp_owner: trim, value: 12, bw: 6, desc: slope compensation ramp trim (MSB<6> unused), htmldesc: slope compensation ramp trim (MSB<6> unused), idx: 3819, offset: 12, otp_b0: 0, otp_a0: 359, otpreg_add: 1726, otpreg_ofs: 0}
OTP_BUCK11_CFG_DENOTCH_SEL_1726: {name: CFG_DENOTCH_SEL, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_6, reg_addr: 19362, otp_owner: design, value: 0, bw: 2, desc: denotch filter for stbx_hp signal, htmldesc: denotch filter for stbx_hp signal, idx: 3820, offset: 18, otp_b0: 0, otp_a0: 359, otpreg_add: 1726, otpreg_ofs: 6}
OTP_BUCK11_CFG_HS_ILIM_SET_1727: {name: CFG_HS_ILIM_SET, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_7, reg_addr: 19363, otp_owner: trim, value: 56, bw: 6, desc: 'high-side current limit setting (limit = 50k*(48uA+code*2uA)(MSB=1), = 50k*(32uA+code*2uA)(MSB=0))', htmldesc: 'high-side current limit setting (limit = 50k*(48uA+code*2uA)(MSB=1), = 50k*(32uA+code*2uA)(MSB=0))', idx: 3821, offset: 20, otp_b0: 0, otp_a0: 359, otpreg_add: 1727, otpreg_ofs: 0}
OTP_BUCK11_ILIM_NEG_PWM_EN_1727: {name: ILIM_NEG_PWM_EN, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_7, reg_addr: 19363, otp_owner: design, value: 0, bw: 1, desc: enable negative ilimit in pwm logic, htmldesc: enable negative ilimit in pwm logic, idx: 3822, offset: 26, otp_b0: 0, otp_a0: 359, otpreg_add: 1727, otpreg_ofs: 6}
OTP_BUCK11_ILIM_POS_PWM_EN_1727: {name: ILIM_POS_PWM_EN, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_7, reg_addr: 19363, otp_owner: design, value: 1, bw: 1, desc: enable positive ilimit in pwm logic, htmldesc: enable positive ilimit in pwm logic, idx: 3823, offset: 27, otp_b0: 0, otp_a0: 359, otpreg_add: 1727, otpreg_ofs: 7}
OTP_BUCK11_CFG_CS_LS_CAP_1728: {name: CFG_CS_LS_CAP, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_8, reg_addr: 19364, otp_owner: design, value: 0, bw: 2, desc: low-side current sensor cap set, htmldesc: low-side current sensor cap set, idx: 3824, offset: 28, otp_b0: 0, otp_a0: 359, otpreg_add: 1728, otpreg_ofs: 0}
OTP_BUCK11_CFG_HS_ILIM_BLK_SET_1728: {name: CFG_HS_ILIM_BLK_SET, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_8, reg_addr: 19364, otp_owner: design, value: 0, bw: 2, desc: hs_on leading edge blanking time setting (blanking time = 2.5ns + 1.6ns *code), htmldesc: hs_on leading edge blanking time setting (blanking time = 2.5ns + 1.6ns *code), idx: 3825, offset: 30, otp_b0: 0, otp_a0: 359, otpreg_add: 1728, otpreg_ofs: 4}
OTP_BUCK11_HS_ILIM_SET_LOW_1728: {name: HS_ILIM_SET_LOW, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_8, reg_addr: 19364, otp_owner: design, value: 0, bw: 1, desc: disable high-side current limit to the diigtal, htmldesc: disable high-side current limit to the diigtal, idx: 3826, offset: 0, otp_b0: 0, otp_a0: 360, otpreg_add: 1728, otpreg_ofs: 6}
OTP_BUCK11_PWM_SPARE_1729: {name: PWM_SPARE, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_9, reg_addr: 19365, otp_owner: design, value: 0, bw: 3, desc: '


    ', htmldesc: '', idx: 3827, offset: 1, otp_b0: 0, otp_a0: 360, otpreg_add: 1729, otpreg_ofs: 0}
OTP_BUCK11_CFG_LS_ROW_EN_1730: {name: CFG_LS_ROW_EN, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_10, reg_addr: 19366, otp_owner: design, value: 15, bw: 4, desc: Low-side switch row enable, htmldesc: Low-side switch row enable, idx: 3828, offset: 4, otp_b0: 0, otp_a0: 360, otpreg_add: 1730, otpreg_ofs: 0}
OTP_BUCK11_CFG_HS_ROW_EN_1731: {name: CFG_HS_ROW_EN, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_11, reg_addr: 19367, otp_owner: design, value: 63, bw: 6, desc: High-side switch row enable, htmldesc: High-side switch row enable, idx: 3829, offset: 8, otp_b0: 0, otp_a0: 360, otpreg_add: 1731, otpreg_ofs: 0}
OTP_BUCK11_CFG_HS_PREDRV_PUN_STR_1732: {name: CFG_HS_PREDRV_PUN_STR, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_12, reg_addr: 19368, otp_owner: design, value: 7, bw: 3, desc: High-side switch pre-driver pull-up strength, htmldesc: High-side switch pre-driver pull-up strength, idx: 3830, offset: 14, otp_b0: 0, otp_a0: 360, otpreg_add: 1732, otpreg_ofs: 0}
OTP_BUCK11_SNSFET_CTRL_1732: {name: SNSFET_CTRL, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_12, reg_addr: 19368, otp_owner: design, value: 0, bw: 1, desc: snsfet select setting, htmldesc: snsfet select setting, idx: 3831, offset: 17, otp_b0: 0, otp_a0: 360, otpreg_add: 1732, otpreg_ofs: 3}
OTP_BUCK11_CFG_DTC_LX_RISE_SEL_1733: {name: CFG_DTC_LX_RISE_SEL, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_14, reg_addr: 19370, otp_owner: design, value: 3, bw: 2, desc: LX rising edge dead-time setting, htmldesc: LX rising edge dead-time setting, idx: 3832, offset: 18, otp_b0: 0, otp_a0: 360, otpreg_add: 1733, otpreg_ofs: 0}
OTP_BUCK11_CFG_DTC_LX_FALL_SEL_1733: {name: CFG_DTC_LX_FALL_SEL, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_14, reg_addr: 19370, otp_owner: design, value: 1, bw: 2, desc: LX falling edge dead-time setting, htmldesc: LX falling edge dead-time setting, idx: 3833, offset: 20, otp_b0: 0, otp_a0: 360, otpreg_add: 1733, otpreg_ofs: 6}
OTP_BUCK11_CFG_ZVS_EN_1734: {name: CFG_ZVS_EN, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_15, reg_addr: 19371, otp_owner: design, value: 0, bw: 1, desc: Enable zero-voltage switching function, htmldesc: Enable zero-voltage switching function, idx: 3834, offset: 22, otp_b0: 0, otp_a0: 360, otpreg_add: 1734, otpreg_ofs: 0}
OTP_BUCK11_CFG_ZVS_REL_DEL_1734: {name: CFG_ZVS_REL_DEL, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_15, reg_addr: 19371, otp_owner: design, value: 15, bw: 4, desc: Zero-voltage switching release delay setting, htmldesc: Zero-voltage switching release delay setting, idx: 3835, offset: 23, otp_b0: 0, otp_a0: 360, otpreg_add: 1734, otpreg_ofs: 1}
OTP_BUCK11_CFG_MIR_GAIN_1734: {name: CFG_MIR_GAIN, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_15, reg_addr: 19371, otp_owner: design, value: 1, bw: 1, desc: mirror gain setting for the sc correction., htmldesc: mirror gain setting for the sc correction., idx: 3836, offset: 27, otp_b0: 0, otp_a0: 360, otpreg_add: 1734, otpreg_ofs: 7}
OTP_BUCK11_OTP_SPARE0_1735: {name: OTP_SPARE0, inst_name: BUCK11, reg_name: BUCK11_HP1_CFG_18, reg_addr: 19374, otp_owner: design, value: 0, bw: 4, desc: otp_spare0, htmldesc: otp_spare0, idx: 3837, offset: 28, otp_b0: 0, otp_a0: 360, otpreg_add: 1735, otpreg_ofs: 0}
OTP_BUCK14_CFG_DISABLE_LP_1736: {name: CFG_DISABLE_LP, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_0, reg_addr: 19712, otp_owner: design, value: 0, bw: 1, desc: 'LP module disable 0 : not disabled,  1: disabled', htmldesc: 'LP module disable<br>0 : not disabled, <br>1: disabled', idx: 3838, offset: 0, otp_b0: 0, otp_a0: 361, otpreg_add: 1736, otpreg_ofs: 0}
OTP_BUCK14_CFG_STOP_PCLK_IN_S2R_1736: {name: CFG_STOP_PCLK_IN_S2R, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_0, reg_addr: 19712, otp_owner: system, value: 0, bw: 1, desc: Stop the pclk if the buck is in LPM (S2R or wallet), htmldesc: Stop the pclk if the buck is in LPM (S2R or wallet), idx: 3839, offset: 1, otp_b0: 0, otp_a0: 361, otpreg_add: 1736, otpreg_ofs: 1}
OTP_BUCK14_CFG_EN_WALLET_1736: {name: CFG_EN_WALLET, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_0, reg_addr: 19712, otp_owner: system, value: 0, bw: 1, desc: 'Go to LPM mode if the buck is enabled and the chip goes to wallet mode. 0: no LPM 1: go to LPM in wallet mode.', htmldesc: 'Go to LPM mode if the buck is enabled and the chip goes to wallet mode.<br>0: no LPM<br>1: go to LPM in wallet mode.', idx: 3840, offset: 2, otp_b0: 0, otp_a0: 361, otpreg_add: 1736, otpreg_ofs: 2}
OTP_BUCK14_CFG_EN_S2R_1736: {name: CFG_EN_S2R, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_0, reg_addr: 19712, otp_owner: system, value: 0, bw: 1, desc: 'Enable of the low power S2R mode in pfm  0: S2R disabled,  1: S2R enabled', htmldesc: 'Enable of the low power S2R mode in pfm <br>0: S2R disabled, <br>1: S2R enabled', idx: 3841, offset: 3, otp_b0: 0, otp_a0: 361, otpreg_add: 1736, otpreg_ofs: 3}
OTP_BUCK14_CFG_BLANK_OV_EVT_DIS_1736: {name: CFG_BLANK_OV_EVT_DIS, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_0, reg_addr: 19712, otp_owner: system, value: 0, bw: 1, desc: disable the blanking of the ov event during startup and dvc, htmldesc: disable the blanking of the ov event during startup and dvc, idx: 3842, offset: 4, otp_b0: 0, otp_a0: 361, otpreg_add: 1736, otpreg_ofs: 4}
OTP_BUCK14_CFG_BLANK_UV_EVT_DIS_1736: {name: CFG_BLANK_UV_EVT_DIS, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_0, reg_addr: 19712, otp_owner: system, value: 0, bw: 1, desc: disable the blanking of the uv event during startup and dvc, htmldesc: disable the blanking of the uv event during startup and dvc, idx: 3843, offset: 5, otp_b0: 0, otp_a0: 361, otpreg_add: 1736, otpreg_ofs: 5}
OTP_BUCK14_CFG_BLANK_OC_EVT_DIS_1736: {name: CFG_BLANK_OC_EVT_DIS, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_0, reg_addr: 19712, otp_owner: system, value: 0, bw: 1, desc: disable the blanking of the pos-ilim event during startup and dvc, htmldesc: disable the blanking of the pos-ilim event during startup and dvc, idx: 3844, offset: 6, otp_b0: 0, otp_a0: 361, otpreg_add: 1736, otpreg_ofs: 6}
OTP_BUCK14_CFG_BLANK_UC_EVT_DIS_1736: {name: CFG_BLANK_UC_EVT_DIS, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_0, reg_addr: 19712, otp_owner: system, value: 0, bw: 1, desc: disable the blanking of the neg-ilim event during startup and dvc, htmldesc: disable the blanking of the neg-ilim event during startup and dvc, idx: 3845, offset: 7, otp_b0: 0, otp_a0: 361, otpreg_add: 1736, otpreg_ofs: 7}
OTP_BUCK14_CFG_PULLDN_DIS_1737: {name: CFG_PULLDN_DIS, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_1, reg_addr: 19713, otp_owner: system, value: 0, bw: 4, desc: 'disable the pulldown when the buck is disabled.  Bit0: valid in AWAKE Bit1: valid in SLEEP_DDR Bit2: valid in SLEEP_S2R Bit3: valid in OFF and during startup of the device.', htmldesc: 'disable the pulldown when the buck is disabled. <br>Bit0: valid in AWAKE<br>Bit1: valid in SLEEP_DDR<br>Bit2: valid in SLEEP_S2R<br>Bit3: valid in OFF and during startup of the device.', idx: 3846, offset: 8, otp_b0: 0, otp_a0: 361, otpreg_add: 1737,
  otpreg_ofs: 0}
OTP_BUCK14_CFG_EVT_STUP_DLY_1737: {name: CFG_EVT_STUP_DLY, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_1, reg_addr: 19713, otp_owner: design, value: 0, bw: 1, desc: 'Additional time to ignore the uv/ov flags after startup: (for events where the blanking is disabled, this delay is meaningless.) 0: 0us 1: 2us', htmldesc: 'Additional time to ignore the uv/ov flags after startup: (for events where the blanking is disabled, this delay is meaningless.)<br>0: 0us<br>1: 2us', idx: 3847, offset: 12, otp_b0: 0, otp_a0: 361, otpreg_add: 1737, otpreg_ofs: 4}
OTP_BUCK14_CFG_ADC_PULSE_CNT_EN_1737: {name: CFG_ADC_PULSE_CNT_EN, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_1, reg_addr: 19713, otp_owner: system, value: 1, bw: 1, desc: enable the pfm pulse counting in pfm mode. This is used to be able to do adc measurements in pfm mode., htmldesc: enable the pfm pulse counting in pfm mode. This is used to be able to do adc measurements in pfm mode., idx: 3848, offset: 13, otp_b0: 0, otp_a0: 361, otpreg_add: 1737, otpreg_ofs: 5}
OTP_BUCK14_CFG_DVC_DONE_DLY_1737: {name: CFG_DVC_DONE_DLY, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_1, reg_addr: 19713, otp_owner: design, value: 3, bw: 2, desc: 'Delay timer to send the dvc_done  after last DAC code is reached in DVC operation: 0: 0us 1: 0.5us 2: 1us 3: 2us', htmldesc: 'Delay timer to send the dvc_done  after last DAC code is reached in DVC operation:<br>0: 0us<br>1: 0.5us<br>2: 1us<br>3: 2us', idx: 3849, offset: 14, otp_b0: 0, otp_a0: 361, otpreg_add: 1737, otpreg_ofs: 6}
OTP_BUCK14_CFG_PREBIAS_TIME_1738: {name: CFG_PREBIAS_TIME, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_2, reg_addr: 19714, otp_owner: design, value: 2, bw: 2, desc: 'timer in PREBIAS state: 0,1: 62.5ns 2:    50us 3:    100us', htmldesc: 'timer in PREBIAS state:<br>0,1: 62.5ns<br>2:    50us<br>3:    100us', idx: 3850, offset: 16, otp_b0: 0, otp_a0: 361, otpreg_add: 1738, otpreg_ofs: 0}
OTP_BUCK14_CFG_PFM_S2R_STRETCH_TIME_1738: {name: CFG_PFM_S2R_STRETCH_TIME, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_2, reg_addr: 19714, otp_owner: design, value: 3, bw: 2, desc: 'Stretch time: 0: 125ns 1: 50us 2: 100us 3:  200us', htmldesc: 'Stretch time:<br>0: 125ns<br>1: 50us<br>2: 100us<br>3:  200us', idx: 3851, offset: 18, otp_b0: 0, otp_a0: 361, otpreg_add: 1738, otpreg_ofs: 2}
OTP_BUCK14_CFG_STARTUP_MODE_1738: {name: CFG_STARTUP_MODE, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_2, reg_addr: 19714, otp_owner: system, value: 1, bw: 2, desc: '0: Soft startup: current limit controlled ramp directly to VSEL target. (no fast startup) 1:  Fast direct startup: current limit controlled ramp directly to VSEL target. (fast startup current limit is used when fast startup situation is detected.) 2: Fast direct PFM startup: current limit controlled ramp in PFM directly to VSEL target. (not recommended for this buck) 3: Unused (do not write this code)', htmldesc: '0: Soft startup:
    current limit controlled ramp directly to VSEL target. (no fast startup)<br>1:  Fast direct startup: current limit controlled ramp directly to VSEL target. (fast startup current limit is used when fast startup situation is detected.)<br>2: Fast direct PFM startup: current limit controlled ramp in PFM directly to VSEL target. (not recommended for this buck)<br>3: Unused (do not write this code)', idx: 3852, offset: 20, otp_b0: 0, otp_a0: 361, otpreg_add: 1738, otpreg_ofs: 4}
OTP_BUCK14_CFG_DVC_TO_EN_1738: {name: CFG_DVC_TO_EN, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_2, reg_addr: 19714, otp_owner: design, value: 0, bw: 1, desc: 'timeout enable for dvc operations: 0: no timeout, wait for ov/uv 1: wait for ov/uv, but 64us after the final DAC code is reached and still ov or uv present, dvc is nevertheless finished.', htmldesc: 'timeout enable for dvc operations:<br>0: no timeout, wait for ov/uv<br>1: wait for ov/uv, but 64us after the final DAC code is reached and still ov or uv present, dvc is nevertheless finished.', idx: 3853, offset: 22, otp_b0: 0, otp_a0: 361,
  otpreg_add: 1738, otpreg_ofs: 6}
OTP_BUCK14_SPARE_1739: {name: SPARE, inst_name: BUCK14, reg_name: BUCK14_DIG_PROG_FSM_3, reg_addr: 19715, otp_owner: design, value: 0, bw: 8, desc: for future extension, htmldesc: for future extension, idx: 3854, offset: 23, otp_b0: 0, otp_a0: 361, otpreg_add: 1739, otpreg_ofs: 0}
OTP_BUCK14_CFG_OV_1740: {name: CFG_OV, inst_name: BUCK14, reg_name: BUCK14_DIG_OV_CNTRL_0, reg_addr: 19718, otp_owner: design, value: 16, bw: 5, desc: Trimming value for the over-voltage code to the over-voltage DAC, htmldesc: Trimming value for the over-voltage code to the over-voltage DAC, idx: 3855, offset: 31, otp_b0: 0, otp_a0: 361, otpreg_add: 1740, otpreg_ofs: 0}
OTP_BUCK14_CFG_OV_STUP_1741: {name: CFG_OV_STUP, inst_name: BUCK14, reg_name: BUCK14_DIG_OV_CNTRL_1, reg_addr: 19719, otp_owner: design, value: 16, bw: 5, desc: Trimming value for the over-voltage code to the over-voltage DAC during startup of the buck, htmldesc: Trimming value for the over-voltage code to the over-voltage DAC during startup of the buck, idx: 3856, offset: 4, otp_b0: 0, otp_a0: 362, otpreg_add: 1741, otpreg_ofs: 0}
OTP_BUCK14_CFG_UV0_1742: {name: CFG_UV0, inst_name: BUCK14, reg_name: BUCK14_DIG_UV0_CNTRL_0, reg_addr: 19720, otp_owner: design, value: 16, bw: 5, desc: Trimming value for the under-voltage code to the under-voltage DAC 0, htmldesc: Trimming value for the under-voltage code to the under-voltage DAC 0, idx: 3857, offset: 9, otp_b0: 0, otp_a0: 362, otpreg_add: 1742, otpreg_ofs: 0}
OTP_BUCK14_CFG_UV0_STUP_1743: {name: CFG_UV0_STUP, inst_name: BUCK14, reg_name: BUCK14_DIG_UV0_CNTRL_1, reg_addr: 19721, otp_owner: design, value: 0, bw: 5, desc: Trimming value for the under-voltage code to the under-voltage DAC 0 during startup of the buck, htmldesc: Trimming value for the under-voltage code to the under-voltage DAC 0 during startup of the buck, idx: 3858, offset: 14, otp_b0: 0, otp_a0: 362, otpreg_add: 1743, otpreg_ofs: 0}
OTP_BUCK14_CFG_FRQ_0_1744: {name: CFG_FRQ_0, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_2, reg_addr: 19722, otp_owner: system, value: 0, bw: 8, desc: 'Frequency 0 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', htmldesc: 'Frequency 0 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', idx: 3859, offset: 19, otp_b0: 0, otp_a0: 362, otpreg_add: 1744,
  otpreg_ofs: 0}
OTP_BUCK14_CFG_FRQ_1_1745: {name: CFG_FRQ_1, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_3, reg_addr: 19723, otp_owner: system, value: 0, bw: 8, desc: 'Frequency 1 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', htmldesc: 'Frequency 1 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', idx: 3860, offset: 27, otp_b0: 0, otp_a0: 362, otpreg_add: 1745,
  otpreg_ofs: 0}
OTP_BUCK14_CFG_FRQ_2_1746: {name: CFG_FRQ_2, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_4, reg_addr: 19724, otp_owner: system, value: 0, bw: 8, desc: 'Frequency 2 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', htmldesc: 'Frequency 2 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', idx: 3861, offset: 3, otp_b0: 0, otp_a0: 363, otpreg_add: 1746,
  otpreg_ofs: 0}
OTP_BUCK14_CFG_FRQ_3_1747: {name: CFG_FRQ_3, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_5, reg_addr: 19725, otp_owner: system, value: 0, bw: 8, desc: 'Frequency 3 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', htmldesc: 'Frequency 3 to be avoided in pfm (values below 40 may not be meaningful, depending on cfg_count_window_sel). The meaning of the LSB depends on cfg_count_window_sel (500hz, 1khz, 2khz)', idx: 3862, offset: 11, otp_b0: 0, otp_a0: 363, otpreg_add: 1747,
  otpreg_ofs: 0}
OTP_BUCK14_CFG_COUNT_WINDOW_SEL_1748: {name: CFG_COUNT_WINDOW_SEL, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_6, reg_addr: 19726, otp_owner: system, value: 0, bw: 2, desc: 'Selector of the counting window length In the frequency avoidance module  0: resolution 500Hz within 0-127.5KHz,  1: resolution 1kHz within 0-255kHz,  2-3: resolution 2kHz within 0-510kHz', htmldesc: 'Selector of the counting window length In the frequency avoidance module <br>0: resolution 500Hz within 0-127.5KHz, <br>1: resolution 1kHz within 0-255kHz, <br>2-3: resolution 2kHz within 0-510kHz', idx: 3863, offset: 19,
  otp_b0: 0, otp_a0: 363, otpreg_add: 1748, otpreg_ofs: 0}
OTP_BUCK14_CFG_BW_PERC_SEL_1748: {name: CFG_BW_PERC_SEL, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_6, reg_addr: 19726, otp_owner: system, value: 0, bw: 1, desc: 'Selector of the percentage bandwidth in the frequency avoidance module  0: 5% around the programmed frequency,  1: 10% around the programmed frequency', htmldesc: 'Selector of the percentage bandwidth in the frequency avoidance module <br>0: 5% around the programmed frequency, <br>1: 10% around the programmed frequency', idx: 3864, offset: 21, otp_b0: 0, otp_a0: 363, otpreg_add: 1748, otpreg_ofs: 2}
OTP_BUCK14_CFG_FRQ_LFSR_EN_1748: {name: CFG_FRQ_LFSR_EN, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_6, reg_addr: 19726, otp_owner: system, value: 0, bw: 1, desc: enable the lfsr for the frequency dithering, htmldesc: enable the lfsr for the frequency dithering, idx: 3865, offset: 22, otp_b0: 0, otp_a0: 363, otpreg_add: 1748, otpreg_ofs: 3}
OTP_BUCK14_CFG_EN_FRQ_AVOIDANCE_1748: {name: CFG_EN_FRQ_AVOIDANCE, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_6, reg_addr: 19726, otp_owner: system, value: 0, bw: 1, desc: 'Enable of the frequency avoidance module  0: the functionality is disabled,  1: the functionality is enabled', htmldesc: 'Enable of the frequency avoidance module <br>0: the functionality is disabled, <br>1: the functionality is enabled', idx: 3866, offset: 23, otp_b0: 0, otp_a0: 363, otpreg_add: 1748, otpreg_ofs: 4}
OTP_BUCK14_EN_CLK_DITHERING_1748: {name: EN_CLK_DITHERING, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_6, reg_addr: 19726, otp_owner: trim, value: 0, bw: 1, desc: 'Enable of the dithering ramp generation (0: disabled, 1: enabled)', htmldesc: 'Enable of the dithering ramp generation (0: disabled, 1: enabled)', idx: 3867, offset: 24, otp_b0: 0, otp_a0: 363, otpreg_add: 1748, otpreg_ofs: 5}
OTP_BUCK14_SPARE1_1748: {name: SPARE1, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_6, reg_addr: 19726, otp_owner: design, value: 0, bw: 2, desc: spare, htmldesc: spare, idx: 3868, offset: 25, otp_b0: 0, otp_a0: 363, otpreg_add: 1748, otpreg_ofs: 6}
OTP_BUCK14_CFG_DVC_DONE_CONDITION_1749: {name: CFG_DVC_DONE_CONDITION, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_7, reg_addr: 19727, otp_owner: design, value: 0, bw: 2, desc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module: 0: wait for dummy step only for group DVC (original condition)   1: same as 0, but ignore dvc_state_ok_i   2: wait for dummy step in both ind and group DVC    3: same as 2, but ignore dvc_state_ok_i', htmldesc: 'Configure the condition to generate dvc_done (through ramp_idle) in the buck_dvc module:<br>0: wait for dummy step only
    for group DVC (original condition)  <br>1: same as 0, but ignore dvc_state_ok_i  <br>2: wait for dummy step in both ind and group DVC   <br>3: same as 2, but ignore dvc_state_ok_i', idx: 3869, offset: 27, otp_b0: 0, otp_a0: 363, otpreg_add: 1749, otpreg_ofs: 0}
OTP_BUCK14_CFG_DVC_SR_PWRDN_1749: {name: CFG_DVC_SR_PWRDN, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_7, reg_addr: 19727, otp_owner: system, value: 0, bw: 4, desc: 'Disable buck by slewing down the VID to the lowest vsel , 0    ----  No slew disable , 1    ----  Disable with slewrate 1.5625 mv/us  , 2    ----  Disable with slewrate 3.125 mv/us  , 3    ----  Disable with slewrate 4.6875 mv/us 4    ----  Disable with slewrate 6.25 mv/us  , 5    ----  Disable with slewrate 12.5 mv/us  , 6    ----  Disable with slewrate 25 mv/us  , 7    ----  Disable with slewrate 50 mv/us  , 8-15 ----  Disable
    with slewrate 0.781 mv/us', htmldesc: 'Disable buck by slewing down the VID to the lowest vsel ,<br>0    ----  No slew disable ,<br>1    ----  Disable with slewrate 1.5625 mv/us  ,<br>2    ----  Disable with slewrate 3.125 mv/us  ,<br>3    ----  Disable with slewrate 4.6875 mv/us<br>4    ----  Disable with slewrate 6.25 mv/us  ,<br>5    ----  Disable with slewrate 12.5 mv/us  ,<br>6    ----  Disable with slewrate 25 mv/us  ,<br>7    ----  Disable with slewrate 50 mv/us  ,<br>8-15 ----  Disable with slewrate 0.781 mv/us', idx: 3870, offset: 29, otp_b0: 0, otp_a0: 363, otpreg_add: 1749, otpreg_ofs: 4}
OTP_BUCK14_CFG_DVC_SR_FAST_STARTUP_UP_1750: {name: CFG_DVC_SR_FAST_STARTUP_UP, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_8, reg_addr: 19728, otp_owner: system, value: 0, bw: 4, desc: 'Ramp up slewrate for fast startup: (not recommended to use in this buck) 0    ----  DVC with slewrate 0.781mv/us  1    ----  DVC with slewrate 1.5625 mv/us  , 2    ----  DVC with slewrate 3.125 mv/us  , 3    ----  DVC with slewrate 4.6875 mv/us 4    ----  DVC with slewrate 6.25 mv/us  , 5    ----  DVC with slewrate 12.5 mv/us  , 6    ----  DVC with slewrate 25 mv/us  , 7    ----  DVC with slewrate 50 mv/us  ,
    8-15 ----  DVC with slewrate 0.781 mv/us', htmldesc: 'Ramp up slewrate for fast startup: (not recommended to use in this buck)<br>0    ----  DVC with slewrate 0.781mv/us <br>1    ----  DVC with slewrate 1.5625 mv/us  ,<br>2    ----  DVC with slewrate 3.125 mv/us  ,<br>3    ----  DVC with slewrate 4.6875 mv/us<br>4    ----  DVC with slewrate 6.25 mv/us  ,<br>5    ----  DVC with slewrate 12.5 mv/us  ,<br>6    ----  DVC with slewrate 25 mv/us  ,<br>7    ----  DVC with slewrate 50 mv/us  ,<br>8-15 ----  DVC with slewrate 0.781 mv/us', idx: 3871, offset: 1, otp_b0: 0, otp_a0: 364, otpreg_add: 1750,
  otpreg_ofs: 0}
OTP_BUCK14_CFG_DVC_SR_FAST_STARTUP_DN_1750: {name: CFG_DVC_SR_FAST_STARTUP_DN, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_8, reg_addr: 19728, otp_owner: system, value: 0, bw: 4, desc: 'Ramp dn slewrate for fast startup: (not recommended to use in this buck) 0    ----  DVC with slewrate 0.781mv/us  1    ----  DVC with slewrate 1.5625 mv/us  , 2    ----  DVC with slewrate 3.125 mv/us  , 3    ----  DVC with slewrate 4.6875 mv/us 4    ----  DVC with slewrate 6.25 mv/us  , 5    ----  DVC with slewrate 12.5 mv/us  , 6    ----  DVC with slewrate 25 mv/us  , 7    ----  DVC with slewrate 50 mv/us  ,
    8-15 ----  DVC with slewrate 0.781 mv/us', htmldesc: 'Ramp dn slewrate for fast startup: (not recommended to use in this buck)<br>0    ----  DVC with slewrate 0.781mv/us <br>1    ----  DVC with slewrate 1.5625 mv/us  ,<br>2    ----  DVC with slewrate 3.125 mv/us  ,<br>3    ----  DVC with slewrate 4.6875 mv/us<br>4    ----  DVC with slewrate 6.25 mv/us  ,<br>5    ----  DVC with slewrate 12.5 mv/us  ,<br>6    ----  DVC with slewrate 25 mv/us  ,<br>7    ----  DVC with slewrate 50 mv/us  ,<br>8-15 ----  DVC with slewrate 0.781 mv/us', idx: 3872, offset: 5, otp_b0: 0, otp_a0: 364, otpreg_add: 1750,
  otpreg_ofs: 4}
OTP_BUCK14_CFG_FAST_STARTUP_ILIM_1751: {name: CFG_FAST_STARTUP_ILIM, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_9, reg_addr: 19729, otp_owner: system, value: 0, bw: 5, desc: 'current limit used during fast startup: 0- 7: 2392mA + 90mA* cfg_fast_startup_ilim 8-15: 1660mA - 90mA* cfg_fast_startup_ilim 16-31: unused. Never write these codes.', htmldesc: 'current limit used during fast startup:<br>0- 7: 2392mA + 90mA* cfg_fast_startup_ilim<br>8-15: 1660mA - 90mA* cfg_fast_startup_ilim<br>16-31: unused. Never write these codes.', idx: 3873, offset: 9, otp_b0: 0, otp_a0: 364, otpreg_add: 1751,
  otpreg_ofs: 0}
OTP_BUCK14_CFG_STARTUP_ILIM_1752: {name: CFG_STARTUP_ILIM, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_10, reg_addr: 19730, otp_owner: system, value: 11, bw: 5, desc: 'current limit used during fast startup: 0- 7: 928mA + 90mA* cfg_startup_ilim 8-15: 196mA - 90mA* cfg_startup_ilim 16-31: unused. Never write these codes.', htmldesc: 'current limit used during fast startup:<br>0- 7: 928mA + 90mA* cfg_startup_ilim<br>8-15: 196mA - 90mA* cfg_startup_ilim<br>16-31: unused. Never write these codes.', idx: 3874, offset: 14, otp_b0: 0, otp_a0: 364, otpreg_add: 1752, otpreg_ofs: 0}
OTP_BUCK14_CFG_DEB_UV_1753: {name: CFG_DEB_UV, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_11, reg_addr: 19731, otp_owner: system, value: 0, bw: 2, desc: 'debouncing for uv_event: 0: 0ns 1: 3 clk cycles 2: 5 clk cycles 3: 7 clk cycles', htmldesc: 'debouncing for uv_event:<br>0: 0ns<br>1: 3 clk cycles<br>2: 5 clk cycles<br>3: 7 clk cycles', idx: 3875, offset: 19, otp_b0: 0, otp_a0: 364, otpreg_add: 1753, otpreg_ofs: 0}
OTP_BUCK14_CFG_DEB_OV_1753: {name: CFG_DEB_OV, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_11, reg_addr: 19731, otp_owner: system, value: 0, bw: 2, desc: 'debouncing for ov_event: 0: 0ns 1: 3 clk cycles 2: 5 clk cycles 3: 7 clk cycles', htmldesc: 'debouncing for ov_event:<br>0: 0ns<br>1: 3 clk cycles<br>2: 5 clk cycles<br>3: 7 clk cycles', idx: 3876, offset: 21, otp_b0: 0, otp_a0: 364, otpreg_add: 1753, otpreg_ofs: 2}
OTP_BUCK14_CFG_DEB_POS_ILIM_1753: {name: CFG_DEB_POS_ILIM, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_11, reg_addr: 19731, otp_owner: system, value: 0, bw: 2, desc: 'debouncing for pos_ilim_event: 0: 0ns 1: 3 clk cycles 2: 5 clk cycles 3: 7 clk cycles', htmldesc: 'debouncing for pos_ilim_event:<br>0: 0ns<br>1: 3 clk cycles<br>2: 5 clk cycles<br>3: 7 clk cycles', idx: 3877, offset: 23, otp_b0: 0, otp_a0: 364, otpreg_add: 1753, otpreg_ofs: 4}
OTP_BUCK14_CFG_DEB_NEG_ILIM_1753: {name: CFG_DEB_NEG_ILIM, inst_name: BUCK14, reg_name: BUCK14_DIG_DIG_CNTRL_11, reg_addr: 19731, otp_owner: system, value: 0, bw: 2, desc: 'debouncing for neg_ilim_event: 0: 0ns 1: 3 clk cycles 2: 5 clk cycles 3: 7 clk cycles', htmldesc: 'debouncing for neg_ilim_event:<br>0: 0ns<br>1: 3 clk cycles<br>2: 5 clk cycles<br>3: 7 clk cycles', idx: 3878, offset: 25, otp_b0: 0, otp_a0: 364, otpreg_add: 1753, otpreg_ofs: 6}
OTP_BUCK14_PFM_EXIT_TIME_1754: {name: PFM_EXIT_TIME, inst_name: BUCK14, reg_name: BUCK14_PFM_CFG_0, reg_addr: 19744, otp_owner: design, value: 0, bw: 2, desc: programming of the minimum pause time which will trigger pfm exit, htmldesc: programming of the minimum pause time which will trigger pfm exit, idx: 3879, offset: 27, otp_b0: 0, otp_a0: 364, otpreg_add: 1754, otpreg_ofs: 0}
OTP_BUCK14_EN_PFM_PANIC_EXIT_1754: {name: EN_PFM_PANIC_EXIT, inst_name: BUCK14, reg_name: BUCK14_PFM_CFG_0, reg_addr: 19744, otp_owner: design, value: 0, bw: 1, desc: 'turn on all phases ON when VALLEY COMP longer as ON TIME, or VALLEY COMP coming before ZERO CROSSING (in PFM)', htmldesc: 'turn on all phases ON when VALLEY COMP longer as ON TIME, or VALLEY COMP coming before ZERO CROSSING (in PFM)', idx: 3880, offset: 29, otp_b0: 0, otp_a0: 364, otpreg_add: 1754, otpreg_ofs: 2}
OTP_BUCK14_PFM_ENTRY_CNT_1754: {name: PFM_ENTRY_CNT, inst_name: BUCK14, reg_name: BUCK14_PFM_CFG_0, reg_addr: 19744, otp_owner: design, value: 0, bw: 2, desc: number of zero crossing event to be counted before entering PFM, htmldesc: number of zero crossing event to be counted before entering PFM, idx: 3881, offset: 30, otp_b0: 0, otp_a0: 364, otpreg_add: 1754, otpreg_ofs: 3}
OTP_BUCK14_PFM_EXIT_NUMBER_OF_ADJ_PULSES_1754: {name: PFM_EXIT_NUMBER_OF_ADJ_PULSES, inst_name: BUCK14, reg_name: BUCK14_PFM_CFG_0, reg_addr: 19744, otp_owner: design, value: 0, bw: 2, desc: number of PAUSE time smaller than the minimum allowed before exiting PFM, htmldesc: number of PAUSE time smaller than the minimum allowed before exiting PFM, idx: 3882, offset: 0, otp_b0: 0, otp_a0: 365, otpreg_add: 1754, otpreg_ofs: 5}
OTP_BUCK14_DISABLE_FORCE_PWM_IN_DVC_1754: {name: DISABLE_FORCE_PWM_IN_DVC, inst_name: BUCK14, reg_name: BUCK14_PFM_CFG_0, reg_addr: 19744, otp_owner: design, value: 0, bw: 1, desc: 'if enabled DVC down happens with the load current, device stays in PFM mode', htmldesc: 'if enabled DVC down happens with the load current, device stays in PFM mode', idx: 3883, offset: 2, otp_b0: 0, otp_a0: 365, otpreg_add: 1754, otpreg_ofs: 7}
OTP_BUCK14_EN_PFM_EXIT_BY_COUNT_1755: {name: EN_PFM_EXIT_BY_COUNT, inst_name: BUCK14, reg_name: BUCK14_PFM_CFG_1, reg_addr: 19745, otp_owner: design, value: 0, bw: 1, desc: exit pfm by counting Ton time, htmldesc: exit pfm by counting Ton time, idx: 3884, offset: 3, otp_b0: 0, otp_a0: 365, otpreg_add: 1755, otpreg_ofs: 0}
OTP_BUCK14_BIGGER_PFM_HYST_1755: {name: BIGGER_PFM_HYST, inst_name: BUCK14, reg_name: BUCK14_PFM_CFG_1, reg_addr: 19745, otp_owner: design, value: 1, bw: 1, desc: when set to 1 increase pfm hysteresis, htmldesc: when set to 1 increase pfm hysteresis, idx: 3885, offset: 4, otp_b0: 0, otp_a0: 365, otpreg_add: 1755, otpreg_ofs: 1}
OTP_BUCK14_SPARE_1755: {name: SPARE, inst_name: BUCK14, reg_name: BUCK14_PFM_CFG_1, reg_addr: 19745, otp_owner: design, value: 0, bw: 6, desc: spares, htmldesc: spares, idx: 3886, offset: 5, otp_b0: 0, otp_a0: 365, otpreg_add: 1755, otpreg_ofs: 2}
OTP_BUCK14_TRIM_DOWN_SLOPE_CURRENT_1756: {name: TRIM_DOWN_SLOPE_CURRENT, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_0, reg_addr: 19752, otp_owner: trim, value: 0, bw: 4, desc: varies the slope of the PLL down ramp, htmldesc: varies the slope of the PLL down ramp, idx: 3887, offset: 11, otp_b0: 0, otp_a0: 365, otpreg_add: 1756, otpreg_ofs: 0}
OTP_BUCK14_TRIM_RATIO_1756: {name: TRIM_RATIO, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_0, reg_addr: 19752, otp_owner: trim, value: 0, bw: 3, desc: trim of the cap of the up slope, htmldesc: trim of the cap of the up slope, idx: 3888, offset: 15, otp_b0: 0, otp_a0: 365, otpreg_add: 1756, otpreg_ofs: 4}
OTP_BUCK14_ENABLE_PLL_ZERO_1756: {name: ENABLE_PLL_ZERO, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_0, reg_addr: 19752, otp_owner: design, value: 0, bw: 1, desc: enable the pll zero, htmldesc: enable the pll zero, idx: 3889, offset: 18, otp_b0: 0, otp_a0: 365, otpreg_add: 1756, otpreg_ofs: 7}
OTP_BUCK14_TRIM_PERIOD_1757: {name: TRIM_PERIOD, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_1, reg_addr: 19753, otp_owner: trim, value: 0, bw: 3, desc: adjust the down ramp to cross the whole dynamic range without one switching period, htmldesc: adjust the down ramp to cross the whole dynamic range without one switching period, idx: 3890, offset: 19, otp_b0: 0, otp_a0: 365, otpreg_add: 1757, otpreg_ofs: 0}
OTP_BUCK14_TRIM_ZCD_1757: {name: TRIM_ZCD, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_1, reg_addr: 19753, otp_owner: trim, value: 0, bw: 5, desc: trimming of zero crossing threshold, htmldesc: trimming of zero crossing threshold, idx: 3891, offset: 22, otp_b0: 0, otp_a0: 365, otpreg_add: 1757, otpreg_ofs: 3}
OTP_BUCK14_TRIM_IFB_RESET_1758: {name: TRIM_IFB_RESET, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_2, reg_addr: 19754, otp_owner: trim, value: 14, bw: 4, desc: trimming of pedestal for IFB during PFM, htmldesc: trimming of pedestal for IFB during PFM, idx: 3892, offset: 27, otp_b0: 0, otp_a0: 365, otpreg_add: 1758, otpreg_ofs: 0}
OTP_BUCK14_TRIM_ONTIME_GAIN_1758: {name: TRIM_ONTIME_GAIN, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_2, reg_addr: 19754, otp_owner: trim, value: 0, bw: 3, desc: varies the slope of the reconstructed up ramp, htmldesc: varies the slope of the reconstructed up ramp, idx: 3893, offset: 31, otp_b0: 0, otp_a0: 365, otpreg_add: 1758, otpreg_ofs: 4}
OTP_BUCK14_EN_PARK_IFB_1759: {name: EN_PARK_IFB, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_3, reg_addr: 19755, otp_owner: design, value: 1, bw: 1, desc: Enable the parking of the current sense during Ton, htmldesc: Enable the parking of the current sense during Ton, idx: 3894, offset: 2, otp_b0: 0, otp_a0: 366, otpreg_add: 1759, otpreg_ofs: 0}
OTP_BUCK14_EN_DIF_BRANCH_1759: {name: EN_DIF_BRANCH, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_3, reg_addr: 19755, otp_owner: design, value: 1, bw: 1, desc: enable differential branch in current sense amplifier, htmldesc: enable differential branch in current sense amplifier, idx: 3895, offset: 3, otp_b0: 0, otp_a0: 366, otpreg_add: 1759, otpreg_ofs: 1}
OTP_BUCK14_EN_SH_1759: {name: EN_SH, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_3, reg_addr: 19755, otp_owner: design, value: 0, bw: 1, desc: eable sample & hold in CSA for parking of amplifier output during Ton, htmldesc: eable sample & hold in CSA for parking of amplifier output during Ton, idx: 3896, offset: 4, otp_b0: 0, otp_a0: 366, otpreg_add: 1759, otpreg_ofs: 2}
OTP_BUCK14_DIS_EXT_MINOFF_1759: {name: DIS_EXT_MINOFF, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_3, reg_addr: 19755, otp_owner: design, value: 0, bw: 1, desc: disable increase min OFF time, htmldesc: disable increase min OFF time, idx: 3897, offset: 5, otp_b0: 0, otp_a0: 366, otpreg_add: 1759, otpreg_ofs: 4}
OTP_BUCK14_EN_VALLEY_BLANK_1760: {name: EN_VALLEY_BLANK, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_4, reg_addr: 19756, otp_owner: design, value: 1, bw: 1, desc: enable of valley comp blank at the end of on-time, htmldesc: enable of valley comp blank at the end of on-time, idx: 3898, offset: 6, otp_b0: 0, otp_a0: 366, otpreg_add: 1760, otpreg_ofs: 0}
OTP_BUCK14_PROG_ZERO_1760: {name: PROG_ZERO, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_4, reg_addr: 19756, otp_owner: trim, value: 0, bw: 2, desc: programming of the pll zero frequency, htmldesc: programming of the pll zero frequency, idx: 3899, offset: 7, otp_b0: 0, otp_a0: 366, otpreg_add: 1760, otpreg_ofs: 1}
OTP_BUCK14_EN_STRETCHED_MINOFF_1760: {name: EN_STRETCHED_MINOFF, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_4, reg_addr: 19756, otp_owner: design, value: 0, bw: 1, desc: enable of increase valley comp blank time, htmldesc: enable of increase valley comp blank time, idx: 3900, offset: 9, otp_b0: 0, otp_a0: 366, otpreg_add: 1760, otpreg_ofs: 3}
OTP_BUCK14_EN_DLL_1760: {name: EN_DLL, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_4, reg_addr: 19756, otp_owner: design, value: 0, bw: 1, desc: en_dll functionality for phase alignment, htmldesc: en_dll functionality for phase alignment, idx: 3901, offset: 10, otp_b0: 0, otp_a0: 366, otpreg_add: 1760, otpreg_ofs: 4}
OTP_BUCK14_PROG_SPEED_DLL_1760: {name: PROG_SPEED_DLL, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_4, reg_addr: 19756, otp_owner: design, value: 0, bw: 2, desc: programming of DLL gain, htmldesc: programming of DLL gain, idx: 3902, offset: 11, otp_b0: 0, otp_a0: 366, otpreg_add: 1760, otpreg_ofs: 5}
OTP_BUCK14_DISABLE_DRIVER_1760: {name: DISABLE_DRIVER, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_4, reg_addr: 19756, otp_owner: design, value: 0, bw: 1, desc: disable of the driver, htmldesc: disable of the driver, idx: 3903, offset: 13, otp_b0: 0, otp_a0: 366, otpreg_add: 1760, otpreg_ofs: 7}
OTP_BUCK14_TRIM_ISNS_GAIN_1761: {name: TRIM_ISNS_GAIN, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_5, reg_addr: 19757, otp_owner: trim, value: 0, bw: 5, desc: trimming of ISENSE gain, htmldesc: trimming of ISENSE gain, idx: 3904, offset: 14, otp_b0: 0, otp_a0: 366, otpreg_add: 1761, otpreg_ofs: 0}
OTP_BUCK14_TRIM_MINOFF_1761: {name: TRIM_MINOFF, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_5, reg_addr: 19757, otp_owner: trim, value: 0, bw: 3, desc: trimming of min OFF time, htmldesc: trimming of min OFF time, idx: 3905, offset: 19, otp_b0: 0, otp_a0: 366, otpreg_add: 1761, otpreg_ofs: 5}
OTP_BUCK14_TRIM_ISNS_OFF_1762: {name: TRIM_ISNS_OFF, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_6, reg_addr: 19758, otp_owner: trim, value: 0, bw: 6, desc: trimming of ISENSE offset, htmldesc: trimming of ISENSE offset, idx: 3906, offset: 22, otp_b0: 0, otp_a0: 366, otpreg_add: 1762, otpreg_ofs: 0}
OTP_BUCK14_SPARE2_1762: {name: SPARE2, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_6, reg_addr: 19758, otp_owner: design, value: 0, bw: 1, desc: spares, htmldesc: spares, idx: 3907, offset: 28, otp_b0: 0, otp_a0: 366, otpreg_add: 1762, otpreg_ofs: 7}
OTP_BUCK14_SPARE1_1763: {name: SPARE1, inst_name: BUCK14, reg_name: BUCK14_LP_CFG_8, reg_addr: 19760, otp_owner: design, value: 0, bw: 8, desc: spares, htmldesc: spares, idx: 3908, offset: 29, otp_b0: 0, otp_a0: 366, otpreg_add: 1763, otpreg_ofs: 0}
OTP_BUCK14_DISABLE_OV_1764: {name: DISABLE_OV, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_0, reg_addr: 19784, otp_owner: system, value: 0, bw: 1, desc: disable OV comparator, htmldesc: disable OV comparator, idx: 3909, offset: 5, otp_b0: 0, otp_a0: 367, otpreg_add: 1764, otpreg_ofs: 0}
OTP_BUCK14_COMPENSATION_TRIMMING_1764: {name: COMPENSATION_TRIMMING, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_0, reg_addr: 19784, otp_owner: design, value: 0, bw: 2, desc: trimming bit for compensation network, htmldesc: trimming bit for compensation network, idx: 3910, offset: 6, otp_b0: 0, otp_a0: 367, otpreg_add: 1764, otpreg_ofs: 1}
OTP_BUCK14_DIS_OUT_BLANK_S2R_1764: {name: DIS_OUT_BLANK_S2R, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_0, reg_addr: 19784, otp_owner: design, value: 0, bw: 1, desc: Disable of VEA blank in S2R transition, htmldesc: Disable of VEA blank in S2R transition, idx: 3911, offset: 8, otp_b0: 0, otp_a0: 367, otpreg_add: 1764, otpreg_ofs: 3}
OTP_BUCK14_PROG_LL_1764: {name: PROG_LL, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_0, reg_addr: 19784, otp_owner: trim, value: 0, bw: 4, desc: loadline gain, htmldesc: loadline gain, idx: 3912, offset: 9, otp_b0: 0, otp_a0: 367, otpreg_add: 1764, otpreg_ofs: 4}
OTP_BUCK14_TRIM_CL_1765: {name: TRIM_CL, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_1, reg_addr: 19785, otp_owner: trim, value: 0, bw: 5, desc: trimming of positive current limit, htmldesc: trimming of positive current limit, idx: 3913, offset: 13, otp_b0: 0, otp_a0: 367, otpreg_add: 1765, otpreg_ofs: 0}
OTP_BUCK14_GM_TRIM_1765: {name: GM_TRIM, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_1, reg_addr: 19785, otp_owner: trim, value: 0, bw: 3, desc: program Gm stage gm, htmldesc: program Gm stage gm, idx: 3914, offset: 18, otp_b0: 0, otp_a0: 367, otpreg_add: 1765, otpreg_ofs: 5}
OTP_BUCK14_TRIM_RES_1766: {name: TRIM_RES, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_2, reg_addr: 19786, otp_owner: trim, value: 0, bw: 4, desc: trimming of compensation resistance, htmldesc: trimming of compensation resistance, idx: 3915, offset: 21, otp_b0: 0, otp_a0: 367, otpreg_add: 1766, otpreg_ofs: 0}
OTP_BUCK14_TRIM_CLAMPLOW_1766: {name: TRIM_CLAMPLOW, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_2, reg_addr: 19786, otp_owner: trim, value: 0, bw: 4, desc: trim low clamping of the output of the OTA, htmldesc: trim low clamping of the output of the OTA, idx: 3916, offset: 25, otp_b0: 0, otp_a0: 367, otpreg_add: 1766, otpreg_ofs: 4}
OTP_BUCK14_TRIM_I2V_ADC_1767: {name: TRIM_I2V_ADC, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_3, reg_addr: 19787, otp_owner: trim, value: 0, bw: 5, desc: 4 bits for i2v current conversion for adc, htmldesc: 4 bits for i2v current conversion for adc, idx: 3917, offset: 29, otp_b0: 0, otp_a0: 367, otpreg_add: 1767, otpreg_ofs: 0}
OTP_BUCK14_DISABLE_VDROOP_1767: {name: DISABLE_VDROOP, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_3, reg_addr: 19787, otp_owner: system, value: 0, bw: 1, desc: disable Vdroop comp, htmldesc: disable Vdroop comp, idx: 3918, offset: 2, otp_b0: 0, otp_a0: 368, otpreg_add: 1767, otpreg_ofs: 6}
OTP_BUCK14_DIS_VREF_PFM_1767: {name: DIS_VREF_PFM, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_3, reg_addr: 19787, otp_owner: design, value: 0, bw: 1, desc: disable pfm voltage reference for 0 inductor current from neg current limit, htmldesc: disable pfm voltage reference for 0 inductor current from neg current limit, idx: 3919, offset: 3, otp_b0: 0, otp_a0: 368, otpreg_add: 1767, otpreg_ofs: 7}
OTP_BUCK14_PROG_NEG_ILIM_1768: {name: PROG_NEG_ILIM, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_4, reg_addr: 19788, otp_owner: trim, value: 0, bw: 4, desc: programming of negative current limit, htmldesc: programming of negative current limit, idx: 3920, offset: 4, otp_b0: 0, otp_a0: 368, otpreg_add: 1768, otpreg_ofs: 0}
OTP_BUCK14_TRIM_CAP_1768: {name: TRIM_CAP, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_4, reg_addr: 19788, otp_owner: trim, value: 0, bw: 4, desc: varies compensation cap, htmldesc: varies compensation cap, idx: 3921, offset: 8, otp_b0: 0, otp_a0: 368, otpreg_add: 1768, otpreg_ofs: 4}
OTP_BUCK14_PROG_LL_DELAY_1769: {name: PROG_LL_DELAY, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_5, reg_addr: 19789, otp_owner: trim, value: 0, bw: 2, desc: varies bandwidth of the load line loop, htmldesc: varies bandwidth of the load line loop, idx: 3922, offset: 12, otp_b0: 0, otp_a0: 368, otpreg_add: 1769, otpreg_ofs: 0}
OTP_BUCK14_TRIM_RLL_1769: {name: TRIM_RLL, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_5, reg_addr: 19789, otp_owner: trim, value: 0, bw: 2, desc: loadline trim, htmldesc: loadline trim, idx: 3923, offset: 14, otp_b0: 0, otp_a0: 368, otpreg_add: 1769, otpreg_ofs: 2}
OTP_BUCK14_USE_ACTIVEDIS_UNDER_OV_1769: {name: USE_ACTIVEDIS_UNDER_OV, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_5, reg_addr: 19789, otp_owner: system, value: 0, bw: 1, desc: use active discharge resistor when OV is detected, htmldesc: use active discharge resistor when OV is detected, idx: 3924, offset: 16, otp_b0: 0, otp_a0: 368, otpreg_add: 1769, otpreg_ofs: 4}
OTP_BUCK14_TEST_300MV_1769: {name: TEST_300MV, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_5, reg_addr: 19789, otp_owner: trim, value: 0, bw: 1, desc: shifts output voltage range down 100mV, htmldesc: shifts output voltage range down 100mV, idx: 3925, offset: 17, otp_b0: 0, otp_a0: 368, otpreg_add: 1769, otpreg_ofs: 5}
OTP_BUCK14_DISABLE_CLAMP_LO_1769: {name: DISABLE_CLAMP_LO, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_5, reg_addr: 19789, otp_owner: design, value: 0, bw: 1, desc: disable negative current limit, htmldesc: disable negative current limit, idx: 3926, offset: 18, otp_b0: 0, otp_a0: 368, otpreg_add: 1769, otpreg_ofs: 6}
OTP_BUCK14_DISABLE_CLAMP_HI_1769: {name: DISABLE_CLAMP_HI, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_5, reg_addr: 19789, otp_owner: design, value: 0, bw: 1, desc: disable positive current limit, htmldesc: disable positive current limit, idx: 3927, offset: 19, otp_b0: 0, otp_a0: 368, otpreg_add: 1769, otpreg_ofs: 7}
OTP_BUCK14_TRIM_VOUT_1770: {name: TRIM_VOUT, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_6, reg_addr: 19790, otp_owner: trim, value: 0, bw: 5, desc: trimming of output voltage offset, htmldesc: trimming of output voltage offset, idx: 3928, offset: 20, otp_b0: 0, otp_a0: 368, otpreg_add: 1770, otpreg_ofs: 0}
OTP_BUCK14_EN_BOOST_SLEW_1770: {name: EN_BOOST_SLEW, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_6, reg_addr: 19790, otp_owner: design, value: 0, bw: 1, desc: enable DAC buffer skew rate boosting option, htmldesc: enable DAC buffer skew rate boosting option, idx: 3929, offset: 25, otp_b0: 0, otp_a0: 368, otpreg_add: 1770, otpreg_ofs: 5}
OTP_BUCK14_PLUS_200MV_1770: {name: PLUS_200MV, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_6, reg_addr: 19790, otp_owner: trim, value: 0, bw: 1, desc: shifts output voltage up 200mV, htmldesc: shifts output voltage up 200mV, idx: 3930, offset: 26, otp_b0: 0, otp_a0: 368, otpreg_add: 1770, otpreg_ofs: 6}
OTP_BUCK14_EN_PFM_HI_GM_1770: {name: EN_PFM_HI_GM, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_6, reg_addr: 19790, otp_owner: design, value: 0, bw: 1, desc: increase PFM bandwidth, htmldesc: increase PFM bandwidth, idx: 3931, offset: 27, otp_b0: 0, otp_a0: 368, otpreg_add: 1770, otpreg_ofs: 7}
OTP_BUCK14_PROG_VREF_S2R_1771: {name: PROG_VREF_S2R, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_7, reg_addr: 19791, otp_owner: design, value: 0, bw: 4, desc: Vref programmability in S2R, htmldesc: Vref programmability in S2R, idx: 3932, offset: 28, otp_b0: 0, otp_a0: 368, otpreg_add: 1771, otpreg_ofs: 0}
OTP_BUCK14_PROG_CL_1771: {name: PROG_CL, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_7, reg_addr: 19791, otp_owner: design, value: 14, bw: 4, desc: program value of the current limit, htmldesc: program value of the current limit, idx: 3933, offset: 0, otp_b0: 0, otp_a0: 369, otpreg_add: 1771, otpreg_ofs: 4}
OTP_BUCK14_SPARE1_1772: {name: SPARE1, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_9, reg_addr: 19793, otp_owner: design, value: 0, bw: 8, desc: spare bits, htmldesc: spare bits, idx: 3934, offset: 4, otp_b0: 0, otp_a0: 369, otpreg_add: 1772, otpreg_ofs: 0}
OTP_BUCK14_SPARE2_1773: {name: SPARE2, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_10, reg_addr: 19794, otp_owner: design, value: 0, bw: 8, desc: spare bits, htmldesc: spare bits, idx: 3935, offset: 12, otp_b0: 0, otp_a0: 369, otpreg_add: 1773, otpreg_ofs: 0}
OTP_BUCK14_SPARE3_1774: {name: SPARE3, inst_name: BUCK14, reg_name: BUCK14_VLOOP_CFG_11, reg_addr: 19795, otp_owner: design, value: 0, bw: 5, desc: spare bits, htmldesc: spare bits, idx: 3936, offset: 20, otp_b0: 0, otp_a0: 369, otpreg_add: 1774, otpreg_ofs: 0}
OTP_BUCK14_TRIM_PROP_CURRENT_1775: {name: TRIM_PROP_CURRENT, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_0, reg_addr: 19816, otp_owner: trim, value: 0, bw: 4, desc: trimming of the voltage to current for VOUT and VIN proportional currents, htmldesc: trimming of the voltage to current for VOUT and VIN proportional currents, idx: 3937, offset: 25, otp_b0: 0, otp_a0: 369, otpreg_add: 1775, otpreg_ofs: 0}
OTP_BUCK14_OBSERVATION_1775: {name: OBSERVATION, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_0, reg_addr: 19816, otp_owner: design, value: 0, bw: 1, desc: DFT bit to allow observability of test digital signals inside LP (EN_DTB), htmldesc: DFT bit to allow observability of test digital signals inside LP (EN_DTB), idx: 3938, offset: 29, otp_b0: 0, otp_a0: 369, otpreg_add: 1775, otpreg_ofs: 4}
OTP_BUCK14_FORCE_PWM_UNDER_OV_1775: {name: FORCE_PWM_UNDER_OV, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_0, reg_addr: 19816, otp_owner: design, value: 0, bw: 1, desc: en moving to PWM when OV in PFM, htmldesc: en moving to PWM when OV in PFM, idx: 3939, offset: 30, otp_b0: 0, otp_a0: 369, otpreg_add: 1775, otpreg_ofs: 5}
OTP_BUCK14_DIS_S2R_EXIT_RESYNC_1775: {name: DIS_S2R_EXIT_RESYNC, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_0, reg_addr: 19816, otp_owner: design, value: 0, bw: 1, desc: disable of re-syncronization of s2r exit signal, htmldesc: disable of re-syncronization of s2r exit signal, idx: 3940, offset: 31, otp_b0: 0, otp_a0: 369, otpreg_add: 1775, otpreg_ofs: 7}
OTP_BUCK14_DIS_GD_SIZING_LP_1776: {name: DIS_GD_SIZING_LP, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_1, reg_addr: 19817, otp_owner: design, value: 0, bw: 1, desc: disable size reduction of the power stage in PFM, htmldesc: disable size reduction of the power stage in PFM, idx: 3941, offset: 0, otp_b0: 0, otp_a0: 370, otpreg_add: 1776, otpreg_ofs: 0}
OTP_BUCK14_EN_RLL_1776: {name: EN_RLL, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_1, reg_addr: 19817, otp_owner: system, value: 0, bw: 1, desc: enable load line, htmldesc: enable load line, idx: 3942, offset: 1, otp_b0: 0, otp_a0: 370, otpreg_add: 1776, otpreg_ofs: 1}
OTP_BUCK14_PFM_PULSE_HEIGHT_1776: {name: PFM_PULSE_HEIGHT, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_1, reg_addr: 19817, otp_owner: design, value: 0, bw: 2, desc: programming of the height of the PFM pulse, htmldesc: programming of the height of the PFM pulse, idx: 3943, offset: 2, otp_b0: 0, otp_a0: 370, otpreg_add: 1776, otpreg_ofs: 4}
OTP_BUCK14_TM_EN_RPL_1776: {name: TM_EN_RPL, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_1, reg_addr: 19817, otp_owner: design, value: 0, bw: 1, desc: Enables the replica in testmode, htmldesc: Enables the replica in testmode, idx: 3944, offset: 4, otp_b0: 0, otp_a0: 370, otpreg_add: 1776, otpreg_ofs: 6}
OTP_BUCK14_TM_REDUCED_LS_1776: {name: TM_REDUCED_LS, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_1, reg_addr: 19817, otp_owner: design, value: 0, bw: 1, desc: Enable the reduced LS for CSA TM, htmldesc: Enable the reduced LS for CSA TM, idx: 3945, offset: 5, otp_b0: 0, otp_a0: 370, otpreg_add: 1776, otpreg_ofs: 7}
OTP_BUCK14_SPARE1_1777: {name: SPARE1, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_2, reg_addr: 19818, otp_owner: design, value: 0, bw: 4, desc: spare bits, htmldesc: spare bits, idx: 3946, offset: 6, otp_b0: 0, otp_a0: 370, otpreg_add: 1777, otpreg_ofs: 0}
OTP_BUCK14_SPARE2_1777: {name: SPARE2, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_2, reg_addr: 19818, otp_owner: design, value: 0, bw: 4, desc: spare bits, htmldesc: spare bits, idx: 3947, offset: 10, otp_b0: 0, otp_a0: 370, otpreg_add: 1777, otpreg_ofs: 4}
OTP_BUCK14_EXTRA_RAMP_TRIM_1778: {name: EXTRA_RAMP_TRIM, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_3, reg_addr: 19819, otp_owner: design, value: 0, bw: 3, desc: trim of extra ramp for current reconstruction, htmldesc: trim of extra ramp for current reconstruction, idx: 3948, offset: 14, otp_b0: 0, otp_a0: 370, otpreg_add: 1778, otpreg_ofs: 0}
OTP_BUCK14_TRIM_SPEED_1778: {name: TRIM_SPEED, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_3, reg_addr: 19819, otp_owner: design, value: 0, bw: 3, desc: trim of HS turn-off speed, htmldesc: trim of HS turn-off speed, idx: 3949, offset: 17, otp_b0: 0, otp_a0: 370, otpreg_add: 1778, otpreg_ofs: 3}
OTP_BUCK14_TRIM_DELAY_1778: {name: TRIM_DELAY, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_3, reg_addr: 19819, otp_owner: design, value: 0, bw: 1, desc: increase delay between LS on and ZCD sensing, htmldesc: increase delay between LS on and ZCD sensing, idx: 3950, offset: 20, otp_b0: 0, otp_a0: 370, otpreg_add: 1778, otpreg_ofs: 7}
OTP_BUCK14_EXTRA_RAMP_1779: {name: EXTRA_RAMP, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_4, reg_addr: 19820, otp_owner: design, value: 0, bw: 1, desc: enable of extra ramp for current reconstruction, htmldesc: enable of extra ramp for current reconstruction, idx: 3951, offset: 21, otp_b0: 0, otp_a0: 370, otpreg_add: 1779, otpreg_ofs: 0}
OTP_BUCK14_EN_EXT_ZVS_DEL_1779: {name: EN_EXT_ZVS_DEL, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_4, reg_addr: 19820, otp_owner: design, value: 0, bw: 1, desc: en of extended low side turn-on delay, htmldesc: en of extended low side turn-on delay, idx: 3952, offset: 22, otp_b0: 0, otp_a0: 370, otpreg_add: 1779, otpreg_ofs: 1}
OTP_BUCK14_DIS_BYP_SYNC_PFM_MODE_1779: {name: DIS_BYP_SYNC_PFM_MODE, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_4, reg_addr: 19820, otp_owner: design, value: 0, bw: 1, desc: dis of bypass for PFM request re-syncronization, htmldesc: dis of bypass for PFM request re-syncronization, idx: 3953, offset: 23, otp_b0: 0, otp_a0: 370, otpreg_add: 1779, otpreg_ofs: 2}
OTP_BUCK14_DIS_ONTIME_LATCH_S2R_1779: {name: DIS_ONTIME_LATCH_S2R, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_4, reg_addr: 19820, otp_owner: design, value: 0, bw: 1, desc: disable use of latch in ontime logic when buck in low-power mode, htmldesc: disable use of latch in ontime logic when buck in low-power mode, idx: 3954, offset: 24, otp_b0: 0, otp_a0: 370, otpreg_add: 1779, otpreg_ofs: 3}
OTP_BUCK14_DIS_CLK_DELAYED_1779: {name: DIS_CLK_DELAYED, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_4, reg_addr: 19820, otp_owner: design, value: 0, bw: 1, desc: disable of usingdelayed clock version for down ramp set and reset, htmldesc: disable of usingdelayed clock version for down ramp set and reset, idx: 3955, offset: 25, otp_b0: 0, otp_a0: 370, otpreg_add: 1779, otpreg_ofs: 4}
OTP_BUCK14_EN_PANIC_TIMEOUT_1779: {name: EN_PANIC_TIMEOUT, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_4, reg_addr: 19820, otp_owner: design, value: 0, bw: 1, desc: en timeout when transitioning from PFM to PWM, htmldesc: en timeout when transitioning from PFM to PWM, idx: 3956, offset: 26, otp_b0: 0, otp_a0: 370, otpreg_add: 1779, otpreg_ofs: 5}
OTP_BUCK14_DIS_PFM_BLANK_AT_ONTIME_1779: {name: DIS_PFM_BLANK_AT_ONTIME, inst_name: BUCK14, reg_name: BUCK14_FSM_CFG_4, reg_addr: 19820, otp_owner: design, value: 0, bw: 1, desc: disable the ontime blanking at first pwm to pfm transition, htmldesc: disable the ontime blanking at first pwm to pfm transition, idx: 3957, offset: 27, otp_b0: 0, otp_a0: 370, otpreg_add: 1779, otpreg_ofs: 6}
OTP_BUCK14_S2R_PCURR_SET_1780: {name: S2R_PCURR_SET, inst_name: BUCK14, reg_name: BUCK14_DYN_CFG_0, reg_addr: 19832, otp_owner: design, value: 0, bw: 3, desc: Peak current used in s2r, htmldesc: Peak current used in s2r, idx: 3958, offset: 28, otp_b0: 0, otp_a0: 370, otpreg_add: 1780, otpreg_ofs: 0}
OTP_LDO_EN_50MA_1781: {name: EN_50MA, inst_name: LDO, reg_name: LDO_LDO1_CNTRL_2, reg_addr: 19970, otp_owner: design, value: 0, bw: 1, desc: Low Current Mode, htmldesc: Low Current Mode, idx: 3959, offset: 31, otp_b0: 0, otp_a0: 370, otpreg_add: 1781, otpreg_ofs: 0}
OTP_LDO_ALLOW_S2R_1781: {name: ALLOW_S2R, inst_name: LDO, reg_name: LDO_LDO1_CNTRL_2, reg_addr: 19970, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in s2r, htmldesc: Enable low power mode in s2r, idx: 3960, offset: 0, otp_b0: 0, otp_a0: 371, otpreg_add: 1781, otpreg_ofs: 1}
OTP_LDO_ALLOW_DDR_1781: {name: ALLOW_DDR, inst_name: LDO, reg_name: LDO_LDO1_CNTRL_2, reg_addr: 19970, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in ddr, htmldesc: Enable low power mode in ddr, idx: 3961, offset: 1, otp_b0: 0, otp_a0: 371, otpreg_add: 1781, otpreg_ofs: 2}
OTP_LDO_EN_DO_1781: {name: EN_DO, inst_name: LDO, reg_name: LDO_LDO1_CNTRL_2, reg_addr: 19970, otp_owner: design, value: 1, bw: 1, desc: Enable dropout control, htmldesc: Enable dropout control, idx: 3962, offset: 2, otp_b0: 0, otp_a0: 371, otpreg_add: 1781, otpreg_ofs: 3}
OTP_LDO_SOFT_LDO_1781: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO1_CNTRL_2, reg_addr: 19970, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 3963, offset: 3, otp_b0: 0, otp_a0: 371, otpreg_add: 1781, otpreg_ofs: 5}
OTP_LDO_DO_SET_1782: {name: DO_SET, inst_name: LDO, reg_name: LDO_LDO1_CNTRL_3, reg_addr: 19971, otp_owner: design, value: 0, bw: 3, desc: Dropout threshold setting, htmldesc: Dropout threshold setting, idx: 3964, offset: 6, otp_b0: 0, otp_a0: 371, otpreg_add: 1782, otpreg_ofs: 0}
OTP_LDO_EN_OVP_1783: {name: EN_OVP, inst_name: LDO, reg_name: LDO_LDO1_OVP_0, reg_addr: 19972, otp_owner: design, value: 1, bw: 1, desc: Enable OVP Comparator, htmldesc: Enable OVP Comparator, idx: 3965, offset: 9, otp_b0: 0, otp_a0: 371, otpreg_add: 1783, otpreg_ofs: 0}
OTP_LDO_REFTRIM_LDO_1784: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO1_TRIM_0, reg_addr: 19973, otp_owner: trim, value: 15, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 3966, offset: 10, otp_b0: 0, otp_a0: 371, otpreg_add: 1784, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1784: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO1_TRIM_0, reg_addr: 19973, otp_owner: trim, value: 0, bw: 3, desc: Current Sense Trim, htmldesc: Current Sense Trim, idx: 3967, offset: 15, otp_b0: 0, otp_a0: 371, otpreg_add: 1784, otpreg_ofs: 5}
OTP_LDO_OVP_TRIM_1785: {name: OVP_TRIM, inst_name: LDO, reg_name: LDO_LDO1_TRIM_1, reg_addr: 19974, otp_owner: trim, value: 8, bw: 5, desc: Adjust OVP threshold, htmldesc: Adjust OVP threshold, idx: 3968, offset: 18, otp_b0: 0, otp_a0: 371, otpreg_add: 1785, otpreg_ofs: 0}
OTP_LDO_EN_50MA_1786: {name: EN_50MA, inst_name: LDO, reg_name: LDO_LDO2_CNTRL_2, reg_addr: 19978, otp_owner: design, value: 1, bw: 1, desc: Low Current Mode, htmldesc: Low Current Mode, idx: 3969, offset: 23, otp_b0: 0, otp_a0: 371, otpreg_add: 1786, otpreg_ofs: 0}
OTP_LDO_ALLOW_S2R_1786: {name: ALLOW_S2R, inst_name: LDO, reg_name: LDO_LDO2_CNTRL_2, reg_addr: 19978, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in s2r, htmldesc: Enable low power mode in s2r, idx: 3970, offset: 24, otp_b0: 0, otp_a0: 371, otpreg_add: 1786, otpreg_ofs: 1}
OTP_LDO_ALLOW_DDR_1786: {name: ALLOW_DDR, inst_name: LDO, reg_name: LDO_LDO2_CNTRL_2, reg_addr: 19978, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in ddr, htmldesc: Enable low power mode in ddr, idx: 3971, offset: 25, otp_b0: 0, otp_a0: 371, otpreg_add: 1786, otpreg_ofs: 2}
OTP_LDO_EN_DO_1786: {name: EN_DO, inst_name: LDO, reg_name: LDO_LDO2_CNTRL_2, reg_addr: 19978, otp_owner: design, value: 1, bw: 1, desc: Enable dropout control, htmldesc: Enable dropout control, idx: 3972, offset: 26, otp_b0: 0, otp_a0: 371, otpreg_add: 1786, otpreg_ofs: 3}
OTP_LDO_SOFT_LDO_1786: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO2_CNTRL_2, reg_addr: 19978, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 3973, offset: 27, otp_b0: 0, otp_a0: 371, otpreg_add: 1786, otpreg_ofs: 5}
OTP_LDO_DO_SET_1787: {name: DO_SET, inst_name: LDO, reg_name: LDO_LDO2_CNTRL_3, reg_addr: 19979, otp_owner: design, value: 0, bw: 3, desc: Dropout threshold setting, htmldesc: Dropout threshold setting, idx: 3974, offset: 30, otp_b0: 0, otp_a0: 371, otpreg_add: 1787, otpreg_ofs: 0}
OTP_LDO_EN_OVP_1788: {name: EN_OVP, inst_name: LDO, reg_name: LDO_LDO2_OVP_0, reg_addr: 19980, otp_owner: design, value: 1, bw: 1, desc: Enable OVP Comparator, htmldesc: Enable OVP Comparator, idx: 3975, offset: 1, otp_b0: 0, otp_a0: 372, otpreg_add: 1788, otpreg_ofs: 0}
OTP_LDO_REFTRIM_LDO_1789: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO2_TRIM_0, reg_addr: 19981, otp_owner: trim, value: 15, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 3976, offset: 2, otp_b0: 0, otp_a0: 372, otpreg_add: 1789, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1789: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO2_TRIM_0, reg_addr: 19981, otp_owner: trim, value: 0, bw: 3, desc: Current Sense Trim, htmldesc: Current Sense Trim, idx: 3977, offset: 7, otp_b0: 0, otp_a0: 372, otpreg_add: 1789, otpreg_ofs: 5}
OTP_LDO_OVP_TRIM_1790: {name: OVP_TRIM, inst_name: LDO, reg_name: LDO_LDO2_TRIM_1, reg_addr: 19982, otp_owner: trim, value: 8, bw: 5, desc: Adjust OVP threshold, htmldesc: Adjust OVP threshold, idx: 3978, offset: 10, otp_b0: 0, otp_a0: 372, otpreg_add: 1790, otpreg_ofs: 0}
OTP_LDO_EN_DO_1791: {name: EN_DO, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_2, reg_addr: 19986, otp_owner: design, value: 1, bw: 1, desc: Enable dropout comparator, htmldesc: Enable dropout comparator, idx: 3979, offset: 15, otp_b0: 0, otp_a0: 372, otpreg_add: 1791, otpreg_ofs: 0}
OTP_LDO_EN_TM_1791: {name: EN_TM, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_2, reg_addr: 19986, otp_owner: design, value: 0, bw: 1, desc: Enable test mode, htmldesc: Enable test mode, idx: 3980, offset: 16, otp_b0: 0, otp_a0: 372, otpreg_add: 1791, otpreg_ofs: 1}
OTP_LDO_EN_OVP_1791: {name: EN_OVP, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_2, reg_addr: 19986, otp_owner: design, value: 1, bw: 1, desc: Enable ovp comparator, htmldesc: Enable ovp comparator, idx: 3981, offset: 17, otp_b0: 0, otp_a0: 372, otpreg_add: 1791, otpreg_ofs: 2}
OTP_LDO_EN_ILIM_SNS_1791: {name: EN_ILIM_SNS, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_2, reg_addr: 19986, otp_owner: design, value: 1, bw: 1, desc: Enable current sense to current limit circuit, htmldesc: Enable current sense to current limit circuit, idx: 3982, offset: 18, otp_b0: 0, otp_a0: 372, otpreg_add: 1791, otpreg_ofs: 3}
OTP_LDO_EN_ILIM_GM_1791: {name: EN_ILIM_GM, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_2, reg_addr: 19986, otp_owner: design, value: 1, bw: 1, desc: Enable current limit gm amplifier, htmldesc: Enable current limit gm amplifier, idx: 3983, offset: 19, otp_b0: 0, otp_a0: 372, otpreg_add: 1791, otpreg_ofs: 4}
OTP_LDO_DIS_PDRV_1791: {name: DIS_PDRV, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_2, reg_addr: 19986, otp_owner: design, value: 1, bw: 1, desc: Disable driver P-side input pair, htmldesc: Disable driver P-side input pair, idx: 3984, offset: 20, otp_b0: 0, otp_a0: 372, otpreg_add: 1791, otpreg_ofs: 5}
OTP_LDO_EN_ATB_VPRE_1791: {name: EN_ATB_VPRE, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_2, reg_addr: 19986, otp_owner: design, value: 0, bw: 1, desc: Enable atb2 to monitor vpre output, htmldesc: Enable atb2 to monitor vpre output, idx: 3985, offset: 21, otp_b0: 0, otp_a0: 372, otpreg_add: 1791, otpreg_ofs: 6}
OTP_LDO_I_DRV_SET_1792: {name: I_DRV_SET, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_3, reg_addr: 19987, otp_owner: design, value: 1, bw: 2, desc: pass fet driver stage current level setting, htmldesc: pass fet driver stage current level setting, idx: 3986, offset: 22, otp_b0: 0, otp_a0: 372, otpreg_add: 1792, otpreg_ofs: 0}
OTP_LDO_ILIM_SET_1792: {name: ILIM_SET, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_3, reg_addr: 19987, otp_owner: design, value: 0, bw: 2, desc: current limit level setting, htmldesc: current limit level setting, idx: 3987, offset: 24, otp_b0: 0, otp_a0: 372, otpreg_add: 1792, otpreg_ofs: 2}
OTP_LDO_VOS_CSAMP_SET_1792: {name: VOS_CSAMP_SET, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_3, reg_addr: 19987, otp_owner: design, value: 0, bw: 1, desc: Add more offset in current sensing amplifier, htmldesc: Add more offset in current sensing amplifier, idx: 3988, offset: 26, otp_b0: 0, otp_a0: 372, otpreg_add: 1792, otpreg_ofs: 4}
OTP_LDO_SOFT_LDO_1792: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_3, reg_addr: 19987, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 3989, offset: 27, otp_b0: 0, otp_a0: 372, otpreg_add: 1792, otpreg_ofs: 5}
OTP_LDO_EN_ILIM_SRE_1793: {name: EN_ILIM_SRE, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_4, reg_addr: 19988, otp_owner: design, value: 1, bw: 1, desc: Enable current limit gm amplifier slew rate enhacement, htmldesc: Enable current limit gm amplifier slew rate enhacement, idx: 3990, offset: 30, otp_b0: 0, otp_a0: 372, otpreg_add: 1793, otpreg_ofs: 0}
OTP_LDO_DIS_PD_1793: {name: DIS_PD, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_4, reg_addr: 19988, otp_owner: system, value: 0, bw: 1, desc: Disable Output Pulldown in Shutdown, htmldesc: Disable Output Pulldown in Shutdown, idx: 3991, offset: 31, otp_b0: 0, otp_a0: 372, otpreg_add: 1793, otpreg_ofs: 1}
OTP_LDO_VPREREG_SET_1793: {name: VPREREG_SET, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_4, reg_addr: 19988, otp_owner: design, value: 1, bw: 3, desc: '[2:1] pre-regulator voltage level setting [0] enable 1uA internal current sink in the pre-regulator', htmldesc: '[2:1] pre-regulator voltage level setting<br>[0] enable 1uA internal current sink in the pre-regulator', idx: 3992, offset: 0, otp_b0: 0, otp_a0: 373, otpreg_add: 1793, otpreg_ofs: 4}
OTP_LDO_FORCE_DO_1793: {name: FORCE_DO, inst_name: LDO, reg_name: LDO_LDO3_CNTRL_4, reg_addr: 19988, otp_owner: design, value: 0, bw: 1, desc: Force LDO into dropout mode, htmldesc: Force LDO into dropout mode, idx: 3993, offset: 3, otp_b0: 0, otp_a0: 373, otpreg_add: 1793, otpreg_ofs: 7}
OTP_LDO_REFTRIM_LDO_1794: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO3_TRIM_0, reg_addr: 19989, otp_owner: trim, value: 0, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 3994, offset: 4, otp_b0: 0, otp_a0: 373, otpreg_add: 1794, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1794: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO3_TRIM_0, reg_addr: 19989, otp_owner: trim, value: 4, bw: 3, desc: Current sense Trim, htmldesc: Current sense Trim, idx: 3995, offset: 9, otp_b0: 0, otp_a0: 373, otpreg_add: 1794, otpreg_ofs: 5}
OTP_LDO_RANGE_TRIM_1795: {name: RANGE_TRIM, inst_name: LDO, reg_name: LDO_LDO3_TRIM_1, reg_addr: 19990, otp_owner: trim, value: 0, bw: 3, desc: OTP Bits to trim the range of the LDO for linearity, htmldesc: OTP Bits to trim the range of the LDO for linearity, idx: 3996, offset: 12, otp_b0: 0, otp_a0: 373, otpreg_add: 1795, otpreg_ofs: 0}
OTP_LDO_OVP_TRIM_1795: {name: OVP_TRIM, inst_name: LDO, reg_name: LDO_LDO3_TRIM_1, reg_addr: 19990, otp_owner: trim, value: 4, bw: 3, desc: Over Voltage Protection Trim, htmldesc: Over Voltage Protection Trim, idx: 3997, offset: 15, otp_b0: 0, otp_a0: 373, otpreg_add: 1795, otpreg_ofs: 3}
OTP_LDO_ILIM_TRIM_1796: {name: ILIM_TRIM, inst_name: LDO, reg_name: LDO_LDO3_TRIM_2, reg_addr: 19991, otp_owner: trim, value: 4, bw: 3, desc: Current limit Trim, htmldesc: Current limit Trim, idx: 3998, offset: 18, otp_b0: 0, otp_a0: 373, otpreg_add: 1796, otpreg_ofs: 0}
OTP_LDO_EN_50MA_1797: {name: EN_50MA, inst_name: LDO, reg_name: LDO_LDO5_CNTRL_2, reg_addr: 19994, otp_owner: design, value: 0, bw: 1, desc: Low Current Mode, htmldesc: Low Current Mode, idx: 3999, offset: 21, otp_b0: 0, otp_a0: 373, otpreg_add: 1797, otpreg_ofs: 0}
OTP_LDO_ALLOW_S2R_1797: {name: ALLOW_S2R, inst_name: LDO, reg_name: LDO_LDO5_CNTRL_2, reg_addr: 19994, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in s2r, htmldesc: Enable low power mode in s2r, idx: 4000, offset: 22, otp_b0: 0, otp_a0: 373, otpreg_add: 1797, otpreg_ofs: 1}
OTP_LDO_ALLOW_DDR_1797: {name: ALLOW_DDR, inst_name: LDO, reg_name: LDO_LDO5_CNTRL_2, reg_addr: 19994, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in ddr, htmldesc: Enable low power mode in ddr, idx: 4001, offset: 23, otp_b0: 0, otp_a0: 373, otpreg_add: 1797, otpreg_ofs: 2}
OTP_LDO_EN_DO_1797: {name: EN_DO, inst_name: LDO, reg_name: LDO_LDO5_CNTRL_2, reg_addr: 19994, otp_owner: design, value: 1, bw: 1, desc: Enable dropout control, htmldesc: Enable dropout control, idx: 4002, offset: 24, otp_b0: 0, otp_a0: 373, otpreg_add: 1797, otpreg_ofs: 3}
OTP_LDO_SOFT_LDO_1797: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO5_CNTRL_2, reg_addr: 19994, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 4003, offset: 25, otp_b0: 0, otp_a0: 373, otpreg_add: 1797, otpreg_ofs: 5}
OTP_LDO_DO_SET_1798: {name: DO_SET, inst_name: LDO, reg_name: LDO_LDO5_CNTRL_3, reg_addr: 19995, otp_owner: design, value: 0, bw: 3, desc: Dropout threshold setting, htmldesc: Dropout threshold setting, idx: 4004, offset: 28, otp_b0: 0, otp_a0: 373, otpreg_add: 1798, otpreg_ofs: 0}
OTP_LDO_EN_OVP_1799: {name: EN_OVP, inst_name: LDO, reg_name: LDO_LDO5_OVP_0, reg_addr: 19996, otp_owner: design, value: 1, bw: 1, desc: Enable OVP Comparator, htmldesc: Enable OVP Comparator, idx: 4005, offset: 31, otp_b0: 0, otp_a0: 373, otpreg_add: 1799, otpreg_ofs: 0}
OTP_LDO_REFTRIM_LDO_1800: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO5_TRIM_0, reg_addr: 19997, otp_owner: trim, value: 15, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 4006, offset: 0, otp_b0: 0, otp_a0: 374, otpreg_add: 1800, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1800: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO5_TRIM_0, reg_addr: 19997, otp_owner: trim, value: 0, bw: 3, desc: Current Sense Trim, htmldesc: Current Sense Trim, idx: 4007, offset: 5, otp_b0: 0, otp_a0: 374, otpreg_add: 1800, otpreg_ofs: 5}
OTP_LDO_OVP_TRIM_1801: {name: OVP_TRIM, inst_name: LDO, reg_name: LDO_LDO5_TRIM_1, reg_addr: 19998, otp_owner: trim, value: 8, bw: 5, desc: Adjust OVP threshold, htmldesc: Adjust OVP threshold, idx: 4008, offset: 8, otp_b0: 0, otp_a0: 374, otpreg_add: 1801, otpreg_ofs: 0}
OTP_LDO_EN_50MA_1802: {name: EN_50MA, inst_name: LDO, reg_name: LDO_LDO7_CNTRL_2, reg_addr: 20002, otp_owner: design, value: 0, bw: 1, desc: Low Current Mode, htmldesc: Low Current Mode, idx: 4009, offset: 13, otp_b0: 0, otp_a0: 374, otpreg_add: 1802, otpreg_ofs: 0}
OTP_LDO_ALLOW_S2R_1802: {name: ALLOW_S2R, inst_name: LDO, reg_name: LDO_LDO7_CNTRL_2, reg_addr: 20002, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in s2r, htmldesc: Enable low power mode in s2r, idx: 4010, offset: 14, otp_b0: 0, otp_a0: 374, otpreg_add: 1802, otpreg_ofs: 1}
OTP_LDO_ALLOW_DDR_1802: {name: ALLOW_DDR, inst_name: LDO, reg_name: LDO_LDO7_CNTRL_2, reg_addr: 20002, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in ddr, htmldesc: Enable low power mode in ddr, idx: 4011, offset: 15, otp_b0: 0, otp_a0: 374, otpreg_add: 1802, otpreg_ofs: 2}
OTP_LDO_EN_DO_1802: {name: EN_DO, inst_name: LDO, reg_name: LDO_LDO7_CNTRL_2, reg_addr: 20002, otp_owner: design, value: 1, bw: 1, desc: Enable dropout control, htmldesc: Enable dropout control, idx: 4012, offset: 16, otp_b0: 0, otp_a0: 374, otpreg_add: 1802, otpreg_ofs: 3}
OTP_LDO_SOFT_LDO_1802: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO7_CNTRL_2, reg_addr: 20002, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 4013, offset: 17, otp_b0: 0, otp_a0: 374, otpreg_add: 1802, otpreg_ofs: 5}
OTP_LDO_DO_SET_1803: {name: DO_SET, inst_name: LDO, reg_name: LDO_LDO7_CNTRL_3, reg_addr: 20003, otp_owner: design, value: 0, bw: 3, desc: Dropout threshold setting, htmldesc: Dropout threshold setting, idx: 4014, offset: 20, otp_b0: 0, otp_a0: 374, otpreg_add: 1803, otpreg_ofs: 0}
OTP_LDO_EN_OVP_1804: {name: EN_OVP, inst_name: LDO, reg_name: LDO_LDO7_OVP_0, reg_addr: 20004, otp_owner: design, value: 1, bw: 1, desc: Enable OVP Comparator, htmldesc: Enable OVP Comparator, idx: 4015, offset: 23, otp_b0: 0, otp_a0: 374, otpreg_add: 1804, otpreg_ofs: 0}
OTP_LDO_REFTRIM_LDO_1805: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO7_TRIM_0, reg_addr: 20005, otp_owner: trim, value: 15, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 4016, offset: 24, otp_b0: 0, otp_a0: 374, otpreg_add: 1805, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1805: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO7_TRIM_0, reg_addr: 20005, otp_owner: trim, value: 0, bw: 3, desc: Current Sense Trim, htmldesc: Current Sense Trim, idx: 4017, offset: 29, otp_b0: 0, otp_a0: 374, otpreg_add: 1805, otpreg_ofs: 5}
OTP_LDO_OVP_TRIM_1806: {name: OVP_TRIM, inst_name: LDO, reg_name: LDO_LDO7_TRIM_1, reg_addr: 20006, otp_owner: trim, value: 8, bw: 5, desc: Adjust OVP threshold, htmldesc: Adjust OVP threshold, idx: 4018, offset: 0, otp_b0: 0, otp_a0: 375, otpreg_add: 1806, otpreg_ofs: 0}
OTP_LDO_ALLOW_RESET_1807: {name: ALLOW_RESET, inst_name: LDO, reg_name: LDO_LDO9_CNTRL_2, reg_addr: 20010, otp_owner: design, value: 0, bw: 1, desc: Enable low power mode in reset, htmldesc: Enable low power mode in reset, idx: 4019, offset: 5, otp_b0: 0, otp_a0: 375, otpreg_add: 1807, otpreg_ofs: 0}
OTP_LDO_ALLOW_OFF_1807: {name: ALLOW_OFF, inst_name: LDO, reg_name: LDO_LDO9_CNTRL_2, reg_addr: 20010, otp_owner: design, value: 0, bw: 1, desc: Enable low power mode in off, htmldesc: Enable low power mode in off, idx: 4020, offset: 6, otp_b0: 0, otp_a0: 375, otpreg_add: 1807, otpreg_ofs: 1}
OTP_LDO_ALLOW_S2R_1807: {name: ALLOW_S2R, inst_name: LDO, reg_name: LDO_LDO9_CNTRL_2, reg_addr: 20010, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in s2r, htmldesc: Enable low power mode in s2r, idx: 4021, offset: 7, otp_b0: 0, otp_a0: 375, otpreg_add: 1807, otpreg_ofs: 2}
OTP_LDO_ALLOW_DDR_1807: {name: ALLOW_DDR, inst_name: LDO, reg_name: LDO_LDO9_CNTRL_2, reg_addr: 20010, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in ddr, htmldesc: Enable low power mode in ddr, idx: 4022, offset: 8, otp_b0: 0, otp_a0: 375, otpreg_add: 1807, otpreg_ofs: 3}
OTP_LDO_SOFT_LDO_1807: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO9_CNTRL_2, reg_addr: 20010, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 4023, offset: 9, otp_b0: 0, otp_a0: 375, otpreg_add: 1807, otpreg_ofs: 5}
OTP_LDO_REFTRIM_LDO_1808: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO9_TRIM_0, reg_addr: 20011, otp_owner: trim, value: 0, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 4024, offset: 12, otp_b0: 0, otp_a0: 375, otpreg_add: 1808, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1808: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO9_TRIM_0, reg_addr: 20011, otp_owner: trim, value: 0, bw: 3, desc: Current Sense Trim, htmldesc: Current Sense Trim, idx: 4025, offset: 17, otp_b0: 0, otp_a0: 375, otpreg_add: 1808, otpreg_ofs: 5}
OTP_LDO_EN_50MA_1809: {name: EN_50MA, inst_name: LDO, reg_name: LDO_LDO10_CNTRL_2, reg_addr: 20018, otp_owner: design, value: 0, bw: 1, desc: Low Current Mode, htmldesc: Low Current Mode, idx: 4026, offset: 20, otp_b0: 0, otp_a0: 375, otpreg_add: 1809, otpreg_ofs: 0}
OTP_LDO_ALLOW_S2R_1809: {name: ALLOW_S2R, inst_name: LDO, reg_name: LDO_LDO10_CNTRL_2, reg_addr: 20018, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in s2r, htmldesc: Enable low power mode in s2r, idx: 4027, offset: 21, otp_b0: 0, otp_a0: 375, otpreg_add: 1809, otpreg_ofs: 1}
OTP_LDO_ALLOW_DDR_1809: {name: ALLOW_DDR, inst_name: LDO, reg_name: LDO_LDO10_CNTRL_2, reg_addr: 20018, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in ddr, htmldesc: Enable low power mode in ddr, idx: 4028, offset: 22, otp_b0: 0, otp_a0: 375, otpreg_add: 1809, otpreg_ofs: 2}
OTP_LDO_EN_DO_1809: {name: EN_DO, inst_name: LDO, reg_name: LDO_LDO10_CNTRL_2, reg_addr: 20018, otp_owner: design, value: 1, bw: 1, desc: Enable dropout control, htmldesc: Enable dropout control, idx: 4029, offset: 23, otp_b0: 0, otp_a0: 375, otpreg_add: 1809, otpreg_ofs: 3}
OTP_LDO_SOFT_LDO_1809: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO10_CNTRL_2, reg_addr: 20018, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 4030, offset: 24, otp_b0: 0, otp_a0: 375, otpreg_add: 1809, otpreg_ofs: 5}
OTP_LDO_DO_SET_1810: {name: DO_SET, inst_name: LDO, reg_name: LDO_LDO10_CNTRL_3, reg_addr: 20019, otp_owner: design, value: 0, bw: 3, desc: Dropout threshold setting, htmldesc: Dropout threshold setting, idx: 4031, offset: 27, otp_b0: 0, otp_a0: 375, otpreg_add: 1810, otpreg_ofs: 0}
OTP_LDO_EN_OVP_1811: {name: EN_OVP, inst_name: LDO, reg_name: LDO_LDO10_OVP_0, reg_addr: 20020, otp_owner: design, value: 1, bw: 1, desc: Enable OVP Comparator, htmldesc: Enable OVP Comparator, idx: 4032, offset: 30, otp_b0: 0, otp_a0: 375, otpreg_add: 1811, otpreg_ofs: 0}
OTP_LDO_REFTRIM_LDO_1812: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO10_TRIM_0, reg_addr: 20021, otp_owner: trim, value: 15, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 4033, offset: 31, otp_b0: 0, otp_a0: 375, otpreg_add: 1812, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1812: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO10_TRIM_0, reg_addr: 20021, otp_owner: trim, value: 0, bw: 3, desc: Current Sense Trim, htmldesc: Current Sense Trim, idx: 4034, offset: 4, otp_b0: 0, otp_a0: 376, otpreg_add: 1812, otpreg_ofs: 5}
OTP_LDO_OVP_TRIM_1813: {name: OVP_TRIM, inst_name: LDO, reg_name: LDO_LDO10_TRIM_1, reg_addr: 20022, otp_owner: trim, value: 8, bw: 5, desc: Adjust OVP threshold, htmldesc: Adjust OVP threshold, idx: 4035, offset: 7, otp_b0: 0, otp_a0: 376, otpreg_add: 1813, otpreg_ofs: 0}
OTP_LDO_EN_50MA_1814: {name: EN_50MA, inst_name: LDO, reg_name: LDO_LDO13_CNTRL_2, reg_addr: 20026, otp_owner: design, value: 0, bw: 1, desc: Low Current Mode, htmldesc: Low Current Mode, idx: 4036, offset: 12, otp_b0: 0, otp_a0: 376, otpreg_add: 1814, otpreg_ofs: 0}
OTP_LDO_ALLOW_S2R_1814: {name: ALLOW_S2R, inst_name: LDO, reg_name: LDO_LDO13_CNTRL_2, reg_addr: 20026, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in s2r, htmldesc: Enable low power mode in s2r, idx: 4037, offset: 13, otp_b0: 0, otp_a0: 376, otpreg_add: 1814, otpreg_ofs: 1}
OTP_LDO_ALLOW_DDR_1814: {name: ALLOW_DDR, inst_name: LDO, reg_name: LDO_LDO13_CNTRL_2, reg_addr: 20026, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in ddr, htmldesc: Enable low power mode in ddr, idx: 4038, offset: 14, otp_b0: 0, otp_a0: 376, otpreg_add: 1814, otpreg_ofs: 2}
OTP_LDO_EN_DO_1814: {name: EN_DO, inst_name: LDO, reg_name: LDO_LDO13_CNTRL_2, reg_addr: 20026, otp_owner: design, value: 1, bw: 1, desc: Enable dropout control, htmldesc: Enable dropout control, idx: 4039, offset: 15, otp_b0: 0, otp_a0: 376, otpreg_add: 1814, otpreg_ofs: 3}
OTP_LDO_SOFT_LDO_1814: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO13_CNTRL_2, reg_addr: 20026, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 4040, offset: 16, otp_b0: 0, otp_a0: 376, otpreg_add: 1814, otpreg_ofs: 5}
OTP_LDO_DO_SET_1815: {name: DO_SET, inst_name: LDO, reg_name: LDO_LDO13_CNTRL_3, reg_addr: 20027, otp_owner: design, value: 0, bw: 3, desc: Dropout threshold setting, htmldesc: Dropout threshold setting, idx: 4041, offset: 19, otp_b0: 0, otp_a0: 376, otpreg_add: 1815, otpreg_ofs: 0}
OTP_LDO_EN_OVP_1816: {name: EN_OVP, inst_name: LDO, reg_name: LDO_LDO13_OVP_0, reg_addr: 20028, otp_owner: design, value: 1, bw: 1, desc: Enable OVP Comparator, htmldesc: Enable OVP Comparator, idx: 4042, offset: 22, otp_b0: 0, otp_a0: 376, otpreg_add: 1816, otpreg_ofs: 0}
OTP_LDO_REFTRIM_LDO_1817: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO13_TRIM_0, reg_addr: 20029, otp_owner: trim, value: 15, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 4043, offset: 23, otp_b0: 0, otp_a0: 376, otpreg_add: 1817, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1817: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO13_TRIM_0, reg_addr: 20029, otp_owner: trim, value: 0, bw: 3, desc: Current Sense Trim, htmldesc: Current Sense Trim, idx: 4044, offset: 28, otp_b0: 0, otp_a0: 376, otpreg_add: 1817, otpreg_ofs: 5}
OTP_LDO_OVP_TRIM_1818: {name: OVP_TRIM, inst_name: LDO, reg_name: LDO_LDO13_TRIM_1, reg_addr: 20030, otp_owner: trim, value: 8, bw: 5, desc: Adjust OVP threshold, htmldesc: Adjust OVP threshold, idx: 4045, offset: 31, otp_b0: 0, otp_a0: 376, otpreg_add: 1818, otpreg_ofs: 0}
OTP_LDO_EN_DO_1819: {name: EN_DO, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_2, reg_addr: 20034, otp_owner: design, value: 1, bw: 1, desc: Enable dropout comparator, htmldesc: Enable dropout comparator, idx: 4046, offset: 4, otp_b0: 0, otp_a0: 377, otpreg_add: 1819, otpreg_ofs: 0}
OTP_LDO_EN_TM_1819: {name: EN_TM, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_2, reg_addr: 20034, otp_owner: design, value: 0, bw: 1, desc: Enable test mode, htmldesc: Enable test mode, idx: 4047, offset: 5, otp_b0: 0, otp_a0: 377, otpreg_add: 1819, otpreg_ofs: 1}
OTP_LDO_EN_OVP_1819: {name: EN_OVP, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_2, reg_addr: 20034, otp_owner: design, value: 1, bw: 1, desc: Enable ovp comparator, htmldesc: Enable ovp comparator, idx: 4048, offset: 6, otp_b0: 0, otp_a0: 377, otpreg_add: 1819, otpreg_ofs: 2}
OTP_LDO_EN_ILIM_SNS_1819: {name: EN_ILIM_SNS, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_2, reg_addr: 20034, otp_owner: design, value: 1, bw: 1, desc: Enable current sense to current limit circuit, htmldesc: Enable current sense to current limit circuit, idx: 4049, offset: 7, otp_b0: 0, otp_a0: 377, otpreg_add: 1819, otpreg_ofs: 3}
OTP_LDO_EN_ILIM_GM_1819: {name: EN_ILIM_GM, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_2, reg_addr: 20034, otp_owner: design, value: 1, bw: 1, desc: Enable current limit gm amplifier, htmldesc: Enable current limit gm amplifier, idx: 4050, offset: 8, otp_b0: 0, otp_a0: 377, otpreg_add: 1819, otpreg_ofs: 4}
OTP_LDO_DIS_PDRV_1819: {name: DIS_PDRV, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_2, reg_addr: 20034, otp_owner: design, value: 1, bw: 1, desc: Disable driver P-side input pair, htmldesc: Disable driver P-side input pair, idx: 4051, offset: 9, otp_b0: 0, otp_a0: 377, otpreg_add: 1819, otpreg_ofs: 5}
OTP_LDO_EN_ATB_VPRE_1819: {name: EN_ATB_VPRE, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_2, reg_addr: 20034, otp_owner: design, value: 0, bw: 1, desc: Enable atb2 to monitor vpre output, htmldesc: Enable atb2 to monitor vpre output, idx: 4052, offset: 10, otp_b0: 0, otp_a0: 377, otpreg_add: 1819, otpreg_ofs: 6}
OTP_LDO_I_DRV_SET_1820: {name: I_DRV_SET, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_3, reg_addr: 20035, otp_owner: design, value: 1, bw: 2, desc: pass fet driver stage current level setting, htmldesc: pass fet driver stage current level setting, idx: 4053, offset: 11, otp_b0: 0, otp_a0: 377, otpreg_add: 1820, otpreg_ofs: 0}
OTP_LDO_ILIM_SET_1820: {name: ILIM_SET, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_3, reg_addr: 20035, otp_owner: design, value: 0, bw: 2, desc: current limit level setting, htmldesc: current limit level setting, idx: 4054, offset: 13, otp_b0: 0, otp_a0: 377, otpreg_add: 1820, otpreg_ofs: 2}
OTP_LDO_VOS_CSAMP_SET_1820: {name: VOS_CSAMP_SET, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_3, reg_addr: 20035, otp_owner: design, value: 0, bw: 1, desc: Add more offset in current sensing amplifier, htmldesc: Add more offset in current sensing amplifier, idx: 4055, offset: 15, otp_b0: 0, otp_a0: 377, otpreg_add: 1820, otpreg_ofs: 4}
OTP_LDO_SOFT_LDO_1820: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_3, reg_addr: 20035, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 4056, offset: 16, otp_b0: 0, otp_a0: 377, otpreg_add: 1820, otpreg_ofs: 5}
OTP_LDO_EN_ILIM_SRE_1821: {name: EN_ILIM_SRE, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_4, reg_addr: 20036, otp_owner: design, value: 1, bw: 1, desc: Enable current limit gm amplifier slew rate enhacement, htmldesc: Enable current limit gm amplifier slew rate enhacement, idx: 4057, offset: 19, otp_b0: 0, otp_a0: 377, otpreg_add: 1821, otpreg_ofs: 0}
OTP_LDO_DIS_PD_1821: {name: DIS_PD, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_4, reg_addr: 20036, otp_owner: system, value: 0, bw: 1, desc: Disable Output Pulldown in Shutdown, htmldesc: Disable Output Pulldown in Shutdown, idx: 4058, offset: 20, otp_b0: 0, otp_a0: 377, otpreg_add: 1821, otpreg_ofs: 1}
OTP_LDO_VPREREG_SET_1821: {name: VPREREG_SET, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_4, reg_addr: 20036, otp_owner: design, value: 1, bw: 3, desc: '[2:1] pre-regulator voltage level setting [0] enable 1uA internal current sink in the pre-regulator', htmldesc: '[2:1] pre-regulator voltage level setting<br>[0] enable 1uA internal current sink in the pre-regulator', idx: 4059, offset: 21, otp_b0: 0, otp_a0: 377, otpreg_add: 1821, otpreg_ofs: 4}
OTP_LDO_FORCE_DO_1821: {name: FORCE_DO, inst_name: LDO, reg_name: LDO_LDO14_CNTRL_4, reg_addr: 20036, otp_owner: design, value: 0, bw: 1, desc: Force LDO into dropout mode, htmldesc: Force LDO into dropout mode, idx: 4060, offset: 24, otp_b0: 0, otp_a0: 377, otpreg_add: 1821, otpreg_ofs: 7}
OTP_LDO_REFTRIM_LDO_1822: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO14_TRIM_0, reg_addr: 20037, otp_owner: trim, value: 0, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 4061, offset: 25, otp_b0: 0, otp_a0: 377, otpreg_add: 1822, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1822: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO14_TRIM_0, reg_addr: 20037, otp_owner: trim, value: 4, bw: 3, desc: Current sense Trim, htmldesc: Current sense Trim, idx: 4062, offset: 30, otp_b0: 0, otp_a0: 377, otpreg_add: 1822, otpreg_ofs: 5}
OTP_LDO_RANGE_TRIM_1823: {name: RANGE_TRIM, inst_name: LDO, reg_name: LDO_LDO14_TRIM_1, reg_addr: 20038, otp_owner: trim, value: 0, bw: 3, desc: OTP Bits to trim the range of the LDO for linearity, htmldesc: OTP Bits to trim the range of the LDO for linearity, idx: 4063, offset: 1, otp_b0: 0, otp_a0: 378, otpreg_add: 1823, otpreg_ofs: 0}
OTP_LDO_OVP_TRIM_1823: {name: OVP_TRIM, inst_name: LDO, reg_name: LDO_LDO14_TRIM_1, reg_addr: 20038, otp_owner: trim, value: 4, bw: 3, desc: Over Voltage Protection Trim, htmldesc: Over Voltage Protection Trim, idx: 4064, offset: 4, otp_b0: 0, otp_a0: 378, otpreg_add: 1823, otpreg_ofs: 3}
OTP_LDO_ILIM_TRIM_1824: {name: ILIM_TRIM, inst_name: LDO, reg_name: LDO_LDO14_TRIM_2, reg_addr: 20039, otp_owner: trim, value: 4, bw: 3, desc: Current limit Trim, htmldesc: Current limit Trim, idx: 4065, offset: 7, otp_b0: 0, otp_a0: 378, otpreg_add: 1824, otpreg_ofs: 0}
OTP_LDO_EN_50MA_1825: {name: EN_50MA, inst_name: LDO, reg_name: LDO_LDO16_CNTRL_2, reg_addr: 20042, otp_owner: design, value: 0, bw: 1, desc: Low Current Mode, htmldesc: Low Current Mode, idx: 4066, offset: 10, otp_b0: 0, otp_a0: 378, otpreg_add: 1825, otpreg_ofs: 0}
OTP_LDO_ALLOW_S2R_1825: {name: ALLOW_S2R, inst_name: LDO, reg_name: LDO_LDO16_CNTRL_2, reg_addr: 20042, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in s2r, htmldesc: Enable low power mode in s2r, idx: 4067, offset: 11, otp_b0: 0, otp_a0: 378, otpreg_add: 1825, otpreg_ofs: 1}
OTP_LDO_ALLOW_DDR_1825: {name: ALLOW_DDR, inst_name: LDO, reg_name: LDO_LDO16_CNTRL_2, reg_addr: 20042, otp_owner: design, value: 1, bw: 1, desc: Enable low power mode in ddr, htmldesc: Enable low power mode in ddr, idx: 4068, offset: 12, otp_b0: 0, otp_a0: 378, otpreg_add: 1825, otpreg_ofs: 2}
OTP_LDO_EN_DO_1825: {name: EN_DO, inst_name: LDO, reg_name: LDO_LDO16_CNTRL_2, reg_addr: 20042, otp_owner: design, value: 1, bw: 1, desc: Enable dropout control, htmldesc: Enable dropout control, idx: 4069, offset: 13, otp_b0: 0, otp_a0: 378, otpreg_add: 1825, otpreg_ofs: 3}
OTP_LDO_SOFT_LDO_1825: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO16_CNTRL_2, reg_addr: 20042, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 4070, offset: 14, otp_b0: 0, otp_a0: 378, otpreg_add: 1825, otpreg_ofs: 5}
OTP_LDO_DO_SET_1826: {name: DO_SET, inst_name: LDO, reg_name: LDO_LDO16_CNTRL_3, reg_addr: 20043, otp_owner: design, value: 0, bw: 3, desc: Dropout threshold setting, htmldesc: Dropout threshold setting, idx: 4071, offset: 17, otp_b0: 0, otp_a0: 378, otpreg_add: 1826, otpreg_ofs: 0}
OTP_LDO_EN_OVP_1827: {name: EN_OVP, inst_name: LDO, reg_name: LDO_LDO16_OVP_0, reg_addr: 20044, otp_owner: design, value: 1, bw: 1, desc: Enable OVP Comparator, htmldesc: Enable OVP Comparator, idx: 4072, offset: 20, otp_b0: 0, otp_a0: 378, otpreg_add: 1827, otpreg_ofs: 0}
OTP_LDO_REFTRIM_LDO_1828: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO16_TRIM_0, reg_addr: 20045, otp_owner: trim, value: 15, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 4073, offset: 21, otp_b0: 0, otp_a0: 378, otpreg_add: 1828, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1828: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO16_TRIM_0, reg_addr: 20045, otp_owner: trim, value: 0, bw: 3, desc: Current Sense Trim, htmldesc: Current Sense Trim, idx: 4074, offset: 26, otp_b0: 0, otp_a0: 378, otpreg_add: 1828, otpreg_ofs: 5}
OTP_LDO_OVP_TRIM_1829: {name: OVP_TRIM, inst_name: LDO, reg_name: LDO_LDO16_TRIM_1, reg_addr: 20046, otp_owner: trim, value: 8, bw: 5, desc: Adjust OVP threshold, htmldesc: Adjust OVP threshold, idx: 4075, offset: 29, otp_b0: 0, otp_a0: 378, otpreg_add: 1829, otpreg_ofs: 0}
OTP_LDO_EN_DO_1830: {name: EN_DO, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_2, reg_addr: 20050, otp_owner: design, value: 1, bw: 1, desc: Enable dropout comparator, htmldesc: Enable dropout comparator, idx: 4076, offset: 2, otp_b0: 0, otp_a0: 379, otpreg_add: 1830, otpreg_ofs: 0}
OTP_LDO_EN_TM_1830: {name: EN_TM, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_2, reg_addr: 20050, otp_owner: design, value: 0, bw: 1, desc: Enable test mode, htmldesc: Enable test mode, idx: 4077, offset: 3, otp_b0: 0, otp_a0: 379, otpreg_add: 1830, otpreg_ofs: 1}
OTP_LDO_EN_OVP_1830: {name: EN_OVP, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_2, reg_addr: 20050, otp_owner: design, value: 1, bw: 1, desc: Enable ovp comparator, htmldesc: Enable ovp comparator, idx: 4078, offset: 4, otp_b0: 0, otp_a0: 379, otpreg_add: 1830, otpreg_ofs: 2}
OTP_LDO_EN_ILIM_SNS_1830: {name: EN_ILIM_SNS, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_2, reg_addr: 20050, otp_owner: design, value: 1, bw: 1, desc: Enable current sense to current limit circuit, htmldesc: Enable current sense to current limit circuit, idx: 4079, offset: 5, otp_b0: 0, otp_a0: 379, otpreg_add: 1830, otpreg_ofs: 3}
OTP_LDO_EN_ILIM_GM_1830: {name: EN_ILIM_GM, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_2, reg_addr: 20050, otp_owner: design, value: 1, bw: 1, desc: Enable current limit gm amplifier, htmldesc: Enable current limit gm amplifier, idx: 4080, offset: 6, otp_b0: 0, otp_a0: 379, otpreg_add: 1830, otpreg_ofs: 4}
OTP_LDO_DIS_PDRV_1830: {name: DIS_PDRV, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_2, reg_addr: 20050, otp_owner: design, value: 1, bw: 1, desc: Disable driver P-side input pair, htmldesc: Disable driver P-side input pair, idx: 4081, offset: 7, otp_b0: 0, otp_a0: 379, otpreg_add: 1830, otpreg_ofs: 5}
OTP_LDO_EN_ATB_VPRE_1830: {name: EN_ATB_VPRE, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_2, reg_addr: 20050, otp_owner: design, value: 0, bw: 1, desc: Enable atb2 to monitor vpre output, htmldesc: Enable atb2 to monitor vpre output, idx: 4082, offset: 8, otp_b0: 0, otp_a0: 379, otpreg_add: 1830, otpreg_ofs: 6}
OTP_LDO_I_DRV_SET_1831: {name: I_DRV_SET, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_3, reg_addr: 20051, otp_owner: design, value: 1, bw: 2, desc: pass fet driver stage current level setting, htmldesc: pass fet driver stage current level setting, idx: 4083, offset: 9, otp_b0: 0, otp_a0: 379, otpreg_add: 1831, otpreg_ofs: 0}
OTP_LDO_ILIM_SET_1831: {name: ILIM_SET, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_3, reg_addr: 20051, otp_owner: design, value: 0, bw: 2, desc: current limit level setting, htmldesc: current limit level setting, idx: 4084, offset: 11, otp_b0: 0, otp_a0: 379, otpreg_add: 1831, otpreg_ofs: 2}
OTP_LDO_VOS_CSAMP_SET_1831: {name: VOS_CSAMP_SET, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_3, reg_addr: 20051, otp_owner: design, value: 0, bw: 1, desc: Add more offset in current sensing amplifier, htmldesc: Add more offset in current sensing amplifier, idx: 4085, offset: 13, otp_b0: 0, otp_a0: 379, otpreg_add: 1831, otpreg_ofs: 4}
OTP_LDO_SOFT_LDO_1831: {name: SOFT_LDO, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_3, reg_addr: 20051, otp_owner: design, value: 7, bw: 3, desc: Soft Start Ramp Rate, htmldesc: Soft Start Ramp Rate, idx: 4086, offset: 14, otp_b0: 0, otp_a0: 379, otpreg_add: 1831, otpreg_ofs: 5}
OTP_LDO_EN_ILIM_SRE_1832: {name: EN_ILIM_SRE, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_4, reg_addr: 20052, otp_owner: design, value: 1, bw: 1, desc: Enable current limit gm amplifier slew rate enhacement, htmldesc: Enable current limit gm amplifier slew rate enhacement, idx: 4087, offset: 17, otp_b0: 0, otp_a0: 379, otpreg_add: 1832, otpreg_ofs: 0}
OTP_LDO_DIS_PD_1832: {name: DIS_PD, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_4, reg_addr: 20052, otp_owner: system, value: 0, bw: 1, desc: Disable Output Pulldown in Shutdown, htmldesc: Disable Output Pulldown in Shutdown, idx: 4088, offset: 18, otp_b0: 0, otp_a0: 379, otpreg_add: 1832, otpreg_ofs: 1}
OTP_LDO_VPREREG_SET_1832: {name: VPREREG_SET, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_4, reg_addr: 20052, otp_owner: design, value: 1, bw: 3, desc: '[2:1] pre-regulator voltage level setting [0] enable 1uA internal current sink in the pre-regulator', htmldesc: '[2:1] pre-regulator voltage level setting<br>[0] enable 1uA internal current sink in the pre-regulator', idx: 4089, offset: 19, otp_b0: 0, otp_a0: 379, otpreg_add: 1832, otpreg_ofs: 4}
OTP_LDO_FORCE_DO_1832: {name: FORCE_DO, inst_name: LDO, reg_name: LDO_LDO19_CNTRL_4, reg_addr: 20052, otp_owner: design, value: 0, bw: 1, desc: Force LDO into dropout mode, htmldesc: Force LDO into dropout mode, idx: 4090, offset: 22, otp_b0: 0, otp_a0: 379, otpreg_add: 1832, otpreg_ofs: 7}
OTP_LDO_REFTRIM_LDO_1833: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO19_TRIM_0, reg_addr: 20053, otp_owner: trim, value: 0, bw: 5, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 4091, offset: 23, otp_b0: 0, otp_a0: 379, otpreg_add: 1833, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1833: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO19_TRIM_0, reg_addr: 20053, otp_owner: trim, value: 4, bw: 3, desc: Current sense Trim, htmldesc: Current sense Trim, idx: 4092, offset: 28, otp_b0: 0, otp_a0: 379, otpreg_add: 1833, otpreg_ofs: 5}
OTP_LDO_RANGE_TRIM_1834: {name: RANGE_TRIM, inst_name: LDO, reg_name: LDO_LDO19_TRIM_1, reg_addr: 20054, otp_owner: trim, value: 0, bw: 3, desc: OTP Bits to trim the range of the LDO for linearity, htmldesc: OTP Bits to trim the range of the LDO for linearity, idx: 4093, offset: 31, otp_b0: 0, otp_a0: 379, otpreg_add: 1834, otpreg_ofs: 0}
OTP_LDO_OVP_TRIM_1834: {name: OVP_TRIM, inst_name: LDO, reg_name: LDO_LDO19_TRIM_1, reg_addr: 20054, otp_owner: trim, value: 4, bw: 3, desc: Over Voltage Protection Trim, htmldesc: Over Voltage Protection Trim, idx: 4094, offset: 2, otp_b0: 0, otp_a0: 380, otpreg_add: 1834, otpreg_ofs: 3}
OTP_LDO_ILIM_TRIM_1835: {name: ILIM_TRIM, inst_name: LDO, reg_name: LDO_LDO19_TRIM_2, reg_addr: 20055, otp_owner: trim, value: 4, bw: 3, desc: Current limit Trim, htmldesc: Current limit Trim, idx: 4095, offset: 5, otp_b0: 0, otp_a0: 380, otpreg_add: 1835, otpreg_ofs: 0}
OTP_LDO_VOUTPROG_LDO_1836: {name: VOUTPROG_LDO, inst_name: LDO, reg_name: LDO_LDO_INT_CNTRL_0, reg_addr: 20056, otp_owner: design, value: 0, bw: 2, desc: Coarse VSEL (test mode) used if 1.5V needs to be adjusted for analog or timing., htmldesc: Coarse VSEL (test mode) used if 1.5V needs to be adjusted for analog or timing., idx: 4096, offset: 8, otp_b0: 0, otp_a0: 380, otpreg_add: 1836, otpreg_ofs: 3}
OTP_LDO_REFTRIM_LDO_1837: {name: REFTRIM_LDO, inst_name: LDO, reg_name: LDO_LDO_INT_TRIM_0, reg_addr: 20057, otp_owner: trim, value: 0, bw: 4, desc: Output Voltage Trim, htmldesc: Output Voltage Trim, idx: 4097, offset: 10, otp_b0: 0, otp_a0: 380, otpreg_add: 1837, otpreg_ofs: 0}
OTP_LDO_ADC_TRIM_1837: {name: ADC_TRIM, inst_name: LDO, reg_name: LDO_LDO_INT_TRIM_0, reg_addr: 20057, otp_owner: trim, value: 0, bw: 3, desc: Current Sense Trim, htmldesc: Current Sense Trim, idx: 4098, offset: 14, otp_b0: 0, otp_a0: 380, otpreg_add: 1837, otpreg_ofs: 5}
OTP_LDO_TST_DVC_DONE_IMMEDIATE_1838: {name: TST_DVC_DONE_IMMEDIATE, inst_name: LDO, reg_name: LDO_DIG_IN_DIG_CNTRL_TST, reg_addr: 20064, otp_owner: design, value: 0, bw: 1, desc: Send dvc_done immediately on receiving dvc_cmd, htmldesc: Send dvc_done immediately on receiving dvc_cmd, idx: 4099, offset: 17, otp_b0: 0, otp_a0: 380, otpreg_add: 1838, otpreg_ofs: 0}
OTP_LDO_TRIM_RADC_GRLDO_1839: {name: TRIM_RADC_GRLDO, inst_name: LDO, reg_name: LDO_DIG_IN_TRIM_0, reg_addr: 20067, otp_owner: trim, value: 0, bw: 4, desc: CFG to trim the I-V sense resistor in the GRLDO, htmldesc: CFG to trim the I-V sense resistor in the GRLDO, idx: 4100, offset: 18, otp_b0: 0, otp_a0: 380, otpreg_add: 1839, otpreg_ofs: 0}
OTP_LDO_LDO19_ALWAYS_ON_1840: {name: LDO19_ALWAYS_ON, inst_name: LDO, reg_name: LDO_DIG_IN_CNTRL_1, reg_addr: 20069, otp_owner: system, value: 0, bw: 1, desc: LDO19 always-on enable register, htmldesc: LDO19 always-on enable register, idx: 4101, offset: 22, otp_b0: 0, otp_a0: 380, otpreg_add: 1840, otpreg_ofs: 0}
OTP_BSWI_SW1_SELECT_DELAY_1841: {name: SW1_SELECT_DELAY, inst_name: BSWI, reg_name: BSWI_DIG_PULLUP_SW1, reg_addr: 20224, otp_owner: design, value: 10, bw: 4, desc: 'WHEN cfg_cp_disable = 1 SW1 pullup delay selector (when cfg_cp_disable = 1) (0000): 3500us  (0001): 3250us  (0010): 3000us  (0011): 2750us  (0100): 2500us  (0101): 2250us  (0110): 2000us  (0111): 1750us  (1000): 2000us  (1001): 1250us  (1010): 1000us  (1011): 750us  (1100): 500us  (1101): 250us  (1110): 125us  (1111): 62.5us   WHEN cfg_cp_disable = 0 SW1 pullup delay selector (shorter delay if charge-pump is enabled during switch turn-on)
    (000): 3500us without charge-pump, 2000us with charge-pump (001): 3250us without charge-pump, 1250us with charge-pump (010): 3000us without charge-pump, 1000us with charge-pump (011): 2750us without charge-pump, 750us with charge-pump (100): 2500us without charge-pump, 500us with charge-pump (101): 2250us without charge-pump, 250us with charge-pump (110): 2000us without charge-pump, 125us with charge-pump (111): 1750us without charge-pump, 62.5us with charge-pump', htmldesc: 'WHEN cfg_cp_disable = 1<br>SW1 pullup delay selector (when cfg_cp_disable = 1)<br>(0000): 3500us <br>(0001): 3250us <br>(0010):
    3000us <br>(0011): 2750us <br>(0100): 2500us <br>(0101): 2250us <br>(0110): 2000us <br>(0111): 1750us <br>(1000): 2000us <br>(1001): 1250us <br>(1010): 1000us <br>(1011): 750us <br>(1100): 500us <br>(1101): 250us <br>(1110): 125us <br>(1111): 62.5us <br><br>WHEN cfg_cp_disable = 0<br>SW1 pullup delay selector (shorter delay if charge-pump is enabled during switch turn-on)<br>(000): 3500us without charge-pump, 2000us with charge-pump<br>(001): 3250us without charge-pump, 1250us with charge-pump<br>(010): 3000us without charge-pump, 1000us with charge-pump<br>(011): 2750us without charge-pump,
    750us with charge-pump<br>(100): 2500us without charge-pump, 500us with charge-pump<br>(101): 2250us without charge-pump, 250us with charge-pump<br>(110): 2000us without charge-pump, 125us with charge-pump<br>(111): 1750us without charge-pump, 62.5us with charge-pump', idx: 4102, offset: 23, otp_b0: 0, otp_a0: 380, otpreg_add: 1841, otpreg_ofs: 0}
OTP_BSWI_SW2_SELECT_DELAY_1842: {name: SW2_SELECT_DELAY, inst_name: BSWI, reg_name: BSWI_DIG_PULLUP_SW2, reg_addr: 20225, otp_owner: design, value: 10, bw: 4, desc: 'WHEN cfg_cp_disable = 1 SW2 pullup delay selector (when cfg_cp_disable = 1) (0000): 3500us  (0001): 3250us  (0010): 3000us  (0011): 2750us  (0100): 2500us  (0101): 2250us  (0110): 2000us  (0111): 1750us  (1000): 2000us  (1001): 1250us  (1010): 1000us  (1011): 750us  (1100): 500us  (1101): 250us  (1110): 125us  (1111): 62.5us   WHEN cfg_cp_disable = 0 SW2 pullup delay selector (shorter delay if charge-pump is enabled during switch turn-on)
    (000): 3500us without charge-pump, 2000us with charge-pump (001): 3250us without charge-pump, 1250us with charge-pump (010): 3000us without charge-pump, 1000us with charge-pump (011): 2750us without charge-pump, 750us with charge-pump (100): 2500us without charge-pump, 500us with charge-pump (101): 2250us without charge-pump, 250us with charge-pump (110): 2000us without charge-pump, 125us with charge-pump (111): 1750us without charge-pump, 62.5us with charge-pump', htmldesc: 'WHEN cfg_cp_disable = 1<br>SW2 pullup delay selector (when cfg_cp_disable = 1)<br>(0000): 3500us <br>(0001): 3250us <br>(0010):
    3000us <br>(0011): 2750us <br>(0100): 2500us <br>(0101): 2250us <br>(0110): 2000us <br>(0111): 1750us <br>(1000): 2000us <br>(1001): 1250us <br>(1010): 1000us <br>(1011): 750us <br>(1100): 500us <br>(1101): 250us <br>(1110): 125us <br>(1111): 62.5us <br><br>WHEN cfg_cp_disable = 0<br>SW2 pullup delay selector (shorter delay if charge-pump is enabled during switch turn-on)<br>(000): 3500us without charge-pump, 2000us with charge-pump<br>(001): 3250us without charge-pump, 1250us with charge-pump<br>(010): 3000us without charge-pump, 1000us with charge-pump<br>(011): 2750us without charge-pump,
    750us with charge-pump<br>(100): 2500us without charge-pump, 500us with charge-pump<br>(101): 2250us without charge-pump, 250us with charge-pump<br>(110): 2000us without charge-pump, 125us with charge-pump<br>(111): 1750us without charge-pump, 62.5us with charge-pump', idx: 4103, offset: 27, otp_b0: 0, otp_a0: 380, otpreg_add: 1842, otpreg_ofs: 0}
OTP_BSWI_SW3_SELECT_DELAY_1843: {name: SW3_SELECT_DELAY, inst_name: BSWI, reg_name: BSWI_DIG_PULLUP_SW3, reg_addr: 20226, otp_owner: design, value: 10, bw: 4, desc: 'WHEN cfg_cp_disable = 1 SW3 pullup delay selector (when cfg_cp_disable = 1) (0000): 3500us  (0001): 3250us  (0010): 3000us  (0011): 2750us  (0100): 2500us  (0101): 2250us  (0110): 2000us  (0111): 1750us  (1000): 2000us  (1001): 1250us  (1010): 1000us  (1011): 750us  (1100): 500us  (1101): 250us  (1110): 125us  (1111): 62.5us   WHEN cfg_cp_disable = 0 SW3 pullup delay selector (shorter delay if charge-pump is enabled during switch turn-on)
    (000): 3500us without charge-pump, 2000us with charge-pump (001): 3250us without charge-pump, 1250us with charge-pump (010): 3000us without charge-pump, 1000us with charge-pump (011): 2750us without charge-pump, 750us with charge-pump (100): 2500us without charge-pump, 500us with charge-pump (101): 2250us without charge-pump, 250us with charge-pump (110): 2000us without charge-pump, 125us with charge-pump (111): 1750us without charge-pump, 62.5us with charge-pump', htmldesc: 'WHEN cfg_cp_disable = 1<br>SW3 pullup delay selector (when cfg_cp_disable = 1)<br>(0000): 3500us <br>(0001): 3250us <br>(0010):
    3000us <br>(0011): 2750us <br>(0100): 2500us <br>(0101): 2250us <br>(0110): 2000us <br>(0111): 1750us <br>(1000): 2000us <br>(1001): 1250us <br>(1010): 1000us <br>(1011): 750us <br>(1100): 500us <br>(1101): 250us <br>(1110): 125us <br>(1111): 62.5us <br><br>WHEN cfg_cp_disable = 0<br>SW3 pullup delay selector (shorter delay if charge-pump is enabled during switch turn-on)<br>(000): 3500us without charge-pump, 2000us with charge-pump<br>(001): 3250us without charge-pump, 1250us with charge-pump<br>(010): 3000us without charge-pump, 1000us with charge-pump<br>(011): 2750us without charge-pump,
    750us with charge-pump<br>(100): 2500us without charge-pump, 500us with charge-pump<br>(101): 2250us without charge-pump, 250us with charge-pump<br>(110): 2000us without charge-pump, 125us with charge-pump<br>(111): 1750us without charge-pump, 62.5us with charge-pump', idx: 4104, offset: 31, otp_b0: 0, otp_a0: 380, otpreg_add: 1843, otpreg_ofs: 0}
OTP_BSWI_CFG_CP_DISABLE_1844: {name: CFG_CP_DISABLE, inst_name: BSWI, reg_name: BSWI_DIG_CP5V_TEST_CFG1, reg_addr: 20227, otp_owner: design, value: 1, bw: 1, desc: Disable charge pump, htmldesc: Disable charge pump, idx: 4105, offset: 3, otp_b0: 0, otp_a0: 381, otpreg_add: 1844, otpreg_ofs: 0}
OTP_BSWI_SPARE1_1844: {name: SPARE1, inst_name: BSWI, reg_name: BSWI_DIG_CP5V_TEST_CFG1, reg_addr: 20227, otp_owner: design, value: 1, bw: 1, desc: spare register for future extension., htmldesc: spare register for future extension., idx: 4106, offset: 4, otp_b0: 0, otp_a0: 381, otpreg_add: 1844, otpreg_ofs: 1}
OTP_BSWI_SEL_ILIM_SW1_1845: {name: SEL_ILIM_SW1, inst_name: BSWI, reg_name: BSWI_SW_BUCK_SW1, reg_addr: 20268, otp_owner: system, value: 2, bw: 2, desc: Selection of inrush current limit for SW1, htmldesc: Selection of inrush current limit for SW1, idx: 4107, offset: 5, otp_b0: 0, otp_a0: 381, otpreg_add: 1845, otpreg_ofs: 0}
OTP_BSWI_CFG_DISABLE_PD_SW1_1845: {name: CFG_DISABLE_PD_SW1, inst_name: BSWI, reg_name: BSWI_SW_BUCK_SW1, reg_addr: 20268, otp_owner: design, value: 0, bw: 1, desc: Disable pulldown function of SW1, htmldesc: Disable pulldown function of SW1, idx: 4108, offset: 7, otp_b0: 0, otp_a0: 381, otpreg_add: 1845, otpreg_ofs: 2}
OTP_BSWI_TRIM_ILIM_SW1_1845: {name: TRIM_ILIM_SW1, inst_name: BSWI, reg_name: BSWI_SW_BUCK_SW1, reg_addr: 20268, otp_owner: trim, value: 8, bw: 4, desc: Timming of inrush current limit for SW1, htmldesc: Timming of inrush current limit for SW1, idx: 4109, offset: 8, otp_b0: 0, otp_a0: 381, otpreg_add: 1845, otpreg_ofs: 4}
OTP_BSWI_SEL_ILIM_SW2_1846: {name: SEL_ILIM_SW2, inst_name: BSWI, reg_name: BSWI_SW_BUCK_SW2, reg_addr: 20269, otp_owner: system, value: 0, bw: 2, desc: Selection of inrush current limit for SW2, htmldesc: Selection of inrush current limit for SW2, idx: 4110, offset: 12, otp_b0: 0, otp_a0: 381, otpreg_add: 1846, otpreg_ofs: 0}
OTP_BSWI_CFG_DISABLE_PD_SW2_1846: {name: CFG_DISABLE_PD_SW2, inst_name: BSWI, reg_name: BSWI_SW_BUCK_SW2, reg_addr: 20269, otp_owner: design, value: 0, bw: 1, desc: Disable pulldown function of SW2, htmldesc: Disable pulldown function of SW2, idx: 4111, offset: 14, otp_b0: 0, otp_a0: 381, otpreg_add: 1846, otpreg_ofs: 2}
OTP_BSWI_TRIM_ILIM_SW2_1846: {name: TRIM_ILIM_SW2, inst_name: BSWI, reg_name: BSWI_SW_BUCK_SW2, reg_addr: 20269, otp_owner: trim, value: 8, bw: 4, desc: Timming of inrush current limit for SW2, htmldesc: Timming of inrush current limit for SW2, idx: 4112, offset: 15, otp_b0: 0, otp_a0: 381, otpreg_add: 1846, otpreg_ofs: 4}
OTP_BSWI_SEL_ILIM_SW3_1847: {name: SEL_ILIM_SW3, inst_name: BSWI, reg_name: BSWI_SW_BUCK_SW3, reg_addr: 20270, otp_owner: system, value: 2, bw: 2, desc: Selection of inrush current limit for SW3, htmldesc: Selection of inrush current limit for SW3, idx: 4113, offset: 19, otp_b0: 0, otp_a0: 381, otpreg_add: 1847, otpreg_ofs: 0}
OTP_BSWI_CFG_DISABLE_PD_SW3_1847: {name: CFG_DISABLE_PD_SW3, inst_name: BSWI, reg_name: BSWI_SW_BUCK_SW3, reg_addr: 20270, otp_owner: design, value: 0, bw: 1, desc: Disable pulldown function of SW3, htmldesc: Disable pulldown function of SW3, idx: 4114, offset: 21, otp_b0: 0, otp_a0: 381, otpreg_add: 1847, otpreg_ofs: 2}
OTP_BSWI_TRIM_ILIM_SW3_1847: {name: TRIM_ILIM_SW3, inst_name: BSWI, reg_name: BSWI_SW_BUCK_SW3, reg_addr: 20270, otp_owner: trim, value: 8, bw: 4, desc: Timming of inrush current limit for SW3, htmldesc: Timming of inrush current limit for SW3, idx: 4115, offset: 22, otp_b0: 0, otp_a0: 381, otpreg_add: 1847, otpreg_ofs: 4}
OTP_BSWI_CSR_SPARE0_1848: {name: CSR_SPARE0, inst_name: BSWI, reg_name: BSWI_SW_CFG_SPARE0, reg_addr: 20271, otp_owner: design, value: 0, bw: 6, desc: Spares, htmldesc: Spares, idx: 4116, offset: 26, otp_b0: 0, otp_a0: 381, otpreg_add: 1848, otpreg_ofs: 0}
OTP_BSWI_CSR_SPARE1_1849: {name: CSR_SPARE1, inst_name: BSWI, reg_name: BSWI_SW_CFG_SPARE1, reg_addr: 20275, otp_owner: design, value: 0, bw: 8, desc: Spares, htmldesc: Spares, idx: 4117, offset: 0, otp_b0: 0, otp_a0: 382, otpreg_add: 1849, otpreg_ofs: 0}
OTP_BSWI_CSR_SPARE2_1850: {name: CSR_SPARE2, inst_name: BSWI, reg_name: BSWI_SW_CFG_SPARE2, reg_addr: 20276, otp_owner: design, value: 0, bw: 7, desc: Spares, htmldesc: Spares, idx: 4118, offset: 8, otp_b0: 0, otp_a0: 382, otpreg_add: 1850, otpreg_ofs: 0}
OTP_BSWI_CSR_SPARE3_1851: {name: CSR_SPARE3, inst_name: BSWI, reg_name: BSWI_SW_CFG_SPARE3, reg_addr: 20277, otp_owner: design, value: 0, bw: 3, desc: Spares, htmldesc: Spares, idx: 4119, offset: 15, otp_b0: 0, otp_a0: 382, otpreg_add: 1851, otpreg_ofs: 0}
OTP_BSWI_SEL_CPOUT_1852: {name: SEL_CPOUT, inst_name: BSWI, reg_name: BSWI_SW_CP_CFG, reg_addr: 20278, otp_owner: design, value: 0, bw: 3, desc: 'Selection of charge pump voltage (cfg<2:0> in CP)', htmldesc: 'Selection of charge pump voltage (cfg<2:0> in CP)', idx: 4120, offset: 18, otp_b0: 0, otp_a0: 382, otpreg_add: 1852, otpreg_ofs: 0}
OTP_BSWI_EN_DISCHARGE_CP_1852: {name: EN_DISCHARGE_CP, inst_name: BSWI, reg_name: BSWI_SW_CP_CFG, reg_addr: 20278, otp_owner: design, value: 0, bw: 1, desc: Enable discharge of charge pump (cfg<13> in CP), htmldesc: Enable discharge of charge pump (cfg<13> in CP), idx: 4121, offset: 21, otp_b0: 0, otp_a0: 382, otpreg_add: 1852, otpreg_ofs: 3}
OTP_DVC_SCHEDULER_BUCK0_VSEL_FAST_EN_1853: {name: BUCK0_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_0, reg_addr: 20480, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables buck0, non-zero VSEL enables buck0', htmldesc: 'when set: VSEL=0 disables buck0, non-zero VSEL enables buck0', idx: 4122, offset: 22, otp_b0: 0, otp_a0: 382, otpreg_add: 1853, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK1_VSEL_FAST_EN_1853: {name: BUCK1_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_0, reg_addr: 20480, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables buck1, non-zero VSEL enables buck1', htmldesc: 'when set: VSEL=0 disables buck1, non-zero VSEL enables buck1', idx: 4123, offset: 23, otp_b0: 0, otp_a0: 382, otpreg_add: 1853, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_BUCK2_VSEL_FAST_EN_1853: {name: BUCK2_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_0, reg_addr: 20480, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables buck2, non-zero VSEL enables buck2', htmldesc: 'when set: VSEL=0 disables buck2, non-zero VSEL enables buck2', idx: 4124, offset: 24, otp_b0: 0, otp_a0: 382, otpreg_add: 1853, otpreg_ofs: 2}
OTP_DVC_SCHEDULER_BUCK3_VSEL_FAST_EN_1853: {name: BUCK3_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_0, reg_addr: 20480, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables buck3, non-zero VSEL enables buck3', htmldesc: 'when set: VSEL=0 disables buck3, non-zero VSEL enables buck3', idx: 4125, offset: 25, otp_b0: 0, otp_a0: 382, otpreg_add: 1853, otpreg_ofs: 3}
OTP_DVC_SCHEDULER_BUCK7_VSEL_FAST_EN_1853: {name: BUCK7_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_0, reg_addr: 20480, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables buck7, non-zero VSEL enables buck7', htmldesc: 'when set: VSEL=0 disables buck7, non-zero VSEL enables buck7', idx: 4126, offset: 26, otp_b0: 0, otp_a0: 382, otpreg_add: 1853, otpreg_ofs: 7}
OTP_DVC_SCHEDULER_BUCK8_VSEL_FAST_EN_1854: {name: BUCK8_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_1, reg_addr: 20481, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables buck8, non-zero VSEL enables buck8', htmldesc: 'when set: VSEL=0 disables buck8, non-zero VSEL enables buck8', idx: 4127, offset: 27, otp_b0: 0, otp_a0: 382, otpreg_add: 1854, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK9_VSEL_FAST_EN_1854: {name: BUCK9_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_1, reg_addr: 20481, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables buck9, non-zero VSEL enables buck9', htmldesc: 'when set: VSEL=0 disables buck9, non-zero VSEL enables buck9', idx: 4128, offset: 28, otp_b0: 0, otp_a0: 382, otpreg_add: 1854, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_BUCK11_VSEL_FAST_EN_1854: {name: BUCK11_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_1, reg_addr: 20481, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables buck11, non-zero VSEL enables buck11', htmldesc: 'when set: VSEL=0 disables buck11, non-zero VSEL enables buck11', idx: 4129, offset: 29, otp_b0: 0, otp_a0: 382, otpreg_add: 1854, otpreg_ofs: 3}
OTP_DVC_SCHEDULER_BUCK14_VSEL_FAST_EN_1854: {name: BUCK14_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_FAST_EN_CFG_1, reg_addr: 20481, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables buck14, non-zero VSEL enables buck14', htmldesc: 'when set: VSEL=0 disables buck14, non-zero VSEL enables buck14', idx: 4130, offset: 30, otp_b0: 0, otp_a0: 382, otpreg_add: 1854, otpreg_ofs: 6}
OTP_DVC_SCHEDULER_BUCK0_VSEL_IGNORE_OTP_1855: {name: BUCK0_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_0, reg_addr: 20482, otp_owner: system, value: 0, bw: 1, desc: 'when set: Buck0 VSEL set to 0 instead of loading OTP value when the buck is disabled', htmldesc: 'when set: Buck0 VSEL set to 0 instead of loading OTP value when the buck is disabled', idx: 4131, offset: 31, otp_b0: 0, otp_a0: 382, otpreg_add: 1855, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK1_VSEL_IGNORE_OTP_1855: {name: BUCK1_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_0, reg_addr: 20482, otp_owner: system, value: 0, bw: 1, desc: 'when set: Buck1 VSEL set to 0 instead of loading OTP value when the buck is disabled', htmldesc: 'when set: Buck1 VSEL set to 0 instead of loading OTP value when the buck is disabled', idx: 4132, offset: 0, otp_b0: 0, otp_a0: 383, otpreg_add: 1855, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_BUCK2_VSEL_IGNORE_OTP_1855: {name: BUCK2_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_0, reg_addr: 20482, otp_owner: system, value: 0, bw: 1, desc: 'when set: Buck2 VSEL set to 0 instead of loading OTP value when the buck is disabled', htmldesc: 'when set: Buck2 VSEL set to 0 instead of loading OTP value when the buck is disabled', idx: 4133, offset: 1, otp_b0: 0, otp_a0: 383, otpreg_add: 1855, otpreg_ofs: 2}
OTP_DVC_SCHEDULER_BUCK3_VSEL_IGNORE_OTP_1855: {name: BUCK3_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_0, reg_addr: 20482, otp_owner: system, value: 0, bw: 1, desc: 'when set: Buck3 VSEL set to 0 instead of loading OTP value when the buck is disabled', htmldesc: 'when set: Buck3 VSEL set to 0 instead of loading OTP value when the buck is disabled', idx: 4134, offset: 2, otp_b0: 0, otp_a0: 383, otpreg_add: 1855, otpreg_ofs: 3}
OTP_DVC_SCHEDULER_BUCK7_VSEL_IGNORE_OTP_1855: {name: BUCK7_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_0, reg_addr: 20482, otp_owner: system, value: 0, bw: 1, desc: 'when set: Buck7 VSEL set to 0 instead of loading OTP value when the buck is disabled', htmldesc: 'when set: Buck7 VSEL set to 0 instead of loading OTP value when the buck is disabled', idx: 4135, offset: 3, otp_b0: 0, otp_a0: 383, otpreg_add: 1855, otpreg_ofs: 7}
OTP_DVC_SCHEDULER_BUCK8_VSEL_IGNORE_OTP_1856: {name: BUCK8_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_1, reg_addr: 20483, otp_owner: system, value: 0, bw: 1, desc: 'when set: Buck8 VSEL set to 0 instead of loading OTP value when the buck is disabled', htmldesc: 'when set: Buck8 VSEL set to 0 instead of loading OTP value when the buck is disabled', idx: 4136, offset: 4, otp_b0: 0, otp_a0: 383, otpreg_add: 1856, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK9_VSEL_IGNORE_OTP_1856: {name: BUCK9_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_1, reg_addr: 20483, otp_owner: system, value: 0, bw: 1, desc: 'when set: Buck9 VSEL set to 0 instead of loading OTP value when the buck is disabled', htmldesc: 'when set: Buck9 VSEL set to 0 instead of loading OTP value when the buck is disabled', idx: 4137, offset: 5, otp_b0: 0, otp_a0: 383, otpreg_add: 1856, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_BUCK11_VSEL_IGNORE_OTP_1856: {name: BUCK11_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_1, reg_addr: 20483, otp_owner: system, value: 0, bw: 1, desc: 'when set: Buck11 VSEL set to 0 instead of loading OTP value when the buck is disabled', htmldesc: 'when set: Buck11 VSEL set to 0 instead of loading OTP value when the buck is disabled', idx: 4138, offset: 6, otp_b0: 0, otp_a0: 383, otpreg_add: 1856, otpreg_ofs: 3}
OTP_DVC_SCHEDULER_BUCK14_VSEL_IGNORE_OTP_1856: {name: BUCK14_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_VSEL_IGNORE_OTP_CFG_1, reg_addr: 20483, otp_owner: system, value: 0, bw: 1, desc: 'when set: Buck14 VSEL set to 0 instead of loading OTP value when the buck is disabled', htmldesc: 'when set: Buck14 VSEL set to 0 instead of loading OTP value when the buck is disabled', idx: 4139, offset: 7, otp_b0: 0, otp_a0: 383, otpreg_add: 1856, otpreg_ofs: 6}
OTP_DVC_SCHEDULER_BUCK0_AUTO_FAST_START_S2R_DDR_EN_1857: {name: BUCK0_AUTO_FAST_START_S2R_DDR_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_0, reg_addr: 20484, otp_owner: system, value: 1, bw: 1, desc: 'when set: FSM goes through fast transition and buck0 is enabled, buck goes through a fast startup.', htmldesc: 'when set: FSM goes through fast transition and buck0 is enabled, buck goes through a fast startup.', idx: 4140, offset: 8, otp_b0: 0, otp_a0: 383, otpreg_add: 1857, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK1_AUTO_FAST_START_S2R_DDR_EN_1857: {name: BUCK1_AUTO_FAST_START_S2R_DDR_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_0, reg_addr: 20484, otp_owner: system, value: 1, bw: 1, desc: 'when set: FSM goes through fast transition and buck1 is enabled, buck goes through a fast startup.', htmldesc: 'when set: FSM goes through fast transition and buck1 is enabled, buck goes through a fast startup.', idx: 4141, offset: 9, otp_b0: 0, otp_a0: 383, otpreg_add: 1857, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_BUCK2_AUTO_FAST_START_S2R_DDR_EN_1857: {name: BUCK2_AUTO_FAST_START_S2R_DDR_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_0, reg_addr: 20484, otp_owner: system, value: 1, bw: 1, desc: 'when set: FSM goes through fast transition and buck2 is enabled, buck goes through a fast startup.', htmldesc: 'when set: FSM goes through fast transition and buck2 is enabled, buck goes through a fast startup.', idx: 4142, offset: 10, otp_b0: 0, otp_a0: 383, otpreg_add: 1857, otpreg_ofs: 2}
OTP_DVC_SCHEDULER_BUCK3_AUTO_FAST_START_S2R_DDR_EN_1857: {name: BUCK3_AUTO_FAST_START_S2R_DDR_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_0, reg_addr: 20484, otp_owner: system, value: 1, bw: 1, desc: 'when set: FSM goes through fast transition and buck3 is enabled, buck goes through a fast startup.', htmldesc: 'when set: FSM goes through fast transition and buck3 is enabled, buck goes through a fast startup.', idx: 4143, offset: 11, otp_b0: 0, otp_a0: 383, otpreg_add: 1857, otpreg_ofs: 3}
OTP_DVC_SCHEDULER_BUCK7_AUTO_FAST_START_S2R_DDR_EN_1857: {name: BUCK7_AUTO_FAST_START_S2R_DDR_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_0, reg_addr: 20484, otp_owner: system, value: 1, bw: 1, desc: 'when set: FSM goes through fast transition and buck7 is enabled, buck goes through a fast startup.', htmldesc: 'when set: FSM goes through fast transition and buck7 is enabled, buck goes through a fast startup.', idx: 4144, offset: 12, otp_b0: 0, otp_a0: 383, otpreg_add: 1857, otpreg_ofs: 7}
OTP_DVC_SCHEDULER_BUCK8_AUTO_FAST_START_S2R_DDR_EN_1858: {name: BUCK8_AUTO_FAST_START_S2R_DDR_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_1, reg_addr: 20485, otp_owner: system, value: 1, bw: 1, desc: 'when set: FSM goes through fast transition and buck8 is enabled, buck goes through a fast startup.', htmldesc: 'when set: FSM goes through fast transition and buck8 is enabled, buck goes through a fast startup.', idx: 4145, offset: 13, otp_b0: 0, otp_a0: 383, otpreg_add: 1858, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK9_AUTO_FAST_START_S2R_DDR_EN_1858: {name: BUCK9_AUTO_FAST_START_S2R_DDR_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_1, reg_addr: 20485, otp_owner: system, value: 1, bw: 1, desc: 'when set: FSM goes through fast transition and buck9 is enabled, buck goes through a fast startup.', htmldesc: 'when set: FSM goes through fast transition and buck9 is enabled, buck goes through a fast startup.', idx: 4146, offset: 14, otp_b0: 0, otp_a0: 383, otpreg_add: 1858, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_BUCK11_AUTO_FAST_START_S2R_DDR_EN_1858: {name: BUCK11_AUTO_FAST_START_S2R_DDR_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_1, reg_addr: 20485, otp_owner: system, value: 1, bw: 1, desc: 'when set: FSM goes through fast transition and buck11 is enabled, buck goes through a fast startup.', htmldesc: 'when set: FSM goes through fast transition and buck11 is enabled, buck goes through a fast startup.', idx: 4147, offset: 15, otp_b0: 0, otp_a0: 383, otpreg_add: 1858, otpreg_ofs: 3}
OTP_DVC_SCHEDULER_BUCK14_AUTO_FAST_START_S2R_DDR_EN_1858: {name: BUCK14_AUTO_FAST_START_S2R_DDR_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_FAST_BUCK_AUTO_FAST_START_S2R_DDR_1, reg_addr: 20485, otp_owner: system, value: 1, bw: 1, desc: 'when set: FSM goes through fast transition and buck14 is enabled, buck goes through a fast startup.', htmldesc: 'when set: FSM goes through fast transition and buck14 is enabled, buck goes through a fast startup.', idx: 4148, offset: 16, otp_b0: 0, otp_a0: 383, otpreg_add: 1858, otpreg_ofs: 6}
OTP_DVC_SCHEDULER_UP_SLEWRATE_1859: {name: UP_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK0_SLEWRATE, reg_addr: 20496, otp_owner: system, value: 0, bw: 4, desc: "ramp up slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp up slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4149, offset: 17, otp_b0: 0, otp_a0: 383,
  otpreg_add: 1859, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_DN_SLEWRATE_1859: {name: DN_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK0_SLEWRATE, reg_addr: 20496, otp_owner: system, value: 0, bw: 4, desc: "ramp down slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp down slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4150, offset: 21, otp_b0: 0, otp_a0: 383,
  otpreg_add: 1859, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_UP_SLEWRATE_1860: {name: UP_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK1_SLEWRATE, reg_addr: 20497, otp_owner: system, value: 0, bw: 4, desc: "ramp up slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp up slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4151, offset: 25, otp_b0: 0, otp_a0: 383,
  otpreg_add: 1860, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_DN_SLEWRATE_1860: {name: DN_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK1_SLEWRATE, reg_addr: 20497, otp_owner: system, value: 0, bw: 4, desc: "ramp down slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp down slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4152, offset: 29, otp_b0: 0, otp_a0: 383,
  otpreg_add: 1860, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_UP_SLEWRATE_1861: {name: UP_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK2_SLEWRATE, reg_addr: 20498, otp_owner: system, value: 0, bw: 4, desc: "ramp up slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp up slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4153, offset: 1, otp_b0: 0, otp_a0: 384,
  otpreg_add: 1861, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_DN_SLEWRATE_1861: {name: DN_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK2_SLEWRATE, reg_addr: 20498, otp_owner: system, value: 0, bw: 4, desc: "ramp down slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp down slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4154, offset: 5, otp_b0: 0, otp_a0: 384,
  otpreg_add: 1861, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_UP_SLEWRATE_1862: {name: UP_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK3_SLEWRATE, reg_addr: 20499, otp_owner: system, value: 0, bw: 4, desc: "ramp up slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp up slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4155, offset: 9, otp_b0: 0, otp_a0: 384,
  otpreg_add: 1862, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_DN_SLEWRATE_1862: {name: DN_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK3_SLEWRATE, reg_addr: 20499, otp_owner: system, value: 0, bw: 4, desc: "ramp down slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp down slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4156, offset: 13, otp_b0: 0, otp_a0: 384,
  otpreg_add: 1862, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_UP_SLEWRATE_1863: {name: UP_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK7_SLEWRATE, reg_addr: 20500, otp_owner: system, value: 0, bw: 4, desc: "ramp up slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp up slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4157, offset: 17, otp_b0: 0, otp_a0: 384,
  otpreg_add: 1863, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_DN_SLEWRATE_1863: {name: DN_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK7_SLEWRATE, reg_addr: 20500, otp_owner: system, value: 0, bw: 4, desc: "ramp down slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp down slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4158, offset: 21, otp_b0: 0, otp_a0: 384,
  otpreg_add: 1863, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_UP_SLEWRATE_1864: {name: UP_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK8_SLEWRATE, reg_addr: 20501, otp_owner: system, value: 0, bw: 4, desc: "ramp up slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp up slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4159, offset: 25, otp_b0: 0, otp_a0: 384,
  otpreg_add: 1864, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_DN_SLEWRATE_1864: {name: DN_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK8_SLEWRATE, reg_addr: 20501, otp_owner: system, value: 0, bw: 4, desc: "ramp down slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp down slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4160, offset: 29, otp_b0: 0, otp_a0: 384,
  otpreg_add: 1864, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_UP_SLEWRATE_1865: {name: UP_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK9_SLEWRATE, reg_addr: 20502, otp_owner: system, value: 0, bw: 4, desc: "ramp up slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp up slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4161, offset: 1, otp_b0: 0, otp_a0: 385,
  otpreg_add: 1865, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_DN_SLEWRATE_1865: {name: DN_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK9_SLEWRATE, reg_addr: 20502, otp_owner: system, value: 0, bw: 4, desc: "ramp down slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp down slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4162, offset: 5, otp_b0: 0, otp_a0: 385,
  otpreg_add: 1865, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_UP_SLEWRATE_1866: {name: UP_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK11_SLEWRATE, reg_addr: 20503, otp_owner: system, value: 0, bw: 4, desc: "ramp up slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp up slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4163, offset: 9, otp_b0: 0, otp_a0: 385,
  otpreg_add: 1866, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_DN_SLEWRATE_1866: {name: DN_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK11_SLEWRATE, reg_addr: 20503, otp_owner: system, value: 0, bw: 4, desc: "ramp down slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp down slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4164, offset: 13, otp_b0: 0, otp_a0: 385,
  otpreg_add: 1866, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_UP_SLEWRATE_1867: {name: UP_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK14_SLEWRATE, reg_addr: 20504, otp_owner: system, value: 0, bw: 4, desc: "ramp up slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp up slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4165, offset: 17, otp_b0: 0, otp_a0: 385,
  otpreg_add: 1867, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_DN_SLEWRATE_1867: {name: DN_SLEWRATE, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_SR_BUCK14_SLEWRATE, reg_addr: 20504, otp_owner: system, value: 0, bw: 4, desc: "ramp down slewrate.  \n(0)0.781mV/us  \n(1)1.5625mV/us  \n(2)3.125mV/us  \n(3)4.6875mv/us  \n(4)6.25mV/us  \n(5)12.5mV/us  \n(6)25mV/us  \n(7)50mV/us  \n(8-15)0.781mV/us\n\n", htmldesc: ramp down slewrate. <br>(0)0.781mV/us<br> (1)1.5625mV/us<br> (2)3.125mV/us<br> (3)4.6875mv/us<br> (4)6.25mV/us <br> (5)12.5mV/us<br> (6)25mV/us<br> (7)50mV/us<br> (8-15)0.781mV/us, idx: 4166, offset: 21, otp_b0: 0, otp_a0: 385,
  otpreg_add: 1867, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_BUCK0_VSEL_OFFSET_1868: {name: BUCK0_VSEL_OFFSET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK0_VSEL_OFFSET, reg_addr: 20512, otp_owner: system, value: 0, bw: 7, desc: "Buck0 Offset voltage code in 2's complement format ranging between -200mV (\ncode: 0x40) to +196.875mV ( code: 0x3F)  \nFor code 0x00-0x3F: 0mV + code*3.125mV  \nFor code 0x40-0x7F: -400mV + code*3.125mV\n\n", htmldesc: "Buck0 Offset voltage code in 2's complement format ranging between -200mV ( code: 0x40) to +196.875mV ( code: 0x3F) <br>\n                                        For code\
    \ 0x00-0x3F: 0mV + code*3.125mV <br>\n                                        For code 0x40-0x7F: -400mV + code*3.125mV ", formula: 'var:x, unit:V, range1:0:63, func1:x*0.003125, range2:64:127, func2:x*0.003125-0.4', idx: 4167, offset: 25, otp_b0: 0, otp_a0: 385, otpreg_add: 1868, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK1_VSEL_OFFSET_1869: {name: BUCK1_VSEL_OFFSET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK1_VSEL_OFFSET, reg_addr: 20513, otp_owner: system, value: 0, bw: 7, desc: "Buck1 Offset voltage code in 2's complement format ranging between -200mV (\ncode: 0x40) to +196.875mV ( code: 0x3F)  \nFor code 0x00-0x3F: 0mV + code*3.125mV  \nFor code 0x40-0x7F: -400mV + code*3.125mV\n\n", htmldesc: "Buck1 Offset voltage code in 2's complement format ranging between -200mV ( code: 0x40) to +196.875mV ( code: 0x3F) <br>\n                                        For code\
    \ 0x00-0x3F: 0mV + code*3.125mV <br>\n                                        For code 0x40-0x7F: -400mV + code*3.125mV ", formula: 'var:x, unit:V, range1:0:63, func1:x*0.003125, range2:64:127, func2:x*0.003125-0.4', idx: 4168, offset: 0, otp_b0: 0, otp_a0: 386, otpreg_add: 1869, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK2_VSEL_OFFSET_1870: {name: BUCK2_VSEL_OFFSET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK2_VSEL_OFFSET, reg_addr: 20514, otp_owner: system, value: 0, bw: 7, desc: "Buck2 Offset voltage code in 2's complement format ranging between -200mV (\ncode: 0x40) to +196.875mV ( code: 0x3F)  \nFor code 0x00-0x3F: 0mV + code*3.125mV  \nFor code 0x40-0x7F: -400mV + code*3.125mV\n\n", htmldesc: "Buck2 Offset voltage code in 2's complement format ranging between -200mV ( code: 0x40) to +196.875mV ( code: 0x3F) <br>\n                                        For code\
    \ 0x00-0x3F: 0mV + code*3.125mV <br>\n                                        For code 0x40-0x7F: -400mV + code*3.125mV ", formula: 'var:x, unit:V, range1:0:63, func1:x*0.003125, range2:64:127, func2:x*0.003125-0.4', idx: 4169, offset: 7, otp_b0: 0, otp_a0: 386, otpreg_add: 1870, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK3_VSEL_OFFSET_1871: {name: BUCK3_VSEL_OFFSET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK3_VSEL_OFFSET, reg_addr: 20515, otp_owner: system, value: 0, bw: 7, desc: "Buck3 Offset voltage code in 2's complement format ranging between -200mV (\ncode: 0x40) to +196.875mV ( code: 0x3F)  \nFor code 0x00-0x3F: 0mV + code*3.125mV  \nFor code 0x40-0x7F: -400mV + code*3.125mV\n\n", htmldesc: "Buck3 Offset voltage code in 2's complement format ranging between -200mV ( code: 0x40) to +196.875mV ( code: 0x3F) <br>\n                                        For code\
    \ 0x00-0x3F: 0mV + code*3.125mV <br>\n                                        For code 0x40-0x7F: -400mV + code*3.125mV ", formula: 'var:x, unit:V, range1:0:63, func1:x*0.003125, range2:64:127, func2:x*0.003125-0.4', idx: 4170, offset: 14, otp_b0: 0, otp_a0: 386, otpreg_add: 1871, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK7_VSEL_OFFSET_1872: {name: BUCK7_VSEL_OFFSET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK7_VSEL_OFFSET, reg_addr: 20516, otp_owner: system, value: 0, bw: 7, desc: "Buck7 Offset voltage code in 2's complement format ranging between -200mV (\ncode: 0x40) to +196.875mV ( code: 0x3F)  \nFor code 0x00-0x3F: 0mV + code*3.125mV  \nFor code 0x40-0x7F: -400mV + code*3.125mV\n\n", htmldesc: "Buck7 Offset voltage code in 2's complement format ranging between -200mV ( code: 0x40) to +196.875mV ( code: 0x3F) <br>\n                                        For code\
    \ 0x00-0x3F: 0mV + code*3.125mV <br>\n                                        For code 0x40-0x7F: -400mV + code*3.125mV ", formula: 'var:x, unit:V, range1:0:63, func1:x*0.003125, range2:64:127, func2:x*0.003125-0.4', idx: 4171, offset: 21, otp_b0: 0, otp_a0: 386, otpreg_add: 1872, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK8_VSEL_OFFSET_1873: {name: BUCK8_VSEL_OFFSET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK8_VSEL_OFFSET, reg_addr: 20517, otp_owner: system, value: 0, bw: 7, desc: "Buck8 Offset voltage code in 2's complement format ranging between -200mV (\ncode: 0x40) to +196.875mV ( code: 0x3F)  \nFor code 0x00-0x3F: 0mV + code*3.125mV  \nFor code 0x40-0x7F: -400mV + code*3.125mV\n\n", htmldesc: "Buck8 Offset voltage code in 2's complement format ranging between -200mV ( code: 0x40) to +196.875mV ( code: 0x3F) <br>\n                                        For code\
    \ 0x00-0x3F: 0mV + code*3.125mV <br>\n                                        For code 0x40-0x7F: -400mV + code*3.125mV ", formula: 'var:x, unit:V, range1:0:63, func1:x*0.003125, range2:64:127, func2:x*0.003125-0.4', idx: 4172, offset: 28, otp_b0: 0, otp_a0: 386, otpreg_add: 1873, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK9_VSEL_OFFSET_1874: {name: BUCK9_VSEL_OFFSET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK9_VSEL_OFFSET, reg_addr: 20518, otp_owner: system, value: 0, bw: 7, desc: "Buck9 Offset voltage code in 2's complement format ranging between -200mV (\ncode: 0x40) to +196.875mV ( code: 0x3F)  \nFor code 0x00-0x3F: 0mV + code*3.125mV  \nFor code 0x40-0x7F: -400mV + code*3.125mV\n\n", htmldesc: "Buck9 Offset voltage code in 2's complement format ranging between -200mV ( code: 0x40) to +196.875mV ( code: 0x3F) <br>\n                                        For code\
    \ 0x00-0x3F: 0mV + code*3.125mV <br>\n                                        For code 0x40-0x7F: -400mV + code*3.125mV ", formula: 'var:x, unit:V, range1:0:63, func1:x*0.003125, range2:64:127, func2:x*0.003125-0.4', idx: 4173, offset: 3, otp_b0: 0, otp_a0: 387, otpreg_add: 1874, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK11_VSEL_OFFSET_1875: {name: BUCK11_VSEL_OFFSET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK11_VSEL_OFFSET, reg_addr: 20519, otp_owner: system, value: 0, bw: 7, desc: "Buck11 Offset voltage code in 2's complement format ranging between -200mV (\ncode: 0x40) to +196.875mV ( code: 0x3F)  \nFor code 0x00-0x3F: 0mV + code*3.125mV  \nFor code 0x40-0x7F: -400mV + code*3.125mV\n\n", htmldesc: "Buck11 Offset voltage code in 2's complement format ranging between -200mV ( code: 0x40) to +196.875mV ( code: 0x3F) <br>\n                                       \
    \ For code 0x00-0x3F: 0mV + code*3.125mV <br>\n                                        For code 0x40-0x7F: -400mV + code*3.125mV ", formula: 'var:x, unit:V, range1:0:63, func1:x*0.003125, range2:64:127, func2:x*0.003125-0.4', idx: 4174, offset: 10, otp_b0: 0, otp_a0: 387, otpreg_add: 1875, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK14_VSEL_OFFSET_1876: {name: BUCK14_VSEL_OFFSET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_OFFSET_BUCK14_VSEL_OFFSET, reg_addr: 20520, otp_owner: system, value: 0, bw: 7, desc: "Buck14 Offset voltage code in 2's complement format ranging between -200mV (\ncode: 0x40) to +196.875mV ( code: 0x3F)  \nFor code 0x00-0x3F: 0mV + code*3.125mV  \nFor code 0x40-0x7F: -400mV + code*3.125mV\n\n", htmldesc: "Buck14 Offset voltage code in 2's complement format ranging between -200mV ( code: 0x40) to +196.875mV ( code: 0x3F) <br>\n                                       \
    \ For code 0x00-0x3F: 0mV + code*3.125mV <br>\n                                        For code 0x40-0x7F: -400mV + code*3.125mV ", formula: 'var:x, unit:V, range1:0:63, func1:x*0.003125, range2:64:127, func2:x*0.003125-0.4', idx: 4175, offset: 17, otp_b0: 0, otp_a0: 387, otpreg_add: 1876, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1877: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK0_VSEL_MAX, reg_addr: 20528, otp_owner: system, value: 255, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4176, offset: 24, otp_b0: 0, otp_a0: 387, otpreg_add: 1877, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1878: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK0_VSEL_MIN, reg_addr: 20529, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4177, offset: 0, otp_b0: 0, otp_a0: 388, otpreg_add: 1878, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1879: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK1_VSEL_MAX, reg_addr: 20530, otp_owner: system, value: 255, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4178, offset: 8, otp_b0: 0, otp_a0: 388, otpreg_add: 1879, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1880: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK1_VSEL_MIN, reg_addr: 20531, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4179, offset: 16, otp_b0: 0, otp_a0: 388, otpreg_add: 1880, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1881: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK2_VSEL_MAX, reg_addr: 20532, otp_owner: system, value: 255, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4180, offset: 24, otp_b0: 0, otp_a0: 388, otpreg_add: 1881, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1882: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK2_VSEL_MIN, reg_addr: 20533, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4181, offset: 0, otp_b0: 0, otp_a0: 389, otpreg_add: 1882, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1883: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK3_VSEL_MAX, reg_addr: 20534, otp_owner: system, value: 255, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:1.1766+x*0.003125, unit:V', idx: 4182, offset: 8, otp_b0: 0, otp_a0: 389, otpreg_add: 1883, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1884: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK3_VSEL_MIN, reg_addr: 20535, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:1.1766+x*0.003125, unit:V', idx: 4183, offset: 16, otp_b0: 0, otp_a0: 389, otpreg_add: 1884, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1885: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK7_VSEL_MAX, reg_addr: 20536, otp_owner: system, value: 255, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4184, offset: 24, otp_b0: 0, otp_a0: 389, otpreg_add: 1885, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1886: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK7_VSEL_MIN, reg_addr: 20537, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4185, offset: 0, otp_b0: 0, otp_a0: 390, otpreg_add: 1886, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1887: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK8_VSEL_MAX, reg_addr: 20538, otp_owner: system, value: 255, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4186, offset: 8, otp_b0: 0, otp_a0: 390, otpreg_add: 1887, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1888: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK8_VSEL_MIN, reg_addr: 20539, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4187, offset: 16, otp_b0: 0, otp_a0: 390, otpreg_add: 1888, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1889: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK9_VSEL_MAX, reg_addr: 20540, otp_owner: system, value: 255, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4188, offset: 24, otp_b0: 0, otp_a0: 390, otpreg_add: 1889, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1890: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK9_VSEL_MIN, reg_addr: 20541, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4189, offset: 0, otp_b0: 0, otp_a0: 391, otpreg_add: 1890, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1891: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK11_VSEL_MAX, reg_addr: 20542, otp_owner: system, value: 255, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4190, offset: 8, otp_b0: 0, otp_a0: 391, otpreg_add: 1891, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1892: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK11_VSEL_MIN, reg_addr: 20543, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4191, offset: 16, otp_b0: 0, otp_a0: 391, otpreg_add: 1892, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1893: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK14_VSEL_MAX, reg_addr: 20544, otp_owner: system, value: 255, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4192, offset: 24, otp_b0: 0, otp_a0: 391, otpreg_add: 1893, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1894: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_THR_BUCK14_VSEL_MIN, reg_addr: 20545, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4193, offset: 0, otp_b0: 0, otp_a0: 392, otpreg_add: 1894, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK3_VSEL_ALT_1895: {name: BUCK3_VSEL_ALT, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_ALT_BUCK3_VSEL_ALT, reg_addr: 20560, otp_owner: system, value: 0, bw: 8, desc: Buck3 alternate voltage in SLEEP states (see *_VSEL_TARGET for the formula), htmldesc: Buck3 alternate voltage in SLEEP states (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:1.1766+x*0.003125, unit:V', idx: 4194, offset: 8, otp_b0: 0, otp_a0: 392, otpreg_add: 1895, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK14_VSEL_ALT_1896: {name: BUCK14_VSEL_ALT, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_ALT_BUCK14_VSEL_ALT, reg_addr: 20561, otp_owner: system, value: 0, bw: 8, desc: Buck14 alternate voltage in SLEEP states (see *_VSEL_TARGET for the formula), htmldesc: Buck14 alternate voltage in SLEEP states (see *_VSEL_TARGET for the formula), formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4195, offset: 16, otp_b0: 0, otp_a0: 392, otpreg_add: 1896, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK3_VSEL_ALT_RESP_1897: {name: BUCK3_VSEL_ALT_RESP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_ALT_RESP_BUCK_CFG_ALT_RESP_0, reg_addr: 20576, otp_owner: system, value: 0, bw: 1, desc: "For Buck3, this bit defines the response to alternative voltage request in the middle of DVC command. When\n                                  Set             : DVC_ERROR is received when ALT_VALUE is enabled during DVC command ; When\n                                  Reset (default) : Respond with DVC_DONE immediately and change target to the alternative value", htmldesc: "For\
    \ Buck3, this bit defines the response to alternative voltage request in the middle of DVC command. When\n                                  Set             : DVC_ERROR is received when ALT_VALUE is enabled during DVC command ; When\n                                  Reset (default) : Respond with DVC_DONE immediately and change target to the alternative value", idx: 4196, offset: 24, otp_b0: 0, otp_a0: 392, otpreg_add: 1897, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK14_VSEL_ALT_RESP_1897: {name: BUCK14_VSEL_ALT_RESP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_ALT_RESP_BUCK_CFG_ALT_RESP_0, reg_addr: 20576, otp_owner: system, value: 0, bw: 1, desc: "For Buck14, this bit defines the response to alternative voltage request in the middle of DVC command. When\n                                  Set             : DVC_ERROR is received when ALT_VALUE is enabled during DVC command ; When\n                                  Reset (default) : Respond with DVC_DONE immediately and change target to the alternative value", htmldesc: "For\
    \ Buck14, this bit defines the response to alternative voltage request in the middle of DVC command. When\n                                  Set             : DVC_ERROR is received when ALT_VALUE is enabled during DVC command ; When\n                                  Reset (default) : Respond with DVC_DONE immediately and change target to the alternative value", idx: 4197, offset: 25, otp_b0: 0, otp_a0: 392, otpreg_add: 1897, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_BUCK0_VSEL_TARGET_1898: {name: BUCK0_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK0_VSEL_TARGET, reg_addr: 20584, otp_owner: system, value: 211, bw: 8, desc: "Buck0 target voltage  \n400mV + code*3.125mV\n\n", htmldesc: "Buck0 target voltage <br>\n                                400mV + code*3.125mV ", formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4198, offset: 26, otp_b0: 0, otp_a0: 392, otpreg_add: 1898, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK1_VSEL_TARGET_1899: {name: BUCK1_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK1_VSEL_TARGET, reg_addr: 20585, otp_owner: system, value: 211, bw: 8, desc: "Buck1 target voltage  \n400mV + code*3.125mV\n\n", htmldesc: "Buck1 target voltage <br>\n                                400mV + code*3.125mV", formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4199, offset: 2, otp_b0: 0, otp_a0: 393, otpreg_add: 1899, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK2_VSEL_TARGET_1900: {name: BUCK2_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK2_VSEL_TARGET, reg_addr: 20586, otp_owner: system, value: 146, bw: 8, desc: "Buck2 target voltage  \n400mV + code*3.125mV\n\n", htmldesc: "Buck2 target voltage <br>\n                                400mV + code*3.125mV", formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4200, offset: 10, otp_b0: 0, otp_a0: 393, otpreg_add: 1900, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK3_VSEL_TARGET_1901: {name: BUCK3_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK3_VSEL_TARGET, reg_addr: 20587, otp_owner: trim, value: 200, bw: 8, desc: "Buck3 target voltage  \nvsel= 776.6mV + code* 3.125mV + opt_vdac_plus_offset* 400.4mV\n\n", htmldesc: "Buck3 target voltage <br>\n                                vsel= 776.6mV + code* 3.125mV + opt_vdac_plus_offset* 400.4mV", formula: 'var:x, range:0:255, func:1.1766+x*0.003125, unit:V', idx: 4201, offset: 18, otp_b0: 0, otp_a0: 393, otpreg_add: 1901, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK7_VSEL_TARGET_1902: {name: BUCK7_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK7_VSEL_TARGET, reg_addr: 20591, otp_owner: system, value: 211, bw: 8, desc: "Buck7 target voltage  \n400mV + code*3.125mV\n\n", htmldesc: "Buck7 target voltage <br>\n                                400mV + code*3.125mV", formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4202, offset: 26, otp_b0: 0, otp_a0: 393, otpreg_add: 1902, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK8_VSEL_TARGET_1903: {name: BUCK8_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK8_VSEL_TARGET, reg_addr: 20592, otp_owner: system, value: 176, bw: 8, desc: "Buck8 target voltage  \n400mV + code*3.125mV\n\n", htmldesc: "Buck8 target voltage <br>\n                                400mV + code*3.125mV", formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4203, offset: 2, otp_b0: 0, otp_a0: 394, otpreg_add: 1903, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK9_VSEL_TARGET_1904: {name: BUCK9_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK9_VSEL_TARGET, reg_addr: 20593, otp_owner: system, value: 141, bw: 8, desc: "Buck9 target voltage  \nZERO_CODE_VOLTAGE + code*3.125mV  \nZERO_CODE_VOLTAGE is configurable via buck configuration bit plus_200mv  \nwhen plus_200mv = 1: ZERO_CODE_VOLTAGE = 600mV  \nwhen plus_200mv = 0: ZERO_CODE_VOLTAGE = 400mV (default)\n\n", htmldesc: "Buck9 target voltage <br>\n                                ZERO_CODE_VOLTAGE + code*3.125mV <br>\n                            \
    \    ZERO_CODE_VOLTAGE is configurable via buck configuration bit plus_200mv <br>\n                                when plus_200mv = 1: ZERO_CODE_VOLTAGE = 600mV <br>\n                                when plus_200mv = 0: ZERO_CODE_VOLTAGE = 400mV (default)", formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4204, offset: 10, otp_b0: 0, otp_a0: 394, otpreg_add: 1904, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK11_VSEL_TARGET_1905: {name: BUCK11_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK11_VSEL_TARGET, reg_addr: 20595, otp_owner: system, value: 211, bw: 8, desc: "Buck11 target voltage  \n400mV + code*3.125mV\n\n", htmldesc: "Buck11 target voltage <br>\n                                400mV + code*3.125mV", formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4205, offset: 18, otp_b0: 0, otp_a0: 394, otpreg_add: 1905, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK14_VSEL_TARGET_1906: {name: BUCK14_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_VSEL_TARGET_BUCK14_VSEL_TARGET, reg_addr: 20598, otp_owner: system, value: 200, bw: 8, desc: "Buck14 target voltage  \nZERO_CODE_VOLTAGE + code*3.125mV  \nZERO_CODE_VOLTAGE is configurable via buck configuration bit plus_200mv  \nwhen plus_200mv = 1: ZERO_CODE_VOLTAGE = 600mV  \nwhen plus_200mv = 0: ZERO_CODE_VOLTAGE = 400mV (default)\n\n", htmldesc: "Buck14 target voltage <br>\n                                ZERO_CODE_VOLTAGE + code*3.125mV <br>\n                       \
    \         ZERO_CODE_VOLTAGE is configurable via buck configuration bit plus_200mv <br>\n                                when plus_200mv = 1: ZERO_CODE_VOLTAGE = 600mV <br>\n                                when plus_200mv = 0: ZERO_CODE_VOLTAGE = 400mV (default)", formula: 'var:x, range:0:255, func:0.4+x*0.003125, unit:V', idx: 4206, offset: 26, otp_b0: 0, otp_a0: 394, otpreg_add: 1906, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO1_VSEL_FAST_EN_1907: {name: LDO1_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_0, reg_addr: 20680, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables ldo1, non-zero VSEL enables ldo1', htmldesc: 'when set: VSEL=0 disables ldo1, non-zero VSEL enables ldo1', idx: 4207, offset: 2, otp_b0: 0, otp_a0: 395, otpreg_add: 1907, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO2_VSEL_FAST_EN_1907: {name: LDO2_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_0, reg_addr: 20680, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables ldo2, non-zero VSEL enables ldo2', htmldesc: 'when set: VSEL=0 disables ldo2, non-zero VSEL enables ldo2', idx: 4208, offset: 3, otp_b0: 0, otp_a0: 395, otpreg_add: 1907, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_LDO3_VSEL_FAST_EN_1907: {name: LDO3_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_0, reg_addr: 20680, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables ldo3, non-zero VSEL enables ldo3', htmldesc: 'when set: VSEL=0 disables ldo3, non-zero VSEL enables ldo3', idx: 4209, offset: 4, otp_b0: 0, otp_a0: 395, otpreg_add: 1907, otpreg_ofs: 2}
OTP_DVC_SCHEDULER_LDO5_VSEL_FAST_EN_1907: {name: LDO5_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_0, reg_addr: 20680, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables ldo5, non-zero VSEL enables ldo5', htmldesc: 'when set: VSEL=0 disables ldo5, non-zero VSEL enables ldo5', idx: 4210, offset: 5, otp_b0: 0, otp_a0: 395, otpreg_add: 1907, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_LDO7_VSEL_FAST_EN_1907: {name: LDO7_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_0, reg_addr: 20680, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables ldo7, non-zero VSEL enables ldo7', htmldesc: 'when set: VSEL=0 disables ldo7, non-zero VSEL enables ldo7', idx: 4211, offset: 6, otp_b0: 0, otp_a0: 395, otpreg_add: 1907, otpreg_ofs: 6}
OTP_DVC_SCHEDULER_LDO10_VSEL_FAST_EN_1908: {name: LDO10_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_1, reg_addr: 20681, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables ldo10, non-zero VSEL enables ldo10', htmldesc: 'when set: VSEL=0 disables ldo10, non-zero VSEL enables ldo10', idx: 4212, offset: 7, otp_b0: 0, otp_a0: 395, otpreg_add: 1908, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_LDO13_VSEL_FAST_EN_1908: {name: LDO13_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_1, reg_addr: 20681, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables ldo13, non-zero VSEL enables ldo13', htmldesc: 'when set: VSEL=0 disables ldo13, non-zero VSEL enables ldo13', idx: 4213, offset: 8, otp_b0: 0, otp_a0: 395, otpreg_add: 1908, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_LDO14_VSEL_FAST_EN_1908: {name: LDO14_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_1, reg_addr: 20681, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables ldo14, non-zero VSEL enables ldo14', htmldesc: 'when set: VSEL=0 disables ldo14, non-zero VSEL enables ldo14', idx: 4214, offset: 9, otp_b0: 0, otp_a0: 395, otpreg_add: 1908, otpreg_ofs: 5}
OTP_DVC_SCHEDULER_LDO16_VSEL_FAST_EN_1908: {name: LDO16_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_1, reg_addr: 20681, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables ldo16, non-zero VSEL enables ldo16', htmldesc: 'when set: VSEL=0 disables ldo16, non-zero VSEL enables ldo16', idx: 4215, offset: 10, otp_b0: 0, otp_a0: 395, otpreg_add: 1908, otpreg_ofs: 7}
OTP_DVC_SCHEDULER_LDO19_VSEL_FAST_EN_1909: {name: LDO19_VSEL_FAST_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_FAST_EN_CFG_2, reg_addr: 20682, otp_owner: system, value: 0, bw: 1, desc: 'when set: VSEL=0 disables ldo19, non-zero VSEL enables ldo19', htmldesc: 'when set: VSEL=0 disables ldo19, non-zero VSEL enables ldo19', idx: 4216, offset: 11, otp_b0: 0, otp_a0: 395, otpreg_add: 1909, otpreg_ofs: 2}
OTP_DVC_SCHEDULER_LDO1_VSEL_IGNORE_OTP_1910: {name: LDO1_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_0, reg_addr: 20683, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO1 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO1 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4217, offset: 12, otp_b0: 0, otp_a0: 395, otpreg_add: 1910, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO2_VSEL_IGNORE_OTP_1910: {name: LDO2_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_0, reg_addr: 20683, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO2 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO2 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4218, offset: 13, otp_b0: 0, otp_a0: 395, otpreg_add: 1910, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_LDO3_VSEL_IGNORE_OTP_1910: {name: LDO3_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_0, reg_addr: 20683, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO3 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO3 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4219, offset: 14, otp_b0: 0, otp_a0: 395, otpreg_add: 1910, otpreg_ofs: 2}
OTP_DVC_SCHEDULER_LDO5_VSEL_IGNORE_OTP_1910: {name: LDO5_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_0, reg_addr: 20683, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO5 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO5 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4220, offset: 15, otp_b0: 0, otp_a0: 395, otpreg_add: 1910, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_LDO7_VSEL_IGNORE_OTP_1910: {name: LDO7_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_0, reg_addr: 20683, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO7 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO7 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4221, offset: 16, otp_b0: 0, otp_a0: 395, otpreg_add: 1910, otpreg_ofs: 6}
OTP_DVC_SCHEDULER_LDO9_VSEL_IGNORE_OTP_1911: {name: LDO9_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_1, reg_addr: 20684, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO9 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO9 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4222, offset: 17, otp_b0: 0, otp_a0: 395, otpreg_add: 1911, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO10_VSEL_IGNORE_OTP_1911: {name: LDO10_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_1, reg_addr: 20684, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO10 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO10 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4223, offset: 18, otp_b0: 0, otp_a0: 395, otpreg_add: 1911, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_LDO13_VSEL_IGNORE_OTP_1911: {name: LDO13_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_1, reg_addr: 20684, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO13 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO13 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4224, offset: 19, otp_b0: 0, otp_a0: 395, otpreg_add: 1911, otpreg_ofs: 4}
OTP_DVC_SCHEDULER_LDO14_VSEL_IGNORE_OTP_1911: {name: LDO14_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_1, reg_addr: 20684, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO14 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO14 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4225, offset: 20, otp_b0: 0, otp_a0: 395, otpreg_add: 1911, otpreg_ofs: 5}
OTP_DVC_SCHEDULER_LDO16_VSEL_IGNORE_OTP_1911: {name: LDO16_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_1, reg_addr: 20684, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO16 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO16 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4226, offset: 21, otp_b0: 0, otp_a0: 395, otpreg_add: 1911, otpreg_ofs: 7}
OTP_DVC_SCHEDULER_LDO19_VSEL_IGNORE_OTP_1912: {name: LDO19_VSEL_IGNORE_OTP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_FAST_LDO_VSEL_IGNORE_OTP_CFG_2, reg_addr: 20685, otp_owner: system, value: 0, bw: 1, desc: 'when set: LDO19 VSEL set to 0 instead of loading OTP value when the ldo is disabled', htmldesc: 'when set: LDO19 VSEL set to 0 instead of loading OTP value when the ldo is disabled', idx: 4227, offset: 22, otp_b0: 0, otp_a0: 395, otpreg_add: 1912, otpreg_ofs: 2}
OTP_DVC_SCHEDULER_VSEL_MAX_1913: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO1_VSEL_MAX, reg_addr: 20696, otp_owner: system, value: 104, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4228, offset: 23, otp_b0: 0, otp_a0: 395, otpreg_add: 1913, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1914: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO1_VSEL_MIN, reg_addr: 20697, otp_owner: system, value: 64, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4229, offset: 31, otp_b0: 0, otp_a0: 395, otpreg_add: 1914, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1915: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO2_VSEL_MAX, reg_addr: 20698, otp_owner: system, value: 8, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4230, offset: 7, otp_b0: 0, otp_a0: 396, otpreg_add: 1915, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1916: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO2_VSEL_MIN, reg_addr: 20699, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4231, offset: 15, otp_b0: 0, otp_a0: 396, otpreg_add: 1916, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1917: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO3_VSEL_MAX, reg_addr: 20700, otp_owner: system, value: 228, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:127, func1:0.5+x*0.005, range2:128:255, func2:0.9+(x-128)*0.005', idx: 4232, offset: 23, otp_b0: 0, otp_a0: 396, otpreg_add: 1917, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1918: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO3_VSEL_MIN, reg_addr: 20701, otp_owner: system, value: 60, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:127, func1:0.5+x*0.005, range2:128:255, func2:0.9+(x-128)*0.005', idx: 4233, offset: 31, otp_b0: 0, otp_a0: 396, otpreg_add: 1918, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1919: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO5_VSEL_MAX, reg_addr: 20702, otp_owner: system, value: 127, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4234, offset: 7, otp_b0: 0, otp_a0: 397, otpreg_add: 1919, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1920: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO5_VSEL_MIN, reg_addr: 20703, otp_owner: system, value: 64, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4235, offset: 15, otp_b0: 0, otp_a0: 397, otpreg_add: 1920, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1921: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO7_VSEL_MAX, reg_addr: 20704, otp_owner: system, value: 104, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4236, offset: 23, otp_b0: 0, otp_a0: 397, otpreg_add: 1921, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1922: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO7_VSEL_MIN, reg_addr: 20705, otp_owner: system, value: 64, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4237, offset: 31, otp_b0: 0, otp_a0: 397, otpreg_add: 1922, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1923: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO9_VSEL_MAX, reg_addr: 20706, otp_owner: system, value: 63, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:44, func1:1.7+x*0.025, range2:45:63, func2:2.8, range3:64:108, func3:2.5+(x-64)*0.025, range4:109:127, func4:3.6', idx: 4238, offset: 7, otp_b0: 0, otp_a0: 398, otpreg_add: 1923, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1924: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO9_VSEL_MIN, reg_addr: 20707, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:44, func1:1.7+x*0.025, range2:45:63, func2:2.8, range3:64:108, func3:2.5+(x-64)*0.025, range4:109:127, func4:3.6', idx: 4239, offset: 15, otp_b0: 0, otp_a0: 398, otpreg_add: 1924, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1925: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO10_VSEL_MAX, reg_addr: 20708, otp_owner: system, value: 104, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4240, offset: 23, otp_b0: 0, otp_a0: 398, otpreg_add: 1925, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1926: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO10_VSEL_MIN, reg_addr: 20709, otp_owner: system, value: 64, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4241, offset: 31, otp_b0: 0, otp_a0: 398, otpreg_add: 1926, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1927: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO13_VSEL_MAX, reg_addr: 20710, otp_owner: system, value: 104, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4242, offset: 7, otp_b0: 0, otp_a0: 399, otpreg_add: 1927, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1928: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO13_VSEL_MIN, reg_addr: 20711, otp_owner: system, value: 64, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4243, offset: 15, otp_b0: 0, otp_a0: 399, otpreg_add: 1928, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1929: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO14_VSEL_MAX, reg_addr: 20712, otp_owner: system, value: 228, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:127, func1:0.5+x*0.005, range2:128:255, func2:0.9+(x-128)*0.005', idx: 4244, offset: 23, otp_b0: 0, otp_a0: 399, otpreg_add: 1929, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1930: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO14_VSEL_MIN, reg_addr: 20713, otp_owner: system, value: 60, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:127, func1:0.5+x*0.005, range2:128:255, func2:0.9+(x-128)*0.005', idx: 4245, offset: 31, otp_b0: 0, otp_a0: 399, otpreg_add: 1930, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1931: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO16_VSEL_MAX, reg_addr: 20714, otp_owner: system, value: 104, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4246, offset: 7, otp_b0: 0, otp_a0: 400, otpreg_add: 1931, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1932: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO16_VSEL_MIN, reg_addr: 20715, otp_owner: system, value: 64, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4247, offset: 15, otp_b0: 0, otp_a0: 400, otpreg_add: 1932, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MAX_1933: {name: VSEL_MAX, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO19_VSEL_MAX, reg_addr: 20716, otp_owner: system, value: 100, bw: 8, desc: maximum VSEL (see *_VSEL_TARGET for the formula), htmldesc: maximum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:127, func1:0.5+x*0.005, range2:128:255, func2:0.9+(x-128)*0.005', idx: 4248, offset: 23, otp_b0: 0, otp_a0: 400, otpreg_add: 1933, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_VSEL_MIN_1934: {name: VSEL_MIN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_THR_LDO19_VSEL_MIN, reg_addr: 20717, otp_owner: system, value: 0, bw: 8, desc: minimum VSEL (see *_VSEL_TARGET for the formula), htmldesc: minimum VSEL (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:127, func1:0.5+x*0.005, range2:128:255, func2:0.9+(x-128)*0.005', idx: 4249, offset: 31, otp_b0: 0, otp_a0: 400, otpreg_add: 1934, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO13_VSEL_ALT_1935: {name: LDO13_VSEL_ALT, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_ALT_LDO13_VSEL_ALT, reg_addr: 20736, otp_owner: system, value: 0, bw: 8, desc: Ldo13 alternate voltage in SLEEP states (see *_VSEL_TARGET for the formula), htmldesc: Ldo13 alternate voltage in SLEEP states (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4250, offset: 7, otp_b0: 0, otp_a0: 401, otpreg_add: 1935, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO14_VSEL_ALT_1936: {name: LDO14_VSEL_ALT, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_ALT_LDO14_VSEL_ALT, reg_addr: 20737, otp_owner: system, value: 0, bw: 8, desc: Ldo14 alternate voltage in SLEEP states (see *_VSEL_TARGET for the formula), htmldesc: Ldo14 alternate voltage in SLEEP states (see *_VSEL_TARGET for the formula), formula: 'var:x, unit:V, range1:0:127, func1:0.5+x*0.005, range2:128:255, func2:0.9+(x-128)*0.005', idx: 4251, offset: 15, otp_b0: 0, otp_a0: 401, otpreg_add: 1936, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO13_VSEL_ALT_RESP_1937: {name: LDO13_VSEL_ALT_RESP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_ALT_RESP_LDO_CFG_ALT_RESP_0, reg_addr: 20752, otp_owner: system, value: 0, bw: 1, desc: "For Ldo13, this bit defines the response to alternative voltage request in the middle of DVC command. When\n                                  Set             : DVC_ERROR is received when ALT_VALUE is enabled during DVC command ; When\n                                  Reset (default) : Respond with DVC_DONE immediately and change target to the alternative value", htmldesc: "For Ldo13,\
    \ this bit defines the response to alternative voltage request in the middle of DVC command. When\n                                  Set             : DVC_ERROR is received when ALT_VALUE is enabled during DVC command ; When\n                                  Reset (default) : Respond with DVC_DONE immediately and change target to the alternative value", idx: 4252, offset: 23, otp_b0: 0, otp_a0: 401, otpreg_add: 1937, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO14_VSEL_ALT_RESP_1937: {name: LDO14_VSEL_ALT_RESP, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_ALT_RESP_LDO_CFG_ALT_RESP_0, reg_addr: 20752, otp_owner: system, value: 0, bw: 1, desc: "For Ldo14, this bit defines the response to alternative voltage request in the middle of DVC command. When\n                                  Set             : DVC_ERROR is received when ALT_VALUE is enabled during DVC command ; When\n                                  Reset (default) : Respond with DVC_DONE immediately and change target to the alternative value", htmldesc: "For Ldo14,\
    \ this bit defines the response to alternative voltage request in the middle of DVC command. When\n                                  Set             : DVC_ERROR is received when ALT_VALUE is enabled during DVC command ; When\n                                  Reset (default) : Respond with DVC_DONE immediately and change target to the alternative value", idx: 4253, offset: 24, otp_b0: 0, otp_a0: 401, otpreg_add: 1937, otpreg_ofs: 1}
OTP_DVC_SCHEDULER_LDO1_VSEL_TARGET_1938: {name: LDO1_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO1_VSEL_TARGET, reg_addr: 20760, otp_owner: system, value: 96, bw: 8, desc: "LDO1 target voltage  \nFor code 0x00 - 0x3F : Vout = 1700mV + code*25mV  \nFor code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV  \nFor code 0x69 - 0x7F : Vout = 3500mV  \nNote: code[7] is 'don't care'\n\n", htmldesc: "LDO1 target voltage <br>\n        For code 0x00 - 0x3F : Vout = 1700mV + code*25mV <br>\n        For code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV <br>\n        For\
    \ code 0x69 - 0x7F : Vout = 3500mV <br>\n        Note: code[7] is 'don't care'", formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4254, offset: 25, otp_b0: 0, otp_a0: 401, otpreg_add: 1938, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO2_VSEL_TARGET_1939: {name: LDO2_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO2_VSEL_TARGET, reg_addr: 20761, otp_owner: system, value: 4, bw: 8, desc: "LDO2 target voltage  \nFor code 0x00 - 0x3F : Vout = 1700mV + code*25mV  \nFor code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV  \nFor code 0x69 - 0x7F : Vout = 3500mV  \nNote: code[7] is 'don't care'\n\n", htmldesc: "LDO2 target voltage <br>\n        For code 0x00 - 0x3F : Vout = 1700mV + code*25mV <br>\n        For code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV <br>\n        For\
    \ code 0x69 - 0x7F : Vout = 3500mV <br>\n        Note: code[7] is 'don't care'", formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4255, offset: 1, otp_b0: 0, otp_a0: 402, otpreg_add: 1939, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO3_VSEL_TARGET_1940: {name: LDO3_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO3_VSEL_TARGET, reg_addr: 20762, otp_owner: system, value: 188, bw: 8, desc: "LDO3 target voltage  \nFor code 0x00 - 0x7F : Vout = 500mV + code*5mV  \nFor code 0x80 - 0xFF : Vout = 900mV + (code-0x80)*5mV  \n\n", htmldesc: "LDO3 target voltage <br>\n        For code 0x00 - 0x7F : Vout = 500mV + code*5mV <br>\n        For code 0x80 - 0xFF : Vout = 900mV + (code-0x80)*5mV<br>", formula: 'var:x, unit:V, range1:0:127, func1:0.5+x*0.005, range2:128:255, func2:0.9+(x-128)*0.005',
  idx: 4256, offset: 9, otp_b0: 0, otp_a0: 402, otpreg_add: 1940, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO5_VSEL_TARGET_1941: {name: LDO5_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO5_VSEL_TARGET, reg_addr: 20764, otp_owner: system, value: 82, bw: 8, desc: "LDO5 target voltage  \nFor code 0x00 - 0x3F : Vout = 1700mV + code*25mV  \nFor code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV  \nFor code 0x69 - 0x7F : Vout = 3500mV  \nNote: code[7] is 'don't care'\n\n", htmldesc: "LDO5 target voltage <br>\n        For code 0x00 - 0x3F : Vout = 1700mV + code*25mV <br>\n        For code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV <br>\n        For\
    \ code 0x69 - 0x7F : Vout = 3500mV <br>\n        Note: code[7] is 'don't care'", formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4257, offset: 17, otp_b0: 0, otp_a0: 402, otpreg_add: 1941, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO7_VSEL_TARGET_1942: {name: LDO7_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO7_VSEL_TARGET, reg_addr: 20766, otp_owner: system, value: 96, bw: 8, desc: "LDO7 target voltage  \nFor code 0x00 - 0x3F : Vout = 1700mV + code*25mV  \nFor code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV  \nFor code 0x69 - 0x7F : Vout = 3500mV  \nNote: code[7] is 'don't care'\n\n", htmldesc: "LDO7 target voltage <br>\n        For code 0x00 - 0x3F : Vout = 1700mV + code*25mV <br>\n        For code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV <br>\n        For\
    \ code 0x69 - 0x7F : Vout = 3500mV <br>\n        Note: code[7] is 'don't care'", formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4258, offset: 25, otp_b0: 0, otp_a0: 402, otpreg_add: 1942, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO9_VSEL_TARGET_1943: {name: LDO9_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO9_VSEL_TARGET, reg_addr: 20768, otp_owner: system, value: 4, bw: 8, desc: "LDO9 target voltage  \nFor code 0x00 - 0x3F : Vout = 1700mV + code*25mV  \nFor code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV  \nFor code 0x6D - 0x7F : Vout = 3600mV  \nNote: code[7] is 'don't care'\n\n", htmldesc: "LDO9 target voltage <br>\n        For code 0x00 - 0x3F : Vout = 1700mV + code*25mV <br>\n        For code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV <br>\n        For\
    \ code 0x6D - 0x7F : Vout = 3600mV <br>\n        Note: code[7] is 'don't care'", formula: 'var:x, unit:V, range1:0:44, func1:1.7+x*0.025, range2:45:63, func2:2.8, range3:64:108, func3:2.5+(x-64)*0.025, range4:109:127, func4:3.6', idx: 4259, offset: 1, otp_b0: 0, otp_a0: 403, otpreg_add: 1943, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO10_VSEL_TARGET_1944: {name: LDO10_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO10_VSEL_TARGET, reg_addr: 20769, otp_owner: system, value: 96, bw: 8, desc: "LDO10 target voltage  \nFor code 0x00 - 0x3F : Vout = 1700mV + code*25mV  \nFor code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV  \nFor code 0x69 - 0x7F : Vout = 3500mV  \nNote: code[7] is 'don't care'\n\n", htmldesc: "LDO10 target voltage <br>\n        For code 0x00 - 0x3F : Vout = 1700mV + code*25mV <br>\n        For code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV <br>\n     \
    \   For code 0x69 - 0x7F : Vout = 3500mV <br>\n        Note: code[7] is 'don't care'", formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4260, offset: 9, otp_b0: 0, otp_a0: 403, otpreg_add: 1944, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO13_VSEL_TARGET_1945: {name: LDO13_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO13_VSEL_TARGET, reg_addr: 20772, otp_owner: system, value: 96, bw: 8, desc: "LDO13 target voltage  \nFor code 0x00 - 0x3F : Vout = 1700mV + code*25mV  \nFor code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV  \nFor code 0x69 - 0x7F : Vout = 3500mV  \nNote: code[7] is 'don't care'\n\n", htmldesc: "LDO13 target voltage <br>\n        For code 0x00 - 0x3F : Vout = 1700mV + code*25mV <br>\n        For code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV <br>\n     \
    \   For code 0x69 - 0x7F : Vout = 3500mV <br>\n        Note: code[7] is 'don't care'", formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4261, offset: 17, otp_b0: 0, otp_a0: 403, otpreg_add: 1945, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO14_VSEL_TARGET_1946: {name: LDO14_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO14_VSEL_TARGET, reg_addr: 20773, otp_owner: system, value: 188, bw: 8, desc: "LDO14 target voltage  \nFor code 0x00 - 0x7F : Vout = 500mV + code*5mV  \nFor code 0x80 - 0xFF : Vout = 900mV + (code-0x80)*5mV  \n\n", htmldesc: "LDO14 target voltage <br>\n        For code 0x00 - 0x7F : Vout = 500mV + code*5mV <br>\n        For code 0x80 - 0xFF : Vout = 900mV + (code-0x80)*5mV<br>", formula: 'var:x, unit:V, range1:0:127, func1:0.5+x*0.005, range2:128:255, func2:0.9+(x-128)*0.005',
  idx: 4262, offset: 25, otp_b0: 0, otp_a0: 403, otpreg_add: 1946, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO16_VSEL_TARGET_1947: {name: LDO16_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO16_VSEL_TARGET, reg_addr: 20775, otp_owner: system, value: 96, bw: 8, desc: "LDO16 target voltage  \nFor code 0x00 - 0x3F : Vout = 1700mV + code*25mV  \nFor code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV  \nFor code 0x69 - 0x7F : Vout = 3500mV  \nNote: code[7] is 'don't care'\n\n", htmldesc: "LDO16 target voltage <br>\n        For code 0x00 - 0x3F : Vout = 1700mV + code*25mV <br>\n        For code 0x40 - 0x68 : Vout = 2500mV + (code-0x40)*25mV <br>\n     \
    \   For code 0x69 - 0x7F : Vout = 3500mV <br>\n        Note: code[7] is 'don't care'", formula: 'var:x, unit:V, range1:0:63, func1:1.7+x*0.025, range2:64:104, func2:2.5+(x-64)*0.025, range3:105:127, func3:3.5', idx: 4263, offset: 1, otp_b0: 0, otp_a0: 404, otpreg_add: 1947, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO19_VSEL_TARGET_1948: {name: LDO19_VSEL_TARGET, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_LDO_VSEL_TARGET_LDO19_VSEL_TARGET, reg_addr: 20778, otp_owner: system, value: 44, bw: 8, desc: "LDO19 target voltage  \nFor code 0x00 - 0x7F : Vout = 500mV + code*5mV  \nFor code 0x80 - 0xFF : Vout = 900mV + (code-0x80)*5mV  \n\n", htmldesc: "LDO19 target voltage <br>\n        For code 0x00 - 0x7F : Vout = 500mV + code*5mV <br>\n        For code 0x80 - 0xFF : Vout = 900mV + (code-0x80)*5mV<br>", formula: 'var:x, unit:V, range1:0:127, func1:0.5+x*0.005, range2:128:255, func2:0.9+(x-128)*0.005',
  idx: 4264, offset: 9, otp_b0: 0, otp_a0: 404, otpreg_add: 1948, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK0_PD_MAPPING_1949: {name: BUCK0_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_BUCK0_PD_MAPPING, reg_addr: 20864, otp_owner: system, value: 0, bw: 5, desc: 'PD id for BUCK0. 0x1f means unmapped


    ', htmldesc: PD id for BUCK0. 0x1f means unmapped, idx: 4265, offset: 17, otp_b0: 0, otp_a0: 404, otpreg_add: 1949, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK1_PD_MAPPING_1950: {name: BUCK1_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_BUCK1_PD_MAPPING, reg_addr: 20865, otp_owner: system, value: 1, bw: 5, desc: 'PD id for BUCK1. 0x1f means unmapped


    ', htmldesc: PD id for BUCK1. 0x1f means unmapped, idx: 4266, offset: 22, otp_b0: 0, otp_a0: 404, otpreg_add: 1950, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK2_PD_MAPPING_1951: {name: BUCK2_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_BUCK2_PD_MAPPING, reg_addr: 20866, otp_owner: system, value: 2, bw: 5, desc: 'PD id for BUCK2. 0x1f means unmapped


    ', htmldesc: PD id for BUCK2. 0x1f means unmapped, idx: 4267, offset: 27, otp_b0: 0, otp_a0: 404, otpreg_add: 1951, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK3_PD_MAPPING_1952: {name: BUCK3_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_BUCK3_PD_MAPPING, reg_addr: 20867, otp_owner: system, value: 3, bw: 5, desc: 'PD id for BUCK3. 0x1f means unmapped


    ', htmldesc: PD id for BUCK3. 0x1f means unmapped, idx: 4268, offset: 0, otp_b0: 0, otp_a0: 405, otpreg_add: 1952, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK7_PD_MAPPING_1953: {name: BUCK7_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_BUCK7_PD_MAPPING, reg_addr: 20868, otp_owner: system, value: 7, bw: 5, desc: 'PD id for BUCK7. 0x1f means unmapped


    ', htmldesc: PD id for BUCK7. 0x1f means unmapped, idx: 4269, offset: 5, otp_b0: 0, otp_a0: 405, otpreg_add: 1953, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK8_PD_MAPPING_1954: {name: BUCK8_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_BUCK8_PD_MAPPING, reg_addr: 20869, otp_owner: system, value: 8, bw: 5, desc: 'PD id for BUCK8. 0x1f means unmapped


    ', htmldesc: PD id for BUCK8. 0x1f means unmapped, idx: 4270, offset: 10, otp_b0: 0, otp_a0: 405, otpreg_add: 1954, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK9_PD_MAPPING_1955: {name: BUCK9_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_BUCK9_PD_MAPPING, reg_addr: 20870, otp_owner: system, value: 9, bw: 5, desc: 'PD id for BUCK9. 0x1f means unmapped


    ', htmldesc: PD id for BUCK9. 0x1f means unmapped, idx: 4271, offset: 15, otp_b0: 0, otp_a0: 405, otpreg_add: 1955, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK11_PD_MAPPING_1956: {name: BUCK11_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_BUCK11_PD_MAPPING, reg_addr: 20871, otp_owner: system, value: 11, bw: 5, desc: 'PD id for BUCK11. 0x1f means unmapped


    ', htmldesc: PD id for BUCK11. 0x1f means unmapped, idx: 4272, offset: 20, otp_b0: 0, otp_a0: 405, otpreg_add: 1956, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK14_PD_MAPPING_1957: {name: BUCK14_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_BUCK14_PD_MAPPING, reg_addr: 20872, otp_owner: system, value: 14, bw: 5, desc: 'PD id for BUCK14. 0x1f means unmapped


    ', htmldesc: PD id for BUCK14. 0x1f means unmapped, idx: 4273, offset: 25, otp_b0: 0, otp_a0: 405, otpreg_add: 1957, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO1_PD_MAPPING_1958: {name: LDO1_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO1_PD_MAPPING, reg_addr: 20873, otp_owner: system, value: 16, bw: 5, desc: 'PD id for LDO1. 0x1f means unmapped


    ', htmldesc: PD id for LDO1. 0x1f means unmapped, idx: 4274, offset: 30, otp_b0: 0, otp_a0: 405, otpreg_add: 1958, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO2_PD_MAPPING_1959: {name: LDO2_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO2_PD_MAPPING, reg_addr: 20874, otp_owner: system, value: 17, bw: 5, desc: 'PD id for LDO2. 0x1f means unmapped


    ', htmldesc: PD id for LDO2. 0x1f means unmapped, idx: 4275, offset: 3, otp_b0: 0, otp_a0: 406, otpreg_add: 1959, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO3_PD_MAPPING_1960: {name: LDO3_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO3_PD_MAPPING, reg_addr: 20875, otp_owner: system, value: 18, bw: 5, desc: 'PD id for LDO3. 0x1f means unmapped


    ', htmldesc: PD id for LDO3. 0x1f means unmapped, idx: 4276, offset: 8, otp_b0: 0, otp_a0: 406, otpreg_add: 1960, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO5_PD_MAPPING_1961: {name: LDO5_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO5_PD_MAPPING, reg_addr: 20876, otp_owner: system, value: 19, bw: 5, desc: 'PD id for LDO5. 0x1f means unmapped


    ', htmldesc: PD id for LDO5. 0x1f means unmapped, idx: 4277, offset: 13, otp_b0: 0, otp_a0: 406, otpreg_add: 1961, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO7_PD_MAPPING_1962: {name: LDO7_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO7_PD_MAPPING, reg_addr: 20877, otp_owner: system, value: 20, bw: 5, desc: 'PD id for LDO7. 0x1f means unmapped


    ', htmldesc: PD id for LDO7. 0x1f means unmapped, idx: 4278, offset: 18, otp_b0: 0, otp_a0: 406, otpreg_add: 1962, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO9_PD_MAPPING_1963: {name: LDO9_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO9_PD_MAPPING, reg_addr: 20878, otp_owner: system, value: 21, bw: 5, desc: 'PD id for LDO9. 0x1f means unmapped


    ', htmldesc: PD id for LDO9. 0x1f means unmapped, idx: 4279, offset: 23, otp_b0: 0, otp_a0: 406, otpreg_add: 1963, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO10_PD_MAPPING_1964: {name: LDO10_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO10_PD_MAPPING, reg_addr: 20879, otp_owner: system, value: 22, bw: 5, desc: 'PD id for LDO10. 0x1f means unmapped


    ', htmldesc: PD id for LDO10. 0x1f means unmapped, idx: 4280, offset: 28, otp_b0: 0, otp_a0: 406, otpreg_add: 1964, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO13_PD_MAPPING_1965: {name: LDO13_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO13_PD_MAPPING, reg_addr: 20880, otp_owner: system, value: 23, bw: 5, desc: 'PD id for LDO13. 0x1f means unmapped


    ', htmldesc: PD id for LDO13. 0x1f means unmapped, idx: 4281, offset: 1, otp_b0: 0, otp_a0: 407, otpreg_add: 1965, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO14_PD_MAPPING_1966: {name: LDO14_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO14_PD_MAPPING, reg_addr: 20881, otp_owner: system, value: 24, bw: 5, desc: 'PD id for LDO14. 0x1f means unmapped


    ', htmldesc: PD id for LDO14. 0x1f means unmapped, idx: 4282, offset: 6, otp_b0: 0, otp_a0: 407, otpreg_add: 1966, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO16_PD_MAPPING_1967: {name: LDO16_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO16_PD_MAPPING, reg_addr: 20882, otp_owner: system, value: 25, bw: 5, desc: 'PD id for LDO16. 0x1f means unmapped


    ', htmldesc: PD id for LDO16. 0x1f means unmapped, idx: 4283, offset: 11, otp_b0: 0, otp_a0: 407, otpreg_add: 1967, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_LDO19_PD_MAPPING_1968: {name: LDO19_PD_MAPPING, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_PD_MAPPING_LDO19_PD_MAPPING, reg_addr: 20883, otp_owner: system, value: 26, bw: 5, desc: 'PD id for LDO19. 0x1f means unmapped


    ', htmldesc: PD id for LDO19. 0x1f means unmapped, idx: 4284, offset: 16, otp_b0: 0, otp_a0: 407, otpreg_add: 1968, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK_DVC_GROUP0_DVC2_EN_1969: {name: BUCK_DVC_GROUP0_DVC2_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_GROUP_DVC2_EN_BUCK_DVC_GROUP_DVC2_EN, reg_addr: 20896, otp_owner: system, value: 0, bw: 1, desc: 'when set: instead of coincident ramping, will start ramping the BUCKs in group 0 at the same time with each BUCK''s specified ramp rate, as soon as the BUCKs are ready to ramp', htmldesc: 'when set: instead of coincident ramping, will start ramping the BUCKs in group 0 at the same time with each BUCK''s specified ramp rate, as soon as the BUCKs are ready to ramp', idx: 4285,
  offset: 21, otp_b0: 0, otp_a0: 407, otpreg_add: 1969, otpreg_ofs: 0}
OTP_DVC_SCHEDULER_BUCK_DVC_GROUP1_DVC2_EN_1969: {name: BUCK_DVC_GROUP1_DVC2_EN, inst_name: DVC_SCHEDULER, reg_name: DVC_SCHEDULER_BUCK_GROUP_DVC2_EN_BUCK_DVC_GROUP_DVC2_EN, reg_addr: 20896, otp_owner: system, value: 0, bw: 1, desc: 'when set: instead of coincident ramping, will start ramping the BUCKs in group 1 at the same time with each BUCK''s specified ramp rate, as soon as the BUCKs are ready to ramp', htmldesc: 'when set: instead of coincident ramping, will start ramping the BUCKs in group 1 at the same time with each BUCK''s specified ramp rate, as soon as the BUCKs are ready to ramp', idx: 4286,
  offset: 22, otp_b0: 0, otp_a0: 407, otpreg_add: 1969, otpreg_ofs: 1}
OTP_TST_CTRL_DATA_1970: {name: DATA, inst_name: TST_CTRL, reg_name: TST_CTRL_SPARE_RW_OTP_0, reg_addr: 26118, otp_owner: design, value: 0, bw: 8, desc: Spare Read-Write OTP register, htmldesc: Spare Read-Write OTP register, idx: 4287, offset: 23, otp_b0: 0, otp_a0: 407, otpreg_add: 1970, otpreg_ofs: 0}
OTP_TST_CTRL_DATA_1971: {name: DATA, inst_name: TST_CTRL, reg_name: TST_CTRL_SPARE_RW_OTP_1, reg_addr: 26119, otp_owner: design, value: 0, bw: 8, desc: Spare Read-Write OTP register, htmldesc: Spare Read-Write OTP register, idx: 4288, offset: 31, otp_b0: 0, otp_a0: 407, otpreg_add: 1971, otpreg_ofs: 0}
OTP_TST_CTRL_DATA_1972: {name: DATA, inst_name: TST_CTRL, reg_name: TST_CTRL_SPARE_RW_OTP_2, reg_addr: 26120, otp_owner: design, value: 0, bw: 8, desc: Spare Read-Write OTP register, htmldesc: Spare Read-Write OTP register, idx: 4289, offset: 7, otp_b0: 0, otp_a0: 408, otpreg_add: 1972, otpreg_ofs: 0}
OTP_TST_CTRL_DATA_1973: {name: DATA, inst_name: TST_CTRL, reg_name: TST_CTRL_SPARE_RWT_OTP_0, reg_addr: 26121, otp_owner: trim, value: 0, bw: 8, desc: Spare Read-Write-Test OTP register. In Avus used to hold calibration value of current sense in forced dropout for LDO3, htmldesc: Spare Read-Write-Test OTP register. In Avus used to hold calibration value of current sense in forced dropout for LDO3, idx: 4290, offset: 15, otp_b0: 0, otp_a0: 408, otpreg_add: 1973, otpreg_ofs: 0}
OTP_TST_CTRL_DATA_1974: {name: DATA, inst_name: TST_CTRL, reg_name: TST_CTRL_SPARE_RWT_OTP_1, reg_addr: 26122, otp_owner: trim, value: 0, bw: 8, desc: Spare Read-Write-Test OTP register. In Avus used to hold calibration value of current sense in forced dropout for LDO14, htmldesc: Spare Read-Write-Test OTP register. In Avus used to hold calibration value of current sense in forced dropout for LDO14, idx: 4291, offset: 23, otp_b0: 0, otp_a0: 408, otpreg_add: 1974, otpreg_ofs: 0}
OTP_TST_CTRL_DATA_1975: {name: DATA, inst_name: TST_CTRL, reg_name: TST_CTRL_SPARE_RWT_OTP_2, reg_addr: 26123, otp_owner: design, value: 0, bw: 8, desc: Spare Read-Write-Test OTP register, htmldesc: Spare Read-Write-Test OTP register, idx: 4292, offset: 31, otp_b0: 0, otp_a0: 408, otpreg_add: 1975, otpreg_ofs: 0}
OTP_WLED_STRING_EN_7_0_1976: {name: STRING_EN_7_0, inst_name: WLED, reg_name: WLED_DIG_CNTRL_0, reg_addr: 26624, otp_owner: system, value: 0, bw: 8, desc: 'enable signals for the strings 7:0. To update this register with the written value  it is necessary to afterwards write in string_en_17_16.', htmldesc: 'enable signals for the strings 7:0. To update this register with the written value  it is necessary to afterwards write in string_en_17_16.', idx: 4293, offset: 7, otp_b0: 0, otp_a0: 409, otpreg_add: 1976, otpreg_ofs: 0}
OTP_WLED_STRING_EN_15_8_1977: {name: STRING_EN_15_8, inst_name: WLED, reg_name: WLED_DIG_CNTRL_1, reg_addr: 26625, otp_owner: system, value: 0, bw: 8, desc: 'enable signals for the strings 15:8.  To update this register with the written value  it is necessary to afterwards write in string_en_17_16.', htmldesc: 'enable signals for the strings 15:8.  To update this register with the written value  it is necessary to afterwards write in string_en_17_16.', idx: 4294, offset: 15, otp_b0: 0, otp_a0: 409, otpreg_add: 1977, otpreg_ofs: 0}
OTP_WLED_STRING_EN_17_16_1978: {name: STRING_EN_17_16, inst_name: WLED, reg_name: WLED_DIG_CNTRL_2, reg_addr: 26626, otp_owner: system, value: 0, bw: 2, desc: 'enable signals for the strings 17:16', htmldesc: 'enable signals for the strings 17:16', idx: 4295, offset: 23, otp_b0: 0, otp_a0: 409, otpreg_add: 1978, otpreg_ofs: 0}
OTP_WLED_LED_IMAX_1979: {name: LED_IMAX, inst_name: WLED, reg_name: WLED_DIG_CNTRL_3, reg_addr: 26627, otp_owner: system, value: 6, bw: 3, desc: 'Maximum string current 0: 10mA 1: 12.5mA 2: 15mA 3: 17.5mA 4: 20mA 5: 22.5mA 6,7: 25mA', htmldesc: 'Maximum string current<br>0: 10mA<br>1: 12.5mA<br>2: 15mA<br>3: 17.5mA<br>4: 20mA<br>5: 22.5mA<br>6,7: 25mA', idx: 4296, offset: 25, otp_b0: 0, otp_a0: 409, otpreg_add: 1979, otpreg_ofs: 0}
OTP_WLED_ISET_MAX_7_0_1980: {name: ISET_MAX_7_0, inst_name: WLED, reg_name: WLED_DIG_CNTRL_4, reg_addr: 26628, otp_owner: system, value: 255, bw: 8, desc: max value for the brightness. This value can not be exceeded., htmldesc: max value for the brightness. This value can not be exceeded., idx: 4297, offset: 28, otp_b0: 0, otp_a0: 409, otpreg_add: 1980, otpreg_ofs: 0}
OTP_WLED_ISET_MAX_10_8_1981: {name: ISET_MAX_10_8, inst_name: WLED, reg_name: WLED_DIG_CNTRL_5, reg_addr: 26629, otp_owner: system, value: 7, bw: 3, desc: max value for the brightness. This value can not be exceeded., htmldesc: max value for the brightness. This value can not be exceeded., idx: 4298, offset: 4, otp_b0: 0, otp_a0: 410, otpreg_add: 1981, otpreg_ofs: 0}
OTP_WLED_ISET_7_0_1982: {name: ISET_7_0, inst_name: WLED, reg_name: WLED_DIG_CNTRL_6, reg_addr: 26630, otp_owner: system, value: 0, bw: 8, desc: brightness selection. Each LSB is a 0.3 % increase.  To update this register with the written value it is necessary to write in iset_10_8., htmldesc: brightness selection. Each LSB is a 0.3 % increase.  To update this register with the written value it is necessary to write in iset_10_8., idx: 4299, offset: 7, otp_b0: 0, otp_a0: 410, otpreg_add: 1982, otpreg_ofs: 0}
OTP_WLED_ISET_10_8_1983: {name: ISET_10_8, inst_name: WLED, reg_name: WLED_DIG_CNTRL_7, reg_addr: 26631, otp_owner: system, value: 0, bw: 3, desc: brightness selection. Each LSB is a 0.3 % increase., htmldesc: brightness selection. Each LSB is a 0.3 % increase., idx: 4300, offset: 15, otp_b0: 0, otp_a0: 410, otpreg_add: 1983, otpreg_ofs: 0}
OTP_WLED_ISET_SWITCHOVER_7_0_1984: {name: ISET_SWITCHOVER_7_0, inst_name: WLED, reg_name: WLED_DIG_CNTRL_8, reg_addr: 26632, otp_owner: system, value: 50, bw: 8, desc: 'brightness values above this value will be achieved by changing the current . Below this value the pwm duty cycle will be changed. By default: 600uA NOTE: the code written here has to be calculated considering iset_max and codes smaller than 500uA are not supported', htmldesc: 'brightness values above this value will be achieved by changing the current . Below this value the pwm duty cycle will be changed. By default: 600uA<br>NOTE:
    the code written here has to be calculated considering iset_max and codes smaller than 500uA are not supported', idx: 4301, offset: 18, otp_b0: 0, otp_a0: 410, otpreg_add: 1984, otpreg_ofs: 0}
OTP_WLED_ISET_SWITCHOVER_10_8_1985: {name: ISET_SWITCHOVER_10_8, inst_name: WLED, reg_name: WLED_DIG_CNTRL_9, reg_addr: 26633, otp_owner: system, value: 3, bw: 3, desc: 'brightness values above this value will be achieved by changing the current . Below this value the pwm duty cycle will be changed. NOTE: the code written here has to be calculated considering iset_max and codes smaller than 500uA are not supported', htmldesc: 'brightness values above this value will be achieved by changing the current . Below this value the pwm duty cycle will be changed.<br>NOTE: the code written here has to be
    calculated considering iset_max and codes smaller than 500uA are not supported', idx: 4302, offset: 26, otp_b0: 0, otp_a0: 410, otpreg_add: 1985, otpreg_ofs: 0}
OTP_WLED_ISET_START_7_0_1986: {name: ISET_START_7_0, inst_name: WLED, reg_name: WLED_DIG_CNTRL_10, reg_addr: 26634, otp_owner: system, value: 0, bw: 8, desc: brightness value during startup, htmldesc: brightness value during startup, idx: 4303, offset: 29, otp_b0: 0, otp_a0: 410, otpreg_add: 1986, otpreg_ofs: 0}
OTP_WLED_ISET_START_10_8_1987: {name: ISET_START_10_8, inst_name: WLED, reg_name: WLED_DIG_CNTRL_11, reg_addr: 26635, otp_owner: system, value: 0, bw: 3, desc: brightness value during startup, htmldesc: brightness value during startup, idx: 4304, offset: 5, otp_b0: 0, otp_a0: 411, otpreg_add: 1987, otpreg_ofs: 0}
OTP_WLED_CFG_PWM_FREQ_OFFS_7_0_1988: {name: CFG_PWM_FREQ_OFFS_7_0, inst_name: WLED, reg_name: WLED_DIG_PWM_CNTRL_0, reg_addr: 26636, otp_owner: system, value: 244, bw: 8, desc: pwm frequency configuration. (log_1.003 (10khz_cycle_time/target khz cycle_time)), htmldesc: pwm frequency configuration. (log_1.003 (10khz_cycle_time/target khz cycle_time)), idx: 4305, offset: 8, otp_b0: 0, otp_a0: 411, otpreg_add: 1988, otpreg_ofs: 0}
OTP_WLED_CFG_PWM_FREQ_OFFS_10_8_1989: {name: CFG_PWM_FREQ_OFFS_10_8, inst_name: WLED, reg_name: WLED_DIG_PWM_CNTRL_1, reg_addr: 26637, otp_owner: system, value: 0, bw: 3, desc: pwm frequency configuration., htmldesc: pwm frequency configuration., idx: 4306, offset: 16, otp_b0: 0, otp_a0: 411, otpreg_add: 1989, otpreg_ofs: 0}
OTP_WLED_CFG_PWM_T_CYC_7_0_1990: {name: CFG_PWM_T_CYC_7_0, inst_name: WLED, reg_name: WLED_DIG_PWM_CNTRL_2, reg_addr: 26638, otp_owner: system, value: 245, bw: 8, desc: pwm cycle time. (number of 32Mhz clock cycles -1). By default 21khz, htmldesc: pwm cycle time. (number of 32Mhz clock cycles -1). By default 21khz, idx: 4307, offset: 19, otp_b0: 0, otp_a0: 411, otpreg_add: 1990, otpreg_ofs: 0}
OTP_WLED_CFG_PWM_T_CYC_11_8_1991: {name: CFG_PWM_T_CYC_11_8, inst_name: WLED, reg_name: WLED_DIG_PWM_CNTRL_3, reg_addr: 26639, otp_owner: system, value: 5, bw: 4, desc: pwm cycle time. (number of 32Mhz clock cycles-1), htmldesc: pwm cycle time. (number of 32Mhz clock cycles-1), idx: 4308, offset: 27, otp_b0: 0, otp_a0: 411, otpreg_add: 1991, otpreg_ofs: 0}
OTP_WLED_CFG_PWM_PH_SHIFT_7_0_1992: {name: CFG_PWM_PH_SHIFT_7_0, inst_name: WLED, reg_name: WLED_DIG_PWM_CNTRL_4, reg_addr: 26640, otp_owner: system, value: 0, bw: 8, desc: phase shift between pwm signals. (number of 32Mhz clock cycles), htmldesc: phase shift between pwm signals. (number of 32Mhz clock cycles), idx: 4309, offset: 31, otp_b0: 0, otp_a0: 411, otpreg_add: 1992, otpreg_ofs: 0}
OTP_WLED_CFG_PWM_PH_SHIFT_11_8_1993: {name: CFG_PWM_PH_SHIFT_11_8, inst_name: WLED, reg_name: WLED_DIG_PWM_CNTRL_5, reg_addr: 26641, otp_owner: system, value: 0, bw: 4, desc: phase shift between pwm signals. (number of 32Mhz clock cycles), htmldesc: phase shift between pwm signals. (number of 32Mhz clock cycles), idx: 4310, offset: 7, otp_b0: 0, otp_a0: 412, otpreg_add: 1993, otpreg_ofs: 0}
OTP_WLED_CFG_TMASK_ON_1994: {name: CFG_TMASK_ON, inst_name: WLED, reg_name: WLED_DIG_PWM_CNTRL_6, reg_addr: 26642, otp_owner: design, value: 16, bw: 6, desc: Tmask on time for the Minimum Voltage Selector signal 500ns + (code*31.25ns) Capped at 1.5us, htmldesc: Tmask on time for the Minimum Voltage Selector signal<br>500ns + (code*31.25ns)<br>Capped at 1.5us, idx: 4311, offset: 11, otp_b0: 0, otp_a0: 412, otpreg_add: 1994, otpreg_ofs: 0}
OTP_WLED_CFG_TMASK_OFF_1995: {name: CFG_TMASK_OFF, inst_name: WLED, reg_name: WLED_DIG_PWM_CNTRL_7, reg_addr: 26643, otp_owner: design, value: 3, bw: 3, desc: Tmask off time for the Minimum Voltage Selector signal 31.25ns + (code*31.25code) Capped at 250ns, htmldesc: Tmask off time for the Minimum Voltage Selector signal<br>31.25ns + (code*31.25code)<br>Capped at 250ns, idx: 4312, offset: 17, otp_b0: 0, otp_a0: 412, otpreg_add: 1995, otpreg_ofs: 0}
OTP_WLED_CFG_RAMP_TON_EN_1996: {name: CFG_RAMP_TON_EN, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_0, reg_addr: 26644, otp_owner: system, value: 0, bw: 1, desc: 'Enable the ramping during turning on. If disable, it jumps directly to target', htmldesc: 'Enable the ramping during turning on. If disable, it jumps directly to target', idx: 4313, offset: 20, otp_b0: 0, otp_a0: 412, otpreg_add: 1996, otpreg_ofs: 0}
OTP_WLED_CFG_MAX_RAMP_RATE_TON_1997: {name: CFG_MAX_RAMP_RATE_TON, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_1, reg_addr: 26645, otp_owner: system, value: 0, bw: 3, desc: 'max number of codes per ms for a brightness increase 0: 4 codes/ms 1: 6 codes/ms 2: 9 codes/ms 3: 14 codes/ms 4: 21 codes/ms 5: 32 codes/ms 6: 48 codes/ms 7: 72 codes/ms', htmldesc: 'max number of codes per ms for a brightness increase<br>0: 4 codes/ms<br>1: 6 codes/ms<br>2: 9 codes/ms<br>3: 14 codes/ms<br>4: 21 codes/ms<br>5: 32 codes/ms<br>6: 48 codes/ms<br>7: 72 codes/ms', idx: 4314, offset: 21, otp_b0: 0, otp_a0: 412,
  otpreg_add: 1997, otpreg_ofs: 0}
OTP_WLED_CFG_MAX_STEP_SIZE_TON_1997: {name: CFG_MAX_STEP_SIZE_TON, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_1, reg_addr: 26645, otp_owner: system, value: 0, bw: 3, desc: max number of codes per brightness increase step (this will limit the previous value). Same set of values as the ones used for the  ramp rate, htmldesc: max number of codes per brightness increase step (this will limit the previous value). Same set of values as the ones used for the  ramp rate, idx: 4315, offset: 24, otp_b0: 0, otp_a0: 412, otpreg_add: 1997, otpreg_ofs: 4}
OTP_WLED_CFG_INCREMENT_TIME_TON_1998: {name: CFG_INCREMENT_TIME_TON, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_2, reg_addr: 26646, otp_owner: system, value: 0, bw: 3, desc: 'time interval between subsequent ramping up steps. 0: 125us 1: 250us 2: 500us 3: 1ms 4: 2ms 5: 4ms 6: 8ms 7: 16ms', htmldesc: 'time interval between subsequent ramping up steps.<br>0: 125us<br>1: 250us<br>2: 500us<br>3: 1ms<br>4: 2ms<br>5: 4ms<br>6: 8ms<br>7: 16ms', idx: 4316, offset: 27, otp_b0: 0, otp_a0: 412, otpreg_add: 1998, otpreg_ofs: 0}
OTP_WLED_CFG_RAMP_UP_EN_1999: {name: CFG_RAMP_UP_EN, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_3, reg_addr: 26647, otp_owner: system, value: 0, bw: 1, desc: 'Enable the ramping up. If disable, it jumps directly to target', htmldesc: 'Enable the ramping up. If disable, it jumps directly to target', idx: 4317, offset: 30, otp_b0: 0, otp_a0: 412, otpreg_add: 1999, otpreg_ofs: 0}
OTP_WLED_CFG_MAX_RAMP_RATE_UP_2000: {name: CFG_MAX_RAMP_RATE_UP, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_4, reg_addr: 26648, otp_owner: system, value: 0, bw: 3, desc: 'max number of codes per ms for a brightness increase. 0: 4 codes/ms 1: 6 codes/ms 2: 9 codes/ms 3: 14 codes/ms 4: 21 codes/ms 5: 32 codes/ms 6: 48 codes/ms 7: 72 codes/ms', htmldesc: 'max number of codes per ms for a brightness increase.<br>0: 4 codes/ms<br>1: 6 codes/ms<br>2: 9 codes/ms<br>3: 14 codes/ms<br>4: 21 codes/ms<br>5: 32 codes/ms<br>6: 48 codes/ms<br>7: 72 codes/ms', idx: 4318, offset: 31, otp_b0: 0, otp_a0: 412,
  otpreg_add: 2000, otpreg_ofs: 0}
OTP_WLED_CFG_MAX_STEP_SIZE_UP_2000: {name: CFG_MAX_STEP_SIZE_UP, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_4, reg_addr: 26648, otp_owner: system, value: 0, bw: 3, desc: max number of codes per brightness increase step (this will limit the previous value). Same set of values as the ones used for the  ramp rate, htmldesc: max number of codes per brightness increase step (this will limit the previous value). Same set of values as the ones used for the  ramp rate, idx: 4319, offset: 2, otp_b0: 0, otp_a0: 413, otpreg_add: 2000, otpreg_ofs: 4}
OTP_WLED_CFG_INCREMENT_TIME_UP_2001: {name: CFG_INCREMENT_TIME_UP, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_5, reg_addr: 26649, otp_owner: system, value: 0, bw: 3, desc: 'time interval between subsequent ramping up steps. 0: 125us 1: 250us 2: 500us 3: 1ms 4: 2ms 5: 4ms 6: 8ms 7: 16ms', htmldesc: 'time interval between subsequent ramping up steps.<br>0: 125us<br>1: 250us<br>2: 500us<br>3: 1ms<br>4: 2ms<br>5: 4ms<br>6: 8ms<br>7: 16ms', idx: 4320, offset: 5, otp_b0: 0, otp_a0: 413, otpreg_add: 2001, otpreg_ofs: 0}
OTP_WLED_CFG_RAMP_DN_EN_2002: {name: CFG_RAMP_DN_EN, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_6, reg_addr: 26650, otp_owner: system, value: 0, bw: 1, desc: 'Enable the ramping down. If disable, it jumps directly to target', htmldesc: 'Enable the ramping down. If disable, it jumps directly to target', idx: 4321, offset: 8, otp_b0: 0, otp_a0: 413, otpreg_add: 2002, otpreg_ofs: 0}
OTP_WLED_CFG_MAX_RAMP_RATE_DN_2003: {name: CFG_MAX_RAMP_RATE_DN, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_7, reg_addr: 26651, otp_owner: system, value: 0, bw: 3, desc: 'max number of codes per ms for a brightness increase. 0: 4 codes/ms 1: 6 codes/ms 2: 9 codes/ms 3: 14 codes/ms 4: 21 codes/ms 5: 32 codes/ms 6: 48 codes/ms 7: 72 codes/ms', htmldesc: 'max number of codes per ms for a brightness increase.<br>0: 4 codes/ms<br>1: 6 codes/ms<br>2: 9 codes/ms<br>3: 14 codes/ms<br>4: 21 codes/ms<br>5: 32 codes/ms<br>6: 48 codes/ms<br>7: 72 codes/ms', idx: 4322, offset: 9, otp_b0: 0, otp_a0: 413,
  otpreg_add: 2003, otpreg_ofs: 0}
OTP_WLED_CFG_MAX_STEP_SIZE_DN_2003: {name: CFG_MAX_STEP_SIZE_DN, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_7, reg_addr: 26651, otp_owner: system, value: 0, bw: 3, desc: max number of codes per brightness increase step (this will limit the previous value). Same set of values as the ones used for the  ramp rate, htmldesc: max number of codes per brightness increase step (this will limit the previous value). Same set of values as the ones used for the  ramp rate, idx: 4323, offset: 12, otp_b0: 0, otp_a0: 413, otpreg_add: 2003, otpreg_ofs: 4}
OTP_WLED_CFG_INCREMENT_TIME_DN_2004: {name: CFG_INCREMENT_TIME_DN, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_8, reg_addr: 26652, otp_owner: system, value: 0, bw: 3, desc: 'time interval between subsequent ramping up steps. 0: 125us 1: 250us 2: 500us 3: 1ms 4: 2ms 5: 4ms 6: 8ms 7: 16ms', htmldesc: 'time interval between subsequent ramping up steps.<br>0: 125us<br>1: 250us<br>2: 500us<br>3: 1ms<br>4: 2ms<br>5: 4ms<br>6: 8ms<br>7: 16ms', idx: 4324, offset: 15, otp_b0: 0, otp_a0: 413, otpreg_add: 2004, otpreg_ofs: 0}
OTP_WLED_CFG_RAMP_TOFF_EN_2005: {name: CFG_RAMP_TOFF_EN, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_9, reg_addr: 26653, otp_owner: system, value: 0, bw: 1, desc: 'Enable the ramping during turning off. If disable, it jumps directly to target', htmldesc: 'Enable the ramping during turning off. If disable, it jumps directly to target', idx: 4325, offset: 18, otp_b0: 0, otp_a0: 413, otpreg_add: 2005, otpreg_ofs: 0}
OTP_WLED_CFG_MAX_RAMP_RATE_TOFF_2006: {name: CFG_MAX_RAMP_RATE_TOFF, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_10, reg_addr: 26654, otp_owner: system, value: 0, bw: 3, desc: 'max number of codes per ms for a brightness increase. 0: 4 codes/ms 1: 6 codes/ms 2: 9 codes/ms 3: 14 codes/ms 4: 21 codes/ms 5: 32 codes/ms 6: 48 codes/ms 7: 72 codes/ms', htmldesc: 'max number of codes per ms for a brightness increase.<br>0: 4 codes/ms<br>1: 6 codes/ms<br>2: 9 codes/ms<br>3: 14 codes/ms<br>4: 21 codes/ms<br>5: 32 codes/ms<br>6: 48 codes/ms<br>7: 72 codes/ms', idx: 4326, offset: 19, otp_b0: 0, otp_a0: 413,
  otpreg_add: 2006, otpreg_ofs: 0}
OTP_WLED_CFG_MAX_STEP_SIZE_TOFF_2006: {name: CFG_MAX_STEP_SIZE_TOFF, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_10, reg_addr: 26654, otp_owner: system, value: 0, bw: 3, desc: max number of codes per brightness increase step (this will limit the previous value). Same set of values as the ones used for the  ramp rate, htmldesc: max number of codes per brightness increase step (this will limit the previous value). Same set of values as the ones used for the  ramp rate, idx: 4327, offset: 22, otp_b0: 0, otp_a0: 413, otpreg_add: 2006, otpreg_ofs: 4}
OTP_WLED_CFG_INCREMENT_TIME_TOFF_2007: {name: CFG_INCREMENT_TIME_TOFF, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_11, reg_addr: 26655, otp_owner: system, value: 0, bw: 3, desc: 'time interval between subsequent ramping down steps. 0: 125us 1: 250us 2: 500us 3: 1ms 4: 2ms 5: 4ms 6: 8ms 7: 16ms', htmldesc: 'time interval between subsequent ramping down steps.<br>0: 125us<br>1: 250us<br>2: 500us<br>3: 1ms<br>4: 2ms<br>5: 4ms<br>6: 8ms<br>7: 16ms', idx: 4328, offset: 25, otp_b0: 0, otp_a0: 413, otpreg_add: 2007, otpreg_ofs: 0}
OTP_WLED_AUTO_RAMP_TOFF_DIS_ISET_7_0_2008: {name: AUTO_RAMP_TOFF_DIS_ISET_7_0, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_12, reg_addr: 26656, otp_owner: system, value: 0, bw: 8, desc: 'When brightness is smaller than this value, the turning off ramping is automatically disabled', htmldesc: 'When brightness is smaller than this value, the turning off ramping is automatically disabled', idx: 4329, offset: 28, otp_b0: 0, otp_a0: 413, otpreg_add: 2008, otpreg_ofs: 0}
OTP_WLED_AUTO_RAMP_TOFF_DIS_ISET_10_8_2009: {name: AUTO_RAMP_TOFF_DIS_ISET_10_8, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_13, reg_addr: 26657, otp_owner: system, value: 0, bw: 3, desc: 'When brightness is smaller than this value, the turning off ramping is automatically disabled', htmldesc: 'When brightness is smaller than this value, the turning off ramping is automatically disabled', idx: 4330, offset: 4, otp_b0: 0, otp_a0: 414, otpreg_add: 2009, otpreg_ofs: 0}
OTP_WLED_AUTO_RAMP_UP_DN_DIS_ISET_7_0_2010: {name: AUTO_RAMP_UP_DN_DIS_ISET_7_0, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_14, reg_addr: 26658, otp_owner: system, value: 0, bw: 8, desc: 'When the brightness change (abs(ISET(new) - ISET(old)) is smaller than this value, the ramping (up or down depending on the ISET values) is automatically disabled', htmldesc: 'When the brightness change (abs(ISET(new) - ISET(old)) is smaller than this value, the ramping (up or down depending on the ISET values) is automatically disabled', idx: 4331, offset: 7, otp_b0: 0, otp_a0: 414, otpreg_add: 2010, otpreg_ofs: 0}
OTP_WLED_AUTO_RAMP_UP_DN_DIS_ISET_10_8_2011: {name: AUTO_RAMP_UP_DN_DIS_ISET_10_8, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_15, reg_addr: 26659, otp_owner: system, value: 0, bw: 3, desc: 'When the brightness change (abs(ISET(new) - ISET(old)) is smaller than this value, the ramping (up or down depending on the ISET values) is automatically disabled', htmldesc: 'When the brightness change (abs(ISET(new) - ISET(old)) is smaller than this value, the ramping (up or down depending on the ISET values) is automatically disabled', idx: 4332, offset: 15, otp_b0: 0, otp_a0: 414, otpreg_add: 2011, otpreg_ofs: 0}
OTP_WLED_CFG_FAST_RAMP_2011: {name: CFG_FAST_RAMP, inst_name: WLED, reg_name: WLED_DIG_RAMP_CNTRL_15, reg_addr: 26659, otp_owner: design, value: 0, bw: 1, desc: 'When ramping is disabled (see ton, ramp up/down and toff configuration), this bit decides the following: 0: do not ramp 1: ramp with a fix ramp rate of 1 code/1.5us When ramping is enabled (see ton, ramp up/down and toff configuration), this bit is ignored', htmldesc: 'When ramping is disabled (see ton, ramp up/down and toff configuration), this bit decides the following:<br>0: do not ramp<br>1: ramp with a fix ramp rate of 1 code/1.5us<br>When
    ramping is enabled (see ton, ramp up/down and toff configuration), this bit is ignored', idx: 4333, offset: 18, otp_b0: 0, otp_a0: 414, otpreg_add: 2011, otpreg_ofs: 4}
OTP_WLED_CFG_FREQ_SEL_LP_2012: {name: CFG_FREQ_SEL_LP, inst_name: WLED, reg_name: WLED_DIG_BST_CLK_0, reg_addr: 26660, otp_owner: design, value: 15, bw: 5, desc: frequency select for the lp phase of the boost. (16Mhz/(8+cfg_freq_sel_lp)), htmldesc: frequency select for the lp phase of the boost. (16Mhz/(8+cfg_freq_sel_lp)), idx: 4334, offset: 19, otp_b0: 0, otp_a0: 414, otpreg_add: 2012, otpreg_ofs: 0}
OTP_WLED_CFG_TON_MIN_LP_2012: {name: CFG_TON_MIN_LP, inst_name: WLED, reg_name: WLED_DIG_BST_CLK_0, reg_addr: 26660, otp_owner: design, value: 2, bw: 3, desc: 'min on time of the lp phase: 0,1: 62.5ns 2: 93.75ns 3: 125ns 4: 156.25ns 5: 187.5ns 6: 218.75ns 7: 250ns', htmldesc: 'min on time of the lp phase:<br>0,1: 62.5ns<br>2: 93.75ns<br>3: 125ns<br>4: 156.25ns<br>5: 187.5ns<br>6: 218.75ns<br>7: 250ns', idx: 4335, offset: 24, otp_b0: 0, otp_a0: 414, otpreg_add: 2012, otpreg_ofs: 5}
OTP_WLED_CFG_FREQ_SEL_HP_2013: {name: CFG_FREQ_SEL_HP, inst_name: WLED, reg_name: WLED_DIG_BST_CLK_1, reg_addr: 26661, otp_owner: design, value: 8, bw: 5, desc: frequency select for the hp phases of the boost. (16Mhz/(8+cfg_freq_sel_hp)), htmldesc: frequency select for the hp phases of the boost. (16Mhz/(8+cfg_freq_sel_hp)), idx: 4336, offset: 27, otp_b0: 0, otp_a0: 414, otpreg_add: 2013, otpreg_ofs: 0}
OTP_WLED_CFG_TON_MIN_HP_2013: {name: CFG_TON_MIN_HP, inst_name: WLED, reg_name: WLED_DIG_BST_CLK_1, reg_addr: 26661, otp_owner: design, value: 2, bw: 3, desc: 'min on time of the hp phases: 0,1: 62.5ns 2: 93.75ns 3: 125ns 4: 156.25ns 5: 187.5ns 6: 218.75ns 7: 250ns', htmldesc: 'min on time of the hp phases:<br>0,1: 62.5ns<br>2: 93.75ns<br>3: 125ns<br>4: 156.25ns<br>5: 187.5ns<br>6: 218.75ns<br>7: 250ns', idx: 4337, offset: 0, otp_b0: 0, otp_a0: 415, otpreg_add: 2013, otpreg_ofs: 5}
OTP_WLED_CFG_TOFF_MIN_LP_2014: {name: CFG_TOFF_MIN_LP, inst_name: WLED, reg_name: WLED_DIG_BST_CLK_2, reg_addr: 26662, otp_owner: design, value: 1, bw: 2, desc: 'min off time for the lp phase, relative to the clock period: 0: 4% of the clock period 1: 6% of the clock period 2: 8% of the clock period 3: 10% of the clock period', htmldesc: 'min off time for the lp phase, relative to the clock period:<br>0: 4% of the clock period<br>1: 6% of the clock period<br>2: 8% of the clock period<br>3: 10% of the clock period', idx: 4338, offset: 3, otp_b0: 0, otp_a0: 415, otpreg_add: 2014, otpreg_ofs: 0}
OTP_WLED_CFG_TOFF_MIN_HP_2014: {name: CFG_TOFF_MIN_HP, inst_name: WLED, reg_name: WLED_DIG_BST_CLK_2, reg_addr: 26662, otp_owner: design, value: 1, bw: 2, desc: 'min off time for the hp phases, relative to the clock period: 0: 4% of the clock period 1: 6% of the clock period 2: 8% of the clock period 3: 10% of the clock period', htmldesc: 'min off time for the hp phases, relative to the clock period:<br>0: 4% of the clock period<br>1: 6% of the clock period<br>2: 8% of the clock period<br>3: 10% of the clock period', idx: 4339, offset: 5, otp_b0: 0, otp_a0: 415, otpreg_add: 2014, otpreg_ofs: 2}
OTP_WLED_CFG_SHIFT_HP_2014: {name: CFG_SHIFT_HP, inst_name: WLED, reg_name: WLED_DIG_BST_CLK_2, reg_addr: 26662, otp_owner: design, value: 2, bw: 2, desc: 'phase shift between hp1 and hp2 phase: 0: 0% of the cycle time 1: 25% of the cycle time 2: 50% of the cycle time 3: 75% of the cycle time', htmldesc: 'phase shift between hp1 and hp2 phase:<br>0: 0% of the cycle time<br>1: 25% of the cycle time<br>2: 50% of the cycle time<br>3: 75% of the cycle time', idx: 4340, offset: 7, otp_b0: 0, otp_a0: 415, otpreg_add: 2014, otpreg_ofs: 4}
OTP_WLED_CFG_CLOCKS_DLY_2014: {name: CFG_CLOCKS_DLY, inst_name: WLED, reg_name: WLED_DIG_BST_CLK_2, reg_addr: 26662, otp_owner: design, value: 0, bw: 1, desc: 'Minimum delay between the enable phase and the switching of the boost clocks 0: 1us 1: 2us', htmldesc: 'Minimum delay between the enable phase and the switching of the boost clocks<br>0: 1us<br>1: 2us', idx: 4341, offset: 9, otp_b0: 0, otp_a0: 415, otpreg_add: 2014, otpreg_ofs: 6}
OTP_WLED_CFG_SLOPE_COMP_LP_2015: {name: CFG_SLOPE_COMP_LP, inst_name: WLED, reg_name: WLED_DIG_BST_CLK_3, reg_addr: 26663, otp_owner: design, value: 1, bw: 3, desc: 'duty cycle for slope compensation signal: (6+cfg_slope_comp_lp)/16 of the boost clock period', htmldesc: 'duty cycle for slope compensation signal:<br>(6+cfg_slope_comp_lp)/16 of the boost clock period', idx: 4342, offset: 10, otp_b0: 0, otp_a0: 415, otpreg_add: 2015, otpreg_ofs: 0}
OTP_WLED_CFG_SLOPE_COMP_HP_2015: {name: CFG_SLOPE_COMP_HP, inst_name: WLED, reg_name: WLED_DIG_BST_CLK_3, reg_addr: 26663, otp_owner: design, value: 1, bw: 3, desc: 'duty cycle for slope compensation signal: (6+cfg_slope_comp_hp)/16 of the boost clock period', htmldesc: 'duty cycle for slope compensation signal:<br>(6+cfg_slope_comp_hp)/16 of the boost clock period', idx: 4343, offset: 13, otp_b0: 0, otp_a0: 415, otpreg_add: 2015, otpreg_ofs: 4}
OTP_WLED_CFG_MAX_NUM_PHASES_2016: {name: CFG_MAX_NUM_PHASES, inst_name: WLED, reg_name: WLED_DIG_BST_PH_0, reg_addr: 26664, otp_owner: design, value: 3, bw: 2, desc: max number of phases allowed, htmldesc: max number of phases allowed, idx: 4344, offset: 16, otp_b0: 0, otp_a0: 415, otpreg_add: 2016, otpreg_ofs: 0}
OTP_WLED_CFG_ISET_HP1_EN_2017: {name: CFG_ISET_HP1_EN, inst_name: WLED, reg_name: WLED_DIG_BST_PH_1, reg_addr: 26665, otp_owner: design, value: 6, bw: 4, desc: 'Threshold for the activation of HP1:  60mA + (cfg_iset_hp1_en*10mA) NOTE: values from 12d to 15d are not valid', htmldesc: 'Threshold for the activation of HP1:<br> 60mA + (cfg_iset_hp1_en*10mA)<br>NOTE: values from 12d to 15d are not valid', idx: 4345, offset: 18, otp_b0: 0, otp_a0: 415, otpreg_add: 2017, otpreg_ofs: 0}
OTP_WLED_CFG_ISET_HP2_EN_2017: {name: CFG_ISET_HP2_EN, inst_name: WLED, reg_name: WLED_DIG_BST_PH_1, reg_addr: 26665, otp_owner: design, value: 5, bw: 4, desc: 'Threshold for the activation of HP2: 0: 140mA; 1: 150mA; 2: 160mA; 3: 180mA; 4: 190mA; 5: 200mA; 6: 210mA; 7: 220mA; 8: 230mA; 9: 250mA; 10: 260mA; 11: 270mA  NOTE: values from 12d to 15d are not valid', htmldesc: 'Threshold for the activation of HP2:<br>0: 140mA; 1: 150mA; 2: 160mA; 3: 180mA; 4: 190mA; 5: 200mA; 6: 210mA; 7: 220mA; 8: 230mA;<br>9: 250mA; 10: 260mA; 11: 270mA <br>NOTE: values from 12d to 15d are not valid', idx: 4346, offset: 22,
  otp_b0: 0, otp_a0: 415, otpreg_add: 2017, otpreg_ofs: 4}
OTP_WLED_CFG_ISET_HP1_EN_HYS_2018: {name: CFG_ISET_HP1_EN_HYS, inst_name: WLED, reg_name: WLED_DIG_BST_PH_2, reg_addr: 26666, otp_owner: design, value: 1, bw: 2, desc: 'Hysteresis applied to the de-activation of HP1: 0: no hysteresis 1: 3% 2: 6% 3: 12%', htmldesc: 'Hysteresis applied to the de-activation of HP1:<br>0: no hysteresis<br>1: 3%<br>2: 6%<br>3: 12%', idx: 4347, offset: 26, otp_b0: 0, otp_a0: 415, otpreg_add: 2018, otpreg_ofs: 0}
OTP_WLED_CFG_ISET_HP2_EN_HYS_2018: {name: CFG_ISET_HP2_EN_HYS, inst_name: WLED, reg_name: WLED_DIG_BST_PH_2, reg_addr: 26666, otp_owner: design, value: 1, bw: 2, desc: 'Hysteresis applied to the de-activation of HP2: 0: no hysteresis 1: 3% 2: 6% 3: 12%', htmldesc: 'Hysteresis applied to the de-activation of HP2:<br>0: no hysteresis<br>1: 3%<br>2: 6%<br>3: 12%', idx: 4348, offset: 28, otp_b0: 0, otp_a0: 415, otpreg_add: 2018, otpreg_ofs: 4}
OTP_WLED_CFG_CURRENT_LIMIT_STARTUP_2019: {name: CFG_CURRENT_LIMIT_STARTUP, inst_name: WLED, reg_name: WLED_DIG_BST_CURR_LIM, reg_addr: 26667, otp_owner: design, value: 4, bw: 3, desc: current limitation while start up (start_up_end is 0), htmldesc: current limitation while start up (start_up_end is 0), idx: 4349, offset: 30, otp_b0: 0, otp_a0: 415, otpreg_add: 2019, otpreg_ofs: 0}
OTP_WLED_CFG_CURRENT_LIMIT_2019: {name: CFG_CURRENT_LIMIT, inst_name: WLED, reg_name: WLED_DIG_BST_CURR_LIM, reg_addr: 26667, otp_owner: design, value: 0, bw: 3, desc: current limitation in normal operation (start_up_end is 1), htmldesc: current limitation in normal operation (start_up_end is 1), idx: 4350, offset: 1, otp_b0: 0, otp_a0: 416, otpreg_add: 2019, otpreg_ofs: 4}
OTP_WLED_CFG_TBIAS_EN_2020: {name: CFG_TBIAS_EN, inst_name: WLED, reg_name: WLED_DIG_STARTUP_CFG_0, reg_addr: 26668, otp_owner: design, value: 2, bw: 3, desc: 'Tbias enable time 0: 100us 1: 150us 2: 200us 3: 250us 4: 300us 5: 350us 6: 400us 7: 500us', htmldesc: 'Tbias enable time<br>0: 100us<br>1: 150us<br>2: 200us<br>3: 250us<br>4: 300us<br>5: 350us<br>6: 400us<br>7: 500us', idx: 4351, offset: 4, otp_b0: 0, otp_a0: 416, otpreg_add: 2020, otpreg_ofs: 0}
OTP_WLED_CFG_START_UP_MODE_2020: {name: CFG_START_UP_MODE, inst_name: WLED, reg_name: WLED_DIG_STARTUP_CFG_0, reg_addr: 26668, otp_owner: design, value: 0, bw: 1, desc: 'Startup mode 0: Startup mode 1 1: Startup mode 2', htmldesc: 'Startup mode<br>0: Startup mode 1<br>1: Startup mode 2', idx: 4352, offset: 7, otp_b0: 0, otp_a0: 416, otpreg_add: 2020, otpreg_ofs: 3}
OTP_WLED_CFG_ACTIVE_PD_EN_2021: {name: CFG_ACTIVE_PD_EN, inst_name: WLED, reg_name: WLED_DIG_TURN_OFF_CFG_0, reg_addr: 26669, otp_owner: design, value: 0, bw: 1, desc: Enable of the active pull down when turning off, htmldesc: Enable of the active pull down when turning off, idx: 4353, offset: 8, otp_b0: 0, otp_a0: 416, otpreg_add: 2021, otpreg_ofs: 0}
OTP_WLED_CFG_TPULL_DOWN_2021: {name: CFG_TPULL_DOWN, inst_name: WLED, reg_name: WLED_DIG_TURN_OFF_CFG_0, reg_addr: 26669, otp_owner: design, value: 1, bw: 2, desc: Tpull down time Tpull_down=20ms + (cfg_pull_down*10ms), htmldesc: Tpull down time<br>Tpull_down=20ms + (cfg_pull_down*10ms), idx: 4354, offset: 9, otp_b0: 0, otp_a0: 416, otpreg_add: 2021, otpreg_ofs: 1}
OTP_WLED_CFG_TBIAS_DIS_2021: {name: CFG_TBIAS_DIS, inst_name: WLED, reg_name: WLED_DIG_TURN_OFF_CFG_0, reg_addr: 26669, otp_owner: design, value: 1, bw: 2, desc: 'Tbias disable time 0: 5us 1: 10us 2: 20us 3: 50us', htmldesc: 'Tbias disable time<br>0: 5us<br>1: 10us<br>2: 20us<br>3: 50us', idx: 4355, offset: 11, otp_b0: 0, otp_a0: 416, otpreg_add: 2021, otpreg_ofs: 3}
OTP_WLED_CFG_THROTTLE_EN_2022: {name: CFG_THROTTLE_EN, inst_name: WLED, reg_name: WLED_DIG_THROTTLE_CFG_0, reg_addr: 26670, otp_owner: system, value: 1, bw: 1, desc: Enable of the throttling mechanism, htmldesc: Enable of the throttling mechanism, idx: 4356, offset: 13, otp_b0: 0, otp_a0: 416, otpreg_add: 2022, otpreg_ofs: 0}
OTP_WLED_CFG_THROTTLE_RATE_2022: {name: CFG_THROTTLE_RATE, inst_name: WLED, reg_name: WLED_DIG_THROTTLE_CFG_0, reg_addr: 26670, otp_owner: system, value: 0, bw: 2, desc: 'Throttling rate. The system is throttled to the the defined percentage of the programmed target current. 0: 75% 1: 50% 2: 25% 3: 12.5%', htmldesc: 'Throttling rate. The system is throttled to the the defined percentage of the programmed target current.<br>0: 75%<br>1: 50%<br>2: 25%<br>3: 12.5%', idx: 4357, offset: 14, otp_b0: 0, otp_a0: 416, otpreg_add: 2022, otpreg_ofs: 1}
OTP_WLED_CFG_THROTTLE_ASSERT_TIME_2023: {name: CFG_THROTTLE_ASSERT_TIME, inst_name: WLED, reg_name: WLED_DIG_THROTTLE_CFG_1, reg_addr: 26671, otp_owner: system, value: 0, bw: 7, desc: 'Assertion time: 128us*code', htmldesc: 'Assertion time: 128us*code', idx: 4358, offset: 16, otp_b0: 0, otp_a0: 416, otpreg_add: 2023, otpreg_ofs: 0}
OTP_WLED_CFG_THROTTLE_DEASSERT_TIME_2024: {name: CFG_THROTTLE_DEASSERT_TIME, inst_name: WLED, reg_name: WLED_DIG_THROTTLE_CFG_2, reg_addr: 26672, otp_owner: system, value: 0, bw: 7, desc: 'De-assertion time: 1ms*code', htmldesc: 'De-assertion time: 1ms*code', idx: 4359, offset: 23, otp_b0: 0, otp_a0: 416, otpreg_add: 2024, otpreg_ofs: 0}
OTP_WLED_CFG_ISET_AUTO_DIS_THROTTLE_7_0_2025: {name: CFG_ISET_AUTO_DIS_THROTTLE_7_0, inst_name: WLED, reg_name: WLED_DIG_THROTTLE_CFG_3, reg_addr: 26673, otp_owner: system, value: 0, bw: 8, desc: 'For current ISET smaller than this value, the throttling is automatically disabled. NOTE: The ISET compared here is the CFG_ISET, not the current ISET (blanking case)', htmldesc: 'For current ISET smaller than this value, the throttling is automatically disabled.<br>NOTE: The ISET compared here is the CFG_ISET, not the current ISET (blanking case)', idx: 4360, offset: 30, otp_b0: 0, otp_a0: 416, otpreg_add: 2025,
  otpreg_ofs: 0}
OTP_WLED_CFG_ISET_AUTO_DIS_THROTTLE_10_8_2026: {name: CFG_ISET_AUTO_DIS_THROTTLE_10_8, inst_name: WLED, reg_name: WLED_DIG_THROTTLE_CFG_4, reg_addr: 26674, otp_owner: system, value: 0, bw: 3, desc: 'For current ISET smaller than this value, the throttling is automatically disabled. NOTE: The ISET compared here is the CFG_ISET, not the current ISET (blanking case)', htmldesc: 'For current ISET smaller than this value, the throttling is automatically disabled.<br>NOTE: The ISET compared here is the CFG_ISET, not the current ISET (blanking case)', idx: 4361, offset: 6, otp_b0: 0, otp_a0: 417, otpreg_add: 2026,
  otpreg_ofs: 0}
OTP_WLED_NUM_THROTTLE_EXECUTED_2027: {name: NUM_THROTTLE_EXECUTED, inst_name: WLED, reg_name: WLED_DIG_THROTTLE_CFG_5, reg_addr: 26675, otp_owner: design, value: 0, bw: 4, desc: It indicates the number of times than the throttling has been applied to the current, htmldesc: It indicates the number of times than the throttling has been applied to the current, idx: 4362, offset: 9, otp_b0: 0, otp_a0: 417, otpreg_add: 2027, otpreg_ofs: 0}
OTP_WLED_CFG_OVC_FILT_PULSES_2028: {name: CFG_OVC_FILT_PULSES, inst_name: WLED, reg_name: WLED_DIG_FILT_DEB_CFG_0, reg_addr: 26676, otp_owner: design, value: 1, bw: 2, desc: 'Number of pulses to be filtered before considering OverCurrent 0: 1 pulse 1: 2 pulses 2: 4 pulses 3: 8 pulses', htmldesc: 'Number of pulses to be filtered before considering OverCurrent<br>0: 1 pulse<br>1: 2 pulses<br>2: 4 pulses<br>3: 8 pulses', idx: 4363, offset: 13, otp_b0: 0, otp_a0: 417, otpreg_add: 2028, otpreg_ofs: 0}
OTP_WLED_CFG_OV_DEB_TIME_2028: {name: CFG_OV_DEB_TIME, inst_name: WLED, reg_name: WLED_DIG_FILT_DEB_CFG_0, reg_addr: 26676, otp_owner: design, value: 5, bw: 3, desc: 'De-bouncing time for OverVoltage 0: 1us; 1: 2us; 2: 3us; 3: 4us; 4: 5us; 5: 7us; 6: 10us; 7: 15us', htmldesc: 'De-bouncing time for OverVoltage<br>0: 1us; 1: 2us; 2: 3us; 3: 4us; 4: 5us; 5: 7us; 6: 10us; 7: 15us', idx: 4364, offset: 15, otp_b0: 0, otp_a0: 417, otpreg_add: 2028, otpreg_ofs: 2}
OTP_WLED_CFG_WLED_THROTTLE_DEB_TIME_2028: {name: CFG_WLED_THROTTLE_DEB_TIME, inst_name: WLED, reg_name: WLED_DIG_FILT_DEB_CFG_0, reg_addr: 26676, otp_owner: system, value: 1, bw: 2, desc: 'De-bouncing time for the WLED throttling (only uswd for the counter, that counts the number of throttle assertions, not used for throttling itself) 0: no de-bouncing 1: 0.75ms - 1ms 2: 1.75ms - 2ms 3: 4.75ms - 5ms', htmldesc: 'De-bouncing time for the WLED throttling (only uswd for the counter, that counts the number of throttle assertions, not used for throttling itself)<br>0: no de-bouncing<br>1: 0.75ms - 1ms<br>2:
    1.75ms - 2ms<br>3: 4.75ms - 5ms', idx: 4365, offset: 18, otp_b0: 0, otp_a0: 417, otpreg_add: 2028, otpreg_ofs: 5}
OTP_WLED_CFG_START_UP_END_DEB_TIME_2029: {name: CFG_START_UP_END_DEB_TIME, inst_name: WLED, reg_name: WLED_DIG_FILT_DEB_CFG_1, reg_addr: 26677, otp_owner: design, value: 0, bw: 2, desc: 'De-bouncing time for start_up_end signal (after blanking) 0: 5us 1: 10us 2: 15us 3: 20us', htmldesc: 'De-bouncing time for start_up_end signal (after blanking)<br>0: 5us<br>1: 10us<br>2: 15us<br>3: 20us', idx: 4366, offset: 20, otp_b0: 0, otp_a0: 417, otpreg_add: 2029, otpreg_ofs: 0}
OTP_WLED_CFG_STE_EXTEND_BLANK_TIME_2029: {name: CFG_STE_EXTEND_BLANK_TIME, inst_name: WLED, reg_name: WLED_DIG_FILT_DEB_CFG_1, reg_addr: 26677, otp_owner: design, value: 1, bw: 2, desc: 'Extended blanking period for start_up_end (mask: bst_start_sw extended) 0: 10us 1: 20us 2: 50us 3: 100us', htmldesc: 'Extended blanking period for start_up_end (mask: bst_start_sw extended)<br>0: 10us<br>1: 20us<br>2: 50us<br>3: 100us', idx: 4367, offset: 22, otp_b0: 0, otp_a0: 417, otpreg_add: 2029, otpreg_ofs: 2}
OTP_WLED_CFG_FORCE_STARTUP_END_TIME_2029: {name: CFG_FORCE_STARTUP_END_TIME, inst_name: WLED, reg_name: WLED_DIG_FILT_DEB_CFG_1, reg_addr: 26677, otp_owner: design, value: 5, bw: 3, desc: 'Force startup end high after this time (timer starts at  bst_start_sw) 0: 0.5ms 1: 1ms 2: 2ms 3: 3ms 4: 4ms 5: 6ms 6: 8ms 7: 10ms', htmldesc: 'Force startup end high after this time (timer starts at  bst_start_sw)<br>0: 0.5ms<br>1: 1ms<br>2: 2ms<br>3: 3ms<br>4: 4ms<br>5: 6ms<br>6: 8ms<br>7: 10ms', idx: 4368, offset: 24, otp_b0: 0, otp_a0: 417, otpreg_add: 2029, otpreg_ofs: 4}
OTP_WLED_CFG_ISET_PFM_EN_2030: {name: CFG_ISET_PFM_EN, inst_name: WLED, reg_name: WLED_DIG_PFM_CNTRL_0, reg_addr: 26678, otp_owner: design, value: 16, bw: 6, desc: 'Total load current below this value enable PFM: 18mA + (code*2mA)', htmldesc: 'Total load current below this value enable PFM: 18mA + (code*2mA)', idx: 4369, offset: 27, otp_b0: 0, otp_a0: 417, otpreg_add: 2030, otpreg_ofs: 0}
OTP_WLED_CFG_ISET_PFM_EN_HYS_2030: {name: CFG_ISET_PFM_EN_HYS, inst_name: WLED, reg_name: WLED_DIG_PFM_CNTRL_0, reg_addr: 26678, otp_owner: design, value: 0, bw: 2, desc: 'Hysteresis applied to the de-activation of PFM: 0: no hysteresis 1: 3% 2: 6% 3: 12%', htmldesc: 'Hysteresis applied to the de-activation of PFM:<br>0: no hysteresis<br>1: 3%<br>2: 6%<br>3: 12%', idx: 4370, offset: 1, otp_b0: 0, otp_a0: 418, otpreg_add: 2030, otpreg_ofs: 6}
OTP_WLED_CFG_PFM_BURST_LIMIT_2031: {name: CFG_PFM_BURST_LIMIT, inst_name: WLED, reg_name: WLED_DIG_PFM_CNTRL_1, reg_addr: 26679, otp_owner: design, value: 50, bw: 8, desc: 'How many pfm bursts are allowed to happen in a row before switching to pwm. 0: this feature is disabled.', htmldesc: 'How many pfm bursts are allowed to happen in a row before switching to pwm. 0: this feature is disabled.', idx: 4371, offset: 3, otp_b0: 0, otp_a0: 418, otpreg_add: 2031, otpreg_ofs: 0}
OTP_WLED_CFG_PFM_IPEAK_2032: {name: CFG_PFM_IPEAK, inst_name: WLED, reg_name: WLED_DIG_PFM_IPEAK, reg_addr: 26680, otp_owner: design, value: 3, bw: 4, desc: Ipeak for PFM, htmldesc: Ipeak for PFM, idx: 4372, offset: 11, otp_b0: 0, otp_a0: 418, otpreg_add: 2032, otpreg_ofs: 0}
OTP_WLED_CFG_PFM_NUM_PULSES_2033: {name: CFG_PFM_NUM_PULSES, inst_name: WLED, reg_name: WLED_DIG_PFM_NUM_PULSE, reg_addr: 26681, otp_owner: design, value: 3, bw: 4, desc: 'Number of pulses for PFM NOTE: configuration 0 is treated as configuration 1, that is 1 pulse', htmldesc: 'Number of pulses for PFM<br>NOTE: configuration 0 is treated as configuration 1, that is 1 pulse', idx: 4373, offset: 15, otp_b0: 0, otp_a0: 418, otpreg_add: 2033, otpreg_ofs: 0}
OTP_WLED_CFG_LFSR_EN_2034: {name: CFG_LFSR_EN, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_0, reg_addr: 26682, otp_owner: system, value: 0, bw: 1, desc: LFSR enable, htmldesc: LFSR enable, idx: 4374, offset: 19, otp_b0: 0, otp_a0: 418, otpreg_add: 2034, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_AVOID_EN_2034: {name: CFG_FREQ_AVOID_EN, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_0, reg_addr: 26682, otp_owner: system, value: 0, bw: 1, desc: Frequency avoidance enable, htmldesc: Frequency avoidance enable, idx: 4375, offset: 20, otp_b0: 0, otp_a0: 418, otpreg_add: 2034, otpreg_ofs: 1}
OTP_WLED_CFG_FREQ_LFSR_IP_EN_2034: {name: CFG_FREQ_LFSR_IP_EN, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_0, reg_addr: 26682, otp_owner: system, value: 0, bw: 1, desc: Enable peak current modulation by lfsr, htmldesc: Enable peak current modulation by lfsr, idx: 4376, offset: 21, otp_b0: 0, otp_a0: 418, otpreg_add: 2034, otpreg_ofs: 2}
OTP_WLED_CFG_FREQ_LFSR_NP_EN_2034: {name: CFG_FREQ_LFSR_NP_EN, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_0, reg_addr: 26682, otp_owner: system, value: 0, bw: 1, desc: Enable number of pulses modulation by lfsr, htmldesc: Enable number of pulses modulation by lfsr, idx: 4377, offset: 22, otp_b0: 0, otp_a0: 418, otpreg_add: 2034, otpreg_ofs: 3}
OTP_WLED_CFG_FREQ_RETRY_2034: {name: CFG_FREQ_RETRY, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_0, reg_addr: 26682, otp_owner: system, value: 0, bw: 3, desc: 'Switch the ip and np parameters back to the default setting to try again if the frequency is still the "forbidden one". If so apply the offset again. options are: 0: disable, stay with the modified setting until pfm is left or the feature is disabled. 1: retry after 7 frequency measurement cycles. 2: retry after 15 frequency measurement cycles. 3: retry after 31 frequency measurement cycles. 4: retry after 63 frequency measurement cycles.
    5: retry after 127 frequency measurement cycles. 6: retry after 255 frequency measurement cycles. 7: retry after 511 frequency measurement cycles.', htmldesc: 'Switch the ip and np parameters back to the default setting to try again<br>if the frequency is still the "forbidden one". If so apply the offset again.<br>options are:<br>0: disable, stay with the modified setting until pfm is left or the feature is disabled.<br>1: retry after 7 frequency measurement cycles.<br>2: retry after 15 frequency measurement cycles.<br>3: retry after 31 frequency measurement cycles.<br>4: retry after 63 frequency
    measurement cycles.<br>5: retry after 127 frequency measurement cycles.<br>6: retry after 255 frequency measurement cycles.<br>7: retry after 511 frequency measurement cycles.', idx: 4378, offset: 23, otp_b0: 0, otp_a0: 418, otpreg_add: 2034, otpreg_ofs: 4}
OTP_WLED_CFG_RTC_TIME_WINDOW_2035: {name: CFG_RTC_TIME_WINDOW, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_1, reg_addr: 26683, otp_owner: system, value: 0, bw: 6, desc: RTC window where measurements are taken, htmldesc: RTC window where measurements are taken, idx: 4379, offset: 26, otp_b0: 0, otp_a0: 418, otpreg_add: 2035, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_IP_REL_MIN_2036: {name: CFG_FREQ_IP_REL_MIN, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_2, reg_addr: 26684, otp_owner: system, value: 0, bw: 3, desc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:3\b000 ... -7:3\b111)', htmldesc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:3\b000 ... -7:3\b111)', idx: 4380, offset: 0, otp_b0: 0, otp_a0: 419, otpreg_add: 2036, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_IP_REL_MAX_2036: {name: CFG_FREQ_IP_REL_MAX, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_2, reg_addr: 26684, otp_owner: system, value: 0, bw: 3, desc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:3\b000 ... +7:3\b111)', htmldesc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:3\b000 ... +7:3\b111)', idx: 4381, offset: 3, otp_b0: 0, otp_a0: 419, otpreg_add: 2036, otpreg_ofs: 4}
OTP_WLED_CFG_FREQ_NP_REL_MIN_2037: {name: CFG_FREQ_NP_REL_MIN, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_3, reg_addr: 26685, otp_owner: system, value: 0, bw: 2, desc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00 ... -3:2\b11)', htmldesc: 'Minimum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (-0:2\b00 ... -3:2\b11)', idx: 4382, offset: 6, otp_b0: 0, otp_a0: 419, otpreg_add: 2037, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_NP_REL_MAX_2037: {name: CFG_FREQ_NP_REL_MAX, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_3, reg_addr: 26685, otp_owner: system, value: 0, bw: 2, desc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00 ... +3:2\b11)', htmldesc: 'Maximum relative number of pulses value (incl. frequency avoid and lfsr) magnitude only (+0:2\b00 ... +3:2\b11)', idx: 4383, offset: 8, otp_b0: 0, otp_a0: 419, otpreg_add: 2037, otpreg_ofs: 4}
OTP_WLED_CFG_FREQ_0_IP_REL_2038: {name: CFG_FREQ_0_IP_REL, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_4, reg_addr: 26686, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 0 is hit), htmldesc: Offset of IPeak (if window 0 is hit), idx: 4384, offset: 10, otp_b0: 0, otp_a0: 419, otpreg_add: 2038, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_1_IP_REL_2038: {name: CFG_FREQ_1_IP_REL, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_4, reg_addr: 26686, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 1 is hit), htmldesc: Offset of IPeak (if window 1 is hit), idx: 4385, offset: 13, otp_b0: 0, otp_a0: 419, otpreg_add: 2038, otpreg_ofs: 4}
OTP_WLED_CFG_FREQ_2_IP_REL_2039: {name: CFG_FREQ_2_IP_REL, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_5, reg_addr: 26687, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 2 is hit), htmldesc: Offset of IPeak (if window 2 is hit), idx: 4386, offset: 16, otp_b0: 0, otp_a0: 419, otpreg_add: 2039, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_3_IP_REL_2039: {name: CFG_FREQ_3_IP_REL, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_5, reg_addr: 26687, otp_owner: system, value: 0, bw: 3, desc: Offset of IPeak (if window 3 is hit), htmldesc: Offset of IPeak (if window 3 is hit), idx: 4387, offset: 19, otp_b0: 0, otp_a0: 419, otpreg_add: 2039, otpreg_ofs: 4}
OTP_WLED_CFG_FREQ_0_NP_REL_2040: {name: CFG_FREQ_0_NP_REL, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_6, reg_addr: 26688, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 0 is hit), htmldesc: Offset of number of pulses (if window 0 is hit), idx: 4388, offset: 22, otp_b0: 0, otp_a0: 419, otpreg_add: 2040, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_1_NP_REL_2040: {name: CFG_FREQ_1_NP_REL, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_6, reg_addr: 26688, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 1 is hit), htmldesc: Offset of number of pulses (if window 1 is hit), idx: 4389, offset: 24, otp_b0: 0, otp_a0: 419, otpreg_add: 2040, otpreg_ofs: 4}
OTP_WLED_CFG_FREQ_2_NP_REL_2041: {name: CFG_FREQ_2_NP_REL, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_7, reg_addr: 26689, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 2 is hit), htmldesc: Offset of number of pulses (if window 2 is hit), idx: 4390, offset: 26, otp_b0: 0, otp_a0: 419, otpreg_add: 2041, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_3_NP_REL_2041: {name: CFG_FREQ_3_NP_REL, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_7, reg_addr: 26689, otp_owner: system, value: 0, bw: 2, desc: Offset of number of pulses (if window 3 is hit), htmldesc: Offset of number of pulses (if window 3 is hit), idx: 4391, offset: 28, otp_b0: 0, otp_a0: 419, otpreg_add: 2041, otpreg_ofs: 4}
OTP_WLED_CFG_FREQ_0_OFFSET_2042: {name: CFG_FREQ_0_OFFSET, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_8, reg_addr: 26690, otp_owner: system, value: 0, bw: 3, desc: Window 0 tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 0 tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 4392, offset: 30, otp_b0: 0, otp_a0: 419, otpreg_add: 2042, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_1_OFFSET_2042: {name: CFG_FREQ_1_OFFSET, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_8, reg_addr: 26690, otp_owner: system, value: 0, bw: 3, desc: Window 1 tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 1 tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 4393, offset: 1, otp_b0: 0, otp_a0: 420, otpreg_add: 2042, otpreg_ofs: 4}
OTP_WLED_CFG_FREQ_2_OFFSET_2043: {name: CFG_FREQ_2_OFFSET, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_9, reg_addr: 26691, otp_owner: system, value: 0, bw: 3, desc: Window 2 tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 2 tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 4394, offset: 4, otp_b0: 0, otp_a0: 420, otpreg_add: 2043, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_3_OFFSET_2043: {name: CFG_FREQ_3_OFFSET, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_9, reg_addr: 26691, otp_owner: system, value: 0, bw: 3, desc: Window 3 tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 3 tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 4395, offset: 7, otp_b0: 0, otp_a0: 420, otpreg_add: 2043, otpreg_ofs: 4}
OTP_WLED_CFG_FREQ_0_MIN_COUNT_2044: {name: CFG_FREQ_0_MIN_COUNT, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_10, reg_addr: 26692, otp_owner: system, value: 0, bw: 8, desc: Window 0 Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 0 Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 4396, offset: 10, otp_b0: 0, otp_a0: 420, otpreg_add: 2044, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_1_MIN_COUNT_2045: {name: CFG_FREQ_1_MIN_COUNT, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_11, reg_addr: 26693, otp_owner: system, value: 0, bw: 8, desc: Window 1 Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 1 Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 4397, offset: 18, otp_b0: 0, otp_a0: 420, otpreg_add: 2045, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_2_MIN_COUNT_2046: {name: CFG_FREQ_2_MIN_COUNT, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_12, reg_addr: 26694, otp_owner: system, value: 0, bw: 8, desc: Window 2 Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 2 Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 4398, offset: 26, otp_b0: 0, otp_a0: 420, otpreg_add: 2046, otpreg_ofs: 0}
OTP_WLED_CFG_FREQ_3_MIN_COUNT_2047: {name: CFG_FREQ_3_MIN_COUNT, inst_name: WLED, reg_name: WLED_DIG_FREQ_MOD_CFG_13, reg_addr: 26695, otp_owner: system, value: 0, bw: 8, desc: Window 3 Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 3 Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 4399, offset: 2, otp_b0: 0, otp_a0: 421, otpreg_add: 2047, otpreg_ofs: 0}
OTP_WLED_CFG_SPREAD_SPECT_CCM_LP_AMOUNT_2048: {name: CFG_SPREAD_SPECT_CCM_LP_AMOUNT, inst_name: WLED, reg_name: WLED_DIG_SPREAD_SPECT_LP_CFG_0, reg_addr: 26696, otp_owner: design, value: 0, bw: 3, desc: 'Amount of spread Spectrum for LP (only in PWM) 0: disable else: change from -n ... +n', htmldesc: 'Amount of spread Spectrum for LP (only in PWM)<br>0: disable<br>else: change from -n ... +n', idx: 4400, offset: 10, otp_b0: 0, otp_a0: 421, otpreg_add: 2048, otpreg_ofs: 0}
OTP_WLED_CFG_SPREAD_SPECT_CCM_LP_INTERVAL_2048: {name: CFG_SPREAD_SPECT_CCM_LP_INTERVAL, inst_name: WLED, reg_name: WLED_DIG_SPREAD_SPECT_LP_CFG_0, reg_addr: 26696, otp_owner: design, value: 2, bw: 3, desc: 'Toggle interval for spread Spectrum for LP (only in PWM) 0: 50us 1: 100us 2: 200us 3: 500us 4: 1000us 5: 2000us 6: 6000us 7: 9000us', htmldesc: 'Toggle interval for spread Spectrum for LP (only in PWM)<br>0: 50us<br>1: 100us<br>2: 200us<br>3: 500us<br>4: 1000us<br>5: 2000us<br>6: 6000us<br>7: 9000us', idx: 4401, offset: 13, otp_b0: 0, otp_a0: 421, otpreg_add: 2048, otpreg_ofs: 3}
OTP_WLED_CFG_SPREAD_SPECT_CCM_LP_FADE_IN_2048: {name: CFG_SPREAD_SPECT_CCM_LP_FADE_IN, inst_name: WLED, reg_name: WLED_DIG_SPREAD_SPECT_LP_CFG_0, reg_addr: 26696, otp_owner: design, value: 2, bw: 2, desc: 'Fade-in time for Spread Spectrum for LP (only in PWM) 0: no fade-in 1: 50% of the interval 2: 25% of the interval 3: 12.5% of the interval', htmldesc: 'Fade-in time for Spread Spectrum for LP (only in PWM)<br>0: no fade-in<br>1: 50% of the interval<br>2: 25% of the interval<br>3: 12.5% of the interval', idx: 4402, offset: 16, otp_b0: 0, otp_a0: 421, otpreg_add: 2048, otpreg_ofs: 6}
OTP_WLED_CFG_SPREAD_SPECT_CCM_HP_AMOUNT_2049: {name: CFG_SPREAD_SPECT_CCM_HP_AMOUNT, inst_name: WLED, reg_name: WLED_DIG_SPREAD_SPECT_HP_CFG_0, reg_addr: 26697, otp_owner: design, value: 0, bw: 3, desc: 'Amount of spread Spectrum for HP (only in PWM) 0: disable else: change from -n ... +n', htmldesc: 'Amount of spread Spectrum for HP (only in PWM)<br>0: disable<br>else: change from -n ... +n', idx: 4403, offset: 18, otp_b0: 0, otp_a0: 421, otpreg_add: 2049, otpreg_ofs: 0}
OTP_WLED_CFG_SPREAD_SPECT_CCM_HP_INTERVAL_2049: {name: CFG_SPREAD_SPECT_CCM_HP_INTERVAL, inst_name: WLED, reg_name: WLED_DIG_SPREAD_SPECT_HP_CFG_0, reg_addr: 26697, otp_owner: design, value: 2, bw: 3, desc: 'Toggle interval for spread Spectrum for HP (only in PWM) 0: 50us 1: 100us 2: 200us 3: 500us 4: 1000us 5: 2000us 6: 6000us 7: 9000us', htmldesc: 'Toggle interval for spread Spectrum for HP (only in PWM)<br>0: 50us<br>1: 100us<br>2: 200us<br>3: 500us<br>4: 1000us<br>5: 2000us<br>6: 6000us<br>7: 9000us', idx: 4404, offset: 21, otp_b0: 0, otp_a0: 421, otpreg_add: 2049, otpreg_ofs: 3}
OTP_WLED_CFG_SPREAD_SPECT_CCM_HP_FADE_IN_2049: {name: CFG_SPREAD_SPECT_CCM_HP_FADE_IN, inst_name: WLED, reg_name: WLED_DIG_SPREAD_SPECT_HP_CFG_0, reg_addr: 26697, otp_owner: design, value: 2, bw: 2, desc: 'Fade-in time for Spread Spectrum for HP (only in PWM) 0: no fade-in 1: 50% of the interval 2: 25% of the interval 3: 12.5% of the interval', htmldesc: 'Fade-in time for Spread Spectrum for HP (only in PWM)<br>0: no fade-in<br>1: 50% of the interval<br>2: 25% of the interval<br>3: 12.5% of the interval', idx: 4405, offset: 24, otp_b0: 0, otp_a0: 421, otpreg_add: 2049, otpreg_ofs: 6}
OTP_WLED_CFG_IDAC_UV_OVL_DEB_IN_PWM_2050: {name: CFG_IDAC_UV_OVL_DEB_IN_PWM, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_0, reg_addr: 26698, otp_owner: design, value: 2, bw: 3, desc: 'Debounce UV window for the open-short string sequence when IDAC in PWM 0: 1us 1: 3us 2: 5us 3: 10us 4: 20us 5: 40us 6: 60us 7: 100us', htmldesc: 'Debounce UV window for the open-short string sequence when IDAC in PWM<br>0: 1us<br>1: 3us<br>2: 5us<br>3: 10us<br>4: 20us<br>5: 40us<br>6: 60us<br>7: 100us', idx: 4406, offset: 26, otp_b0: 0, otp_a0: 421, otpreg_add: 2050, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_UV_OVL_DEB_IN_IDAC_2050: {name: CFG_IDAC_UV_OVL_DEB_IN_IDAC, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_0, reg_addr: 26698, otp_owner: design, value: 0, bw: 2, desc: 'Debounce UV window for the open-short string sequence when IDAC in continuous mode 0: 5us 1: 10us 2: 20us 3: 40us', htmldesc: 'Debounce UV window for the open-short string sequence when IDAC in continuous mode<br>0: 5us<br>1: 10us<br>2: 20us<br>3: 40us', idx: 4407, offset: 29, otp_b0: 0, otp_a0: 421, otpreg_add: 2050, otpreg_ofs: 3}
OTP_WLED_CFG_IDAC_UV_OVL_BLANK_2050: {name: CFG_IDAC_UV_OVL_BLANK, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_0, reg_addr: 26698, otp_owner: design, value: 0, bw: 3, desc: 'UV blanking applied when the current load changes 0: no blanking 1: 500us 2: 1ms 3: 1.5ms 4: 2ms 5: 3ms 6: 5ms 7: 7ms', htmldesc: 'UV blanking applied when the current load changes<br>0: no blanking<br>1: 500us<br>2: 1ms<br>3: 1.5ms<br>4: 2ms<br>5: 3ms<br>6: 5ms<br>7: 7ms', idx: 4408, offset: 31, otp_b0: 0, otp_a0: 421, otpreg_add: 2050, otpreg_ofs: 5}
OTP_WLED_CFG_OPEN_EN_2051: {name: CFG_OPEN_EN, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_1, reg_addr: 26699, otp_owner: system, value: 1, bw: 1, desc: Enabe of the open detection. By default it is enabled, htmldesc: Enabe of the open detection. By default it is enabled, idx: 4409, offset: 2, otp_b0: 0, otp_a0: 422, otpreg_add: 2051, otpreg_ofs: 0}
OTP_WLED_CFG_SHORT_IN_STARTUP_EN_2051: {name: CFG_SHORT_IN_STARTUP_EN, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_1, reg_addr: 26699, otp_owner: system, value: 1, bw: 1, desc: Enabe of the short detection during startup. By default it is enabled, htmldesc: Enabe of the short detection during startup. By default it is enabled, idx: 4410, offset: 3, otp_b0: 0, otp_a0: 422, otpreg_add: 2051, otpreg_ofs: 1}
OTP_WLED_CFG_SHORT_IN_OP_EN_2051: {name: CFG_SHORT_IN_OP_EN, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_1, reg_addr: 26699, otp_owner: system, value: 1, bw: 1, desc: Enabe of the short detection during normal operation. By default it is enabled, htmldesc: Enabe of the short detection during normal operation. By default it is enabled, idx: 4411, offset: 4, otp_b0: 0, otp_a0: 422, otpreg_add: 2051, otpreg_ofs: 2}
OTP_WLED_CFG_IDAC_PULL_UP_2051: {name: CFG_IDAC_PULL_UP, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_1, reg_addr: 26699, otp_owner: design, value: 1, bw: 2, desc: 'Window to apply the en_pull_up or the open-short string sequence 0: 5us 1: 10us 2: 20us 3: 40us', htmldesc: 'Window to apply the en_pull_up or the open-short string sequence<br>0: 5us<br>1: 10us<br>2: 20us<br>3: 40us', idx: 4412, offset: 5, otp_b0: 0, otp_a0: 422, otpreg_add: 2051, otpreg_ofs: 3}
OTP_WLED_CFG_AUTOZERO_BLANK_2051: {name: CFG_AUTOZERO_BLANK, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_1, reg_addr: 26699, otp_owner: design, value: 0, bw: 3, desc: 'Autozero is not generated for the following time when the current load changes 0: no blanking 1: 100us 2: 200us 3: 500us 4: 1ms 5: 1.5ms 6: 2ms 7: 3ms', htmldesc: 'Autozero is not generated for the following time when the current load changes<br>0: no blanking<br>1: 100us<br>2: 200us<br>3: 500us<br>4: 1ms<br>5: 1.5ms<br>6: 2ms<br>7: 3ms', idx: 4413, offset: 7, otp_b0: 0, otp_a0: 422, otpreg_add: 2051, otpreg_ofs: 5}
OTP_WLED_CFG_OTA_AUTOZERO_EN_2052: {name: CFG_OTA_AUTOZERO_EN, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_2, reg_addr: 26700, otp_owner: design, value: 1, bw: 1, desc: enable autozero generation, htmldesc: enable autozero generation, idx: 4414, offset: 10, otp_b0: 0, otp_a0: 422, otpreg_add: 2052, otpreg_ofs: 0}
OTP_WLED_CFG_BLANK_OTA_AZ_POST_STUP_END_2052: {name: CFG_BLANK_OTA_AZ_POST_STUP_END, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_2, reg_addr: 26700, otp_owner: design, value: 0, bw: 1, desc: 'Note: This bit is unused here and should be written to 0 always. Enable blanking of autozero at the startupwhile startup_end=0  and after startup_end went up for the first time also blank for the time configured in cfg_autozero_blank.', htmldesc: 'Note: This bit is unused here and should be written to 0 always.<br>Enable blanking of autozero at the startupwhile startup_end=0  and after startup_end went
    up for the first time also blank for the time configured in cfg_autozero_blank.', idx: 4415, offset: 11, otp_b0: 0, otp_a0: 422, otpreg_add: 2052, otpreg_ofs: 1}
OTP_WLED_CFG_BLANK_AZ_WITH_STUP_END_2052: {name: CFG_BLANK_AZ_WITH_STUP_END, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_2, reg_addr: 26700, otp_owner: design, value: 1, bw: 1, desc: do not generate the autozero signals while the boost is switching but the startup_end is low., htmldesc: do not generate the autozero signals while the boost is switching but the startup_end is low., idx: 4416, offset: 12, otp_b0: 0, otp_a0: 422, otpreg_add: 2052, otpreg_ofs: 2}
OTP_WLED_CFG_AZ_LFSR_EN_2052: {name: CFG_AZ_LFSR_EN, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_2, reg_addr: 26700, otp_owner: design, value: 1, bw: 1, desc: enable alternative auto_zero generation with lfsr, htmldesc: enable alternative auto_zero generation with lfsr, idx: 4417, offset: 13, otp_b0: 0, otp_a0: 422, otpreg_add: 2052, otpreg_ofs: 3}
OTP_WLED_CFG_EN_OS_WITH_UV_2052: {name: CFG_EN_OS_WITH_UV, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_2, reg_addr: 26700, otp_owner: design, value: 1, bw: 1, desc: enable short detection based on uv comp. Also without using ovl comp., htmldesc: enable short detection based on uv comp. Also without using ovl comp., idx: 4418, offset: 14, otp_b0: 0, otp_a0: 422, otpreg_add: 2052, otpreg_ofs: 4}
OTP_WLED_CFG_UV_DEB_TIME_2052: {name: CFG_UV_DEB_TIME, inst_name: WLED, reg_name: WLED_DIG_OPEN_SHORT_CFG_2, reg_addr: 26700, otp_owner: design, value: 0, bw: 1, desc: 'debouncing for uv comparator for short detection: 0: 4-5ms 1: 6-7ms', htmldesc: 'debouncing for uv comparator for short detection:<br>0: 4-5ms<br>1: 6-7ms', idx: 4419, offset: 15, otp_b0: 0, otp_a0: 422, otpreg_add: 2052, otpreg_ofs: 5}
OTP_WLED_CFG_GM_CCAP_SEL_PFM_2053: {name: CFG_GM_CCAP_SEL_PFM, inst_name: WLED, reg_name: WLED_DIG_CCAP_CFG1, reg_addr: 26701, otp_owner: design, value: 23, bw: 5, desc: gm ccap setting while in pfm, htmldesc: gm ccap setting while in pfm, idx: 4420, offset: 16, otp_b0: 0, otp_a0: 422, otpreg_add: 2053, otpreg_ofs: 0}
OTP_WLED_CFG_GM_CCAP_SEL_PWM_2054: {name: CFG_GM_CCAP_SEL_PWM, inst_name: WLED, reg_name: WLED_DIG_CCAP_CFG2, reg_addr: 26702, otp_owner: design, value: 23, bw: 5, desc: gm ccap setting while in pwm 1phase, htmldesc: gm ccap setting while in pwm 1phase, idx: 4421, offset: 21, otp_b0: 0, otp_a0: 422, otpreg_add: 2054, otpreg_ofs: 0}
OTP_WLED_CFG_GM_CCAP_SEL_HP1_2055: {name: CFG_GM_CCAP_SEL_HP1, inst_name: WLED, reg_name: WLED_DIG_CCAP_CFG3, reg_addr: 26703, otp_owner: design, value: 23, bw: 5, desc: gm ccap setting while in pwm 2phase, htmldesc: gm ccap setting while in pwm 2phase, idx: 4422, offset: 26, otp_b0: 0, otp_a0: 422, otpreg_add: 2055, otpreg_ofs: 0}
OTP_WLED_CFG_GM_CCAP_SEL_HP2_2056: {name: CFG_GM_CCAP_SEL_HP2, inst_name: WLED, reg_name: WLED_DIG_CCAP_CFG4, reg_addr: 26704, otp_owner: design, value: 23, bw: 5, desc: gm ccap setting while in pwm 3phase, htmldesc: gm ccap setting while in pwm 3phase, idx: 4423, offset: 31, otp_b0: 0, otp_a0: 422, otpreg_add: 2056, otpreg_ofs: 0}
OTP_WLED_CFG_GM_CRES_SEL_PFM_2057: {name: CFG_GM_CRES_SEL_PFM, inst_name: WLED, reg_name: WLED_DIG_CRES_CFG1, reg_addr: 26705, otp_owner: design, value: 15, bw: 5, desc: gm cres setting while in pfm, htmldesc: gm cres setting while in pfm, idx: 4424, offset: 4, otp_b0: 0, otp_a0: 423, otpreg_add: 2057, otpreg_ofs: 0}
OTP_WLED_CFG_GM_CRES_SEL_PWM_2058: {name: CFG_GM_CRES_SEL_PWM, inst_name: WLED, reg_name: WLED_DIG_CRES_CFG2, reg_addr: 26706, otp_owner: design, value: 16, bw: 5, desc: gm cres setting while in pwm 1phase, htmldesc: gm cres setting while in pwm 1phase, idx: 4425, offset: 9, otp_b0: 0, otp_a0: 423, otpreg_add: 2058, otpreg_ofs: 0}
OTP_WLED_CFG_GM_CRES_SEL_HP1_2059: {name: CFG_GM_CRES_SEL_HP1, inst_name: WLED, reg_name: WLED_DIG_CRES_CFG3, reg_addr: 26707, otp_owner: design, value: 11, bw: 5, desc: gm cres setting while in pwm 2phase, htmldesc: gm cres setting while in pwm 2phase, idx: 4426, offset: 14, otp_b0: 0, otp_a0: 423, otpreg_add: 2059, otpreg_ofs: 0}
OTP_WLED_CFG_GM_CRES_SEL_HP2_2060: {name: CFG_GM_CRES_SEL_HP2, inst_name: WLED, reg_name: WLED_DIG_CRES_CFG4, reg_addr: 26708, otp_owner: design, value: 8, bw: 5, desc: gm cres setting while in pwm 3phase, htmldesc: gm cres setting while in pwm 3phase, idx: 4427, offset: 19, otp_b0: 0, otp_a0: 423, otpreg_add: 2060, otpreg_ofs: 0}
OTP_WLED_TST_WLED_ON_WHEN_NO_STRING_EN_2061: {name: TST_WLED_ON_WHEN_NO_STRING_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_0, reg_addr: 26709, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. When enable the wled ignores the string enable condition for switching off so all the strings can be disabled and the wled on, htmldesc: Test purpose configuration. When enable the wled ignores the string enable condition for switching off so all the strings can be disabled and the wled on, idx: 4428, offset: 24, otp_b0: 0, otp_a0: 423, otpreg_add: 2061, otpreg_ofs: 0}
OTP_WLED_TST_IDAC_CNTRL_OVERWRITE_EN_2061: {name: TST_IDAC_CNTRL_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_0, reg_addr: 26709, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output idac_cntrl with the values in tst_idac_cntrl_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output idac_cntrl with the values in tst_idac_cntrl_overwrite_data, idx: 4429, offset: 25, otp_b0: 0, otp_a0: 423, otpreg_add: 2061, otpreg_ofs: 1}
OTP_WLED_TST_IDAC_CNTRL_OVERWRITE_DATA_7_0_2062: {name: TST_IDAC_CNTRL_OVERWRITE_DATA_7_0, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_1, reg_addr: 26710, otp_owner: design, value: 0, bw: 8, desc: 'Test purpose configuration. If tst_idac_cntrl_overwrite_en,  the output idac_cntrl gets this value', htmldesc: 'Test purpose configuration. If tst_idac_cntrl_overwrite_en,  the output idac_cntrl gets this value', idx: 4430, offset: 26, otp_b0: 0, otp_a0: 423, otpreg_add: 2062, otpreg_ofs: 0}
OTP_WLED_TST_IDAC_CNTRL_OVERWRITE_DATA_14_8_2063: {name: TST_IDAC_CNTRL_OVERWRITE_DATA_14_8, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_2, reg_addr: 26711, otp_owner: design, value: 0, bw: 7, desc: 'Test purpose configuration. If tst_idac_cntrl_overwrite_en,  the output idac_cntrl gets this value', htmldesc: 'Test purpose configuration. If tst_idac_cntrl_overwrite_en,  the output idac_cntrl gets this value', idx: 4431, offset: 2, otp_b0: 0, otp_a0: 424, otpreg_add: 2063, otpreg_ofs: 0}
OTP_WLED_TST_EN_IDAC_MAIN_OVERWRITE_EN_2064: {name: TST_EN_IDAC_MAIN_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_3, reg_addr: 26712, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output en_idac_main with the values in tst_en_idac_main_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output en_idac_main with the values in tst_en_idac_main_overwrite_data, idx: 4432, offset: 9, otp_b0: 0, otp_a0: 424, otpreg_add: 2064, otpreg_ofs: 0}
OTP_WLED_TST_EN_IDAC_MAIN_OVERWRITE_DATA_2064: {name: TST_EN_IDAC_MAIN_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_3, reg_addr: 26712, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_en_pwm_overwrite_en,  the output en_pwm gets this value', htmldesc: 'Test purpose configuration. If tst_en_pwm_overwrite_en,  the output en_pwm gets this value', idx: 4433, offset: 10, otp_b0: 0, otp_a0: 424, otpreg_add: 2064, otpreg_ofs: 1}
OTP_WLED_TST_EN_PWM_OVERWRITE_EN_2064: {name: TST_EN_PWM_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_3, reg_addr: 26712, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output en_pwm with the values in tst_en_pwm_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output en_pwm with the values in tst_en_pwm_overwrite_data, idx: 4434, offset: 11, otp_b0: 0, otp_a0: 424, otpreg_add: 2064, otpreg_ofs: 2}
OTP_WLED_TST_EN_PWM_OVERWRITE_DATA_2064: {name: TST_EN_PWM_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_3, reg_addr: 26712, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_en_idac_mainl_overwrite_en,  the output en_idac_main gets this value', htmldesc: 'Test purpose configuration. If tst_en_idac_mainl_overwrite_en,  the output en_idac_main gets this value', idx: 4435, offset: 12, otp_b0: 0, otp_a0: 424, otpreg_add: 2064, otpreg_ofs: 3}
OTP_WLED_TST_STARTUP_END_OVERWRITE_EN_2064: {name: TST_STARTUP_END_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_3, reg_addr: 26712, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output startup_end with the values in tst_startup_end_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output startup_end with the values in tst_startup_end_overwrite_data, idx: 4436, offset: 13, otp_b0: 0, otp_a0: 424, otpreg_add: 2064, otpreg_ofs: 4}
OTP_WLED_TST_STARTUP_END_OVERWRITE_DATA_2064: {name: TST_STARTUP_END_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_3, reg_addr: 26712, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_startup_end_overwrite_en,  the output startup_end gets this value', htmldesc: 'Test purpose configuration. If tst_startup_end_overwrite_en,  the output startup_end gets this value', idx: 4437, offset: 14, otp_b0: 0, otp_a0: 424, otpreg_add: 2064, otpreg_ofs: 5}
OTP_WLED_TST_PWM_STRING_OVERWRITE_DATA_7_0_2065: {name: TST_PWM_STRING_OVERWRITE_DATA_7_0, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_4, reg_addr: 26713, otp_owner: design, value: 0, bw: 8, desc: 'Test purpose configuration. If tst_pwm_string_overwrite_en,  the output pwm_string gets this value', htmldesc: 'Test purpose configuration. If tst_pwm_string_overwrite_en,  the output pwm_string gets this value', idx: 4438, offset: 15, otp_b0: 0, otp_a0: 424, otpreg_add: 2065, otpreg_ofs: 0}
OTP_WLED_TST_PWM_STRING_OVERWRITE_DATA_15_8_2066: {name: TST_PWM_STRING_OVERWRITE_DATA_15_8, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_5, reg_addr: 26714, otp_owner: design, value: 0, bw: 8, desc: 'Test purpose configuration. If tst_pwm_string_overwrite_en,  the output pwm_string gets this value', htmldesc: 'Test purpose configuration. If tst_pwm_string_overwrite_en,  the output pwm_string gets this value', idx: 4439, offset: 23, otp_b0: 0, otp_a0: 424, otpreg_add: 2066, otpreg_ofs: 0}
OTP_WLED_TST_PWM_STRING_OVERWRITE_DATA_17_16_2067: {name: TST_PWM_STRING_OVERWRITE_DATA_17_16, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_6, reg_addr: 26715, otp_owner: design, value: 0, bw: 2, desc: 'Test purpose configuration. If tst_pwm_string_overwrite_en,  the output pwm_string gets this value', htmldesc: 'Test purpose configuration. If tst_pwm_string_overwrite_en,  the output pwm_string gets this value', idx: 4440, offset: 31, otp_b0: 0, otp_a0: 424, otpreg_add: 2067, otpreg_ofs: 0}
OTP_WLED_TST_PWM_STRING_OVERWRITE_EN_2067: {name: TST_PWM_STRING_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_6, reg_addr: 26715, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output pwm_string with the values in tst_pwm_string_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output pwm_string with the values in tst_pwm_string_overwrite_data, idx: 4441, offset: 1, otp_b0: 0, otp_a0: 425, otpreg_add: 2067, otpreg_ofs: 2}
OTP_WLED_TST_MVS_SH_OVERWRITE_DATA_7_0_2068: {name: TST_MVS_SH_OVERWRITE_DATA_7_0, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_7, reg_addr: 26716, otp_owner: design, value: 0, bw: 8, desc: 'Test purpose configuration. If tst_mvs_sh_overwrite_en,  the output mvs_sh gets this value', htmldesc: 'Test purpose configuration. If tst_mvs_sh_overwrite_en,  the output mvs_sh gets this value', idx: 4442, offset: 2, otp_b0: 0, otp_a0: 425, otpreg_add: 2068, otpreg_ofs: 0}
OTP_WLED_TST_MVS_SH_OVERWRITE_DATA_15_8_2069: {name: TST_MVS_SH_OVERWRITE_DATA_15_8, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_8, reg_addr: 26717, otp_owner: design, value: 0, bw: 8, desc: 'Test purpose configuration. If tst_mvs_sh_overwrite_en,  the output mvs_sh gets this value', htmldesc: 'Test purpose configuration. If tst_mvs_sh_overwrite_en,  the output mvs_sh gets this value', idx: 4443, offset: 10, otp_b0: 0, otp_a0: 425, otpreg_add: 2069, otpreg_ofs: 0}
OTP_WLED_TST_MVS_SH_OVERWRITE_DATA_17_16_2070: {name: TST_MVS_SH_OVERWRITE_DATA_17_16, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_9, reg_addr: 26718, otp_owner: design, value: 0, bw: 2, desc: 'Test purpose configuration. If tst_mvs_sh_overwrite_en,  the output mvs_sh gets this value', htmldesc: 'Test purpose configuration. If tst_mvs_sh_overwrite_en,  the output mvs_sh gets this value', idx: 4444, offset: 18, otp_b0: 0, otp_a0: 425, otpreg_add: 2070, otpreg_ofs: 0}
OTP_WLED_TST_MVS_SH_OVERWRITE_EN_2070: {name: TST_MVS_SH_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_9, reg_addr: 26718, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output mvs_sh with the values in tst_mvs_sh_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output mvs_sh with the values in tst_mvs_sh_overwrite_data, idx: 4445, offset: 20, otp_b0: 0, otp_a0: 425, otpreg_add: 2070, otpreg_ofs: 2}
OTP_WLED_TST_AUTOZERO_OVERWRITE_DATA_7_0_2071: {name: TST_AUTOZERO_OVERWRITE_DATA_7_0, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_10, reg_addr: 26719, otp_owner: design, value: 0, bw: 8, desc: 'Test purpose configuration. If tst_autozero_overwrite_en,  the output ota_autozero gets this value', htmldesc: 'Test purpose configuration. If tst_autozero_overwrite_en,  the output ota_autozero gets this value', idx: 4446, offset: 21, otp_b0: 0, otp_a0: 425, otpreg_add: 2071, otpreg_ofs: 0}
OTP_WLED_TST_AUTOZERO_OVERWRITE_DATA_15_8_2072: {name: TST_AUTOZERO_OVERWRITE_DATA_15_8, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_11, reg_addr: 26720, otp_owner: design, value: 0, bw: 8, desc: 'Test purpose configuration. If tst_autozero_overwrite_en,  the output ota_autozero gets this value', htmldesc: 'Test purpose configuration. If tst_autozero_overwrite_en,  the output ota_autozero gets this value', idx: 4447, offset: 29, otp_b0: 0, otp_a0: 425, otpreg_add: 2072, otpreg_ofs: 0}
OTP_WLED_TST_AUTOZERO_OVERWRITE_DATA_17_16_2073: {name: TST_AUTOZERO_OVERWRITE_DATA_17_16, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_12, reg_addr: 26721, otp_owner: design, value: 0, bw: 2, desc: 'Test purpose configuration. If tst_autozero_overwrite_en,  the output ota_autozero gets this value', htmldesc: 'Test purpose configuration. If tst_autozero_overwrite_en,  the output ota_autozero gets this value', idx: 4448, offset: 5, otp_b0: 0, otp_a0: 426, otpreg_add: 2073, otpreg_ofs: 0}
OTP_WLED_TST_AUTOZERO_OVERWRITE_EN_2073: {name: TST_AUTOZERO_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_12, reg_addr: 26721, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output ota_autozero with the values in tst_autozero_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output ota_autozero with the values in tst_autozero_overwrite_data, idx: 4449, offset: 7, otp_b0: 0, otp_a0: 426, otpreg_add: 2073, otpreg_ofs: 2}
OTP_WLED_TST_EN_BST_MAIN_OVERWRITE_EN_2074: {name: TST_EN_BST_MAIN_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_13, reg_addr: 26722, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output en_bst_main with the values in tst_en_bst_main_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output en_bst_main with the values in tst_en_bst_main_overwrite_data, idx: 4450, offset: 8, otp_b0: 0, otp_a0: 426, otpreg_add: 2074, otpreg_ofs: 0}
OTP_WLED_TST_EN_BST_MAIN_OVERWRITE_DATA_2074: {name: TST_EN_BST_MAIN_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_13, reg_addr: 26722, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_en_bst_main_overwrite_en,  the output en_bst_main gets this value', htmldesc: 'Test purpose configuration. If tst_en_bst_main_overwrite_en,  the output en_bst_main gets this value', idx: 4451, offset: 9, otp_b0: 0, otp_a0: 426, otpreg_add: 2074, otpreg_ofs: 1}
OTP_WLED_TST_BST_START_SW_OVERWRITE_EN_2074: {name: TST_BST_START_SW_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_13, reg_addr: 26722, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output bst_start_sw with the values in tst_bst_start_sw_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output bst_start_sw with the values in tst_bst_start_sw_overwrite_data, idx: 4452, offset: 10, otp_b0: 0, otp_a0: 426, otpreg_add: 2074, otpreg_ofs: 2}
OTP_WLED_TST_BST_START_SW_OVERWRITE_DATA_2074: {name: TST_BST_START_SW_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_13, reg_addr: 26722, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_bst_start_sw_overwrite_en,  the output bst_start_sw gets this value', htmldesc: 'Test purpose configuration. If tst_bst_start_sw_overwrite_en,  the output bst_start_sw gets this value', idx: 4453, offset: 11, otp_b0: 0, otp_a0: 426, otpreg_add: 2074, otpreg_ofs: 3}
OTP_WLED_TST_EN_WLED_THROTTLE_OVERWRITE_EN_2074: {name: TST_EN_WLED_THROTTLE_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_13, reg_addr: 26722, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output en_wled_throttle with the values in tst_en_wled_throttle_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output en_wled_throttle with the values in tst_en_wled_throttle_overwrite_data, idx: 4454, offset: 12, otp_b0: 0, otp_a0: 426, otpreg_add: 2074, otpreg_ofs: 4}
OTP_WLED_TST_EN_WLED_THROTTLE_OVERWRITE_DATA_2074: {name: TST_EN_WLED_THROTTLE_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_13, reg_addr: 26722, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_en_wled_throttle_overwrite_en,  the output en_wled_throttle gets this value', htmldesc: 'Test purpose configuration. If tst_en_wled_throttle_overwrite_en,  the output en_wled_throttle gets this value', idx: 4455, offset: 13, otp_b0: 0, otp_a0: 426, otpreg_add: 2074, otpreg_ofs: 5}
OTP_WLED_TST_EN_HP1_OVERWRITE_EN_2074: {name: TST_EN_HP1_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_13, reg_addr: 26722, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output en_hp1 with the values in tst_en_hp1_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output en_hp1 with the values in tst_en_hp1_overwrite_data, idx: 4456, offset: 14, otp_b0: 0, otp_a0: 426, otpreg_add: 2074, otpreg_ofs: 6}
OTP_WLED_TST_EN_HP1_OVERWRITE_DATA_2074: {name: TST_EN_HP1_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_13, reg_addr: 26722, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_en_hp1_overwrite_en,  the output en_hp1 gets this value', htmldesc: 'Test purpose configuration. If tst_en_hp1_overwrite_en,  the output en_hp1 gets this value', idx: 4457, offset: 15, otp_b0: 0, otp_a0: 426, otpreg_add: 2074, otpreg_ofs: 7}
OTP_WLED_TST_EN_HP2_OVERWRITE_EN_2075: {name: TST_EN_HP2_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_14, reg_addr: 26723, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output en_hp2 with the values in tst_en_hp2_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output en_hp2 with the values in tst_en_hp2_overwrite_data, idx: 4458, offset: 16, otp_b0: 0, otp_a0: 426, otpreg_add: 2075, otpreg_ofs: 0}
OTP_WLED_TST_EN_HP2_OVERWRITE_DATA_2075: {name: TST_EN_HP2_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_14, reg_addr: 26723, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_en_hp2_overwrite_en,  the output en_hp2 gets this value', htmldesc: 'Test purpose configuration. If tst_en_hp2_overwrite_en,  the output en_hp2 gets this value', idx: 4459, offset: 17, otp_b0: 0, otp_a0: 426, otpreg_add: 2075, otpreg_ofs: 1}
OTP_WLED_TST_ACTIVE_PD_OVERWRITE_EN_2075: {name: TST_ACTIVE_PD_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_14, reg_addr: 26723, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output active_pd with the values in tst_active_pd_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output active_pd with the values in tst_active_pd_overwrite_data, idx: 4460, offset: 18, otp_b0: 0, otp_a0: 426, otpreg_add: 2075, otpreg_ofs: 2}
OTP_WLED_TST_ACTIVE_PD_OVERWRITE_DATA_2075: {name: TST_ACTIVE_PD_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_14, reg_addr: 26723, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_active_pd_overwrite_en,  the output active_pd gets this value', htmldesc: 'Test purpose configuration. If tst_active_pd_overwrite_en,  the output active_pd gets this value', idx: 4461, offset: 19, otp_b0: 0, otp_a0: 426, otpreg_add: 2075, otpreg_ofs: 3}
OTP_WLED_TST_EN_PFM_OVERWRITE_EN_2075: {name: TST_EN_PFM_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_14, reg_addr: 26723, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output en_pfm with the values in tst_en_pfm_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output en_pfm with the values in tst_en_pfm_overwrite_data, idx: 4462, offset: 20, otp_b0: 0, otp_a0: 426, otpreg_add: 2075, otpreg_ofs: 4}
OTP_WLED_TST_EN_PFM_OVERWRITE_DATA_2075: {name: TST_EN_PFM_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_14, reg_addr: 26723, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_en_pfm_overwrite_en,  the output en_pfm gets this value', htmldesc: 'Test purpose configuration. If tst_en_pfm_overwrite_en,  the output en_pfm gets this value', idx: 4463, offset: 21, otp_b0: 0, otp_a0: 426, otpreg_add: 2075, otpreg_ofs: 5}
OTP_WLED_TST_EN_PFM_PULSE_OVERWRITE_EN_2075: {name: TST_EN_PFM_PULSE_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_14, reg_addr: 26723, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output en_pfmpulse_ with the values in tst_en_pfm_pulse_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output en_pfmpulse_ with the values in tst_en_pfm_pulse_overwrite_data, idx: 4464, offset: 22, otp_b0: 0, otp_a0: 426, otpreg_add: 2075, otpreg_ofs: 6}
OTP_WLED_TST_EN_PFM_PULSE_OVERWRITE_DATA_2075: {name: TST_EN_PFM_PULSE_OVERWRITE_DATA, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_14, reg_addr: 26723, otp_owner: design, value: 0, bw: 1, desc: 'Test purpose configuration. If tst_en_pfmpulse__overwrite_en,  the output en_pfmpulse_ gets this value', htmldesc: 'Test purpose configuration. If tst_en_pfmpulse__overwrite_en,  the output en_pfmpulse_ gets this value', idx: 4465, offset: 23, otp_b0: 0, otp_a0: 426, otpreg_add: 2075, otpreg_ofs: 7}
OTP_WLED_TST_EN_STRING_OVERWRITE_DATA_7_0_2076: {name: TST_EN_STRING_OVERWRITE_DATA_7_0, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_15, reg_addr: 26724, otp_owner: design, value: 0, bw: 8, desc: 'Test purpose configuration. If tst_en_string_overwrite_en,  the output en_string gets this value', htmldesc: 'Test purpose configuration. If tst_en_string_overwrite_en,  the output en_string gets this value', idx: 4466, offset: 24, otp_b0: 0, otp_a0: 426, otpreg_add: 2076, otpreg_ofs: 0}
OTP_WLED_TST_EN_STRING_OVERWRITE_DATA_15_8_2077: {name: TST_EN_STRING_OVERWRITE_DATA_15_8, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_16, reg_addr: 26725, otp_owner: design, value: 0, bw: 8, desc: 'Test purpose configuration. If tst_en_string_overwrite_en,  the output en_string gets this value', htmldesc: 'Test purpose configuration. If tst_en_string_overwrite_en,  the output en_string gets this value', idx: 4467, offset: 0, otp_b0: 0, otp_a0: 427, otpreg_add: 2077, otpreg_ofs: 0}
OTP_WLED_TST_EN_STRING_OVERWRITE_DATA_17_16_2078: {name: TST_EN_STRING_OVERWRITE_DATA_17_16, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_17, reg_addr: 26726, otp_owner: design, value: 0, bw: 2, desc: 'Test purpose configuration. If tst_en_string_overwrite_en,  the output ota_en_string gets this value', htmldesc: 'Test purpose configuration. If tst_en_string_overwrite_en,  the output ota_en_string gets this value', idx: 4468, offset: 8, otp_b0: 0, otp_a0: 427, otpreg_add: 2078, otpreg_ofs: 0}
OTP_WLED_TST_EN_STRING_OVERWRITE_EN_2078: {name: TST_EN_STRING_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_17, reg_addr: 26726, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the output en_string with the values in tst_en_string_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the output en_string with the values in tst_en_string_overwrite_data, idx: 4469, offset: 10, otp_b0: 0, otp_a0: 427, otpreg_add: 2078, otpreg_ofs: 2}
OTP_WLED_TST_PWM_DUTY_OVERWRITE_EN_2079: {name: TST_PWM_DUTY_OVERWRITE_EN, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_18, reg_addr: 26727, otp_owner: design, value: 0, bw: 1, desc: Test purpose configuration. It enables the option of overwriting the pwm_duty_cycle with the values in tst_pwm_duty_overwrite_data, htmldesc: Test purpose configuration. It enables the option of overwriting the pwm_duty_cycle with the values in tst_pwm_duty_overwrite_data, idx: 4470, offset: 11, otp_b0: 0, otp_a0: 427, otpreg_add: 2079, otpreg_ofs: 0}
OTP_WLED_TST_PWM_DUTY_OVERWRITE_DATA_7_0_2080: {name: TST_PWM_DUTY_OVERWRITE_DATA_7_0, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_19, reg_addr: 26728, otp_owner: design, value: 0, bw: 8, desc: 'Test purpose configuration. If tst_pwm_duty_overwrite_en,  the pwm duty cycle gets this value', htmldesc: 'Test purpose configuration. If tst_pwm_duty_overwrite_en,  the pwm duty cycle gets this value', idx: 4471, offset: 12, otp_b0: 0, otp_a0: 427, otpreg_add: 2080, otpreg_ofs: 0}
OTP_WLED_TST_PWM_DUTY_OVERWRITE_DATA_12_8_2081: {name: TST_PWM_DUTY_OVERWRITE_DATA_12_8, inst_name: WLED, reg_name: WLED_DIG_TEST_CFG_20, reg_addr: 26729, otp_owner: design, value: 0, bw: 5, desc: 'Test purpose configuration. If tst_pwm_duty_overwrite_en,  the pwm duty cycle gets this value', htmldesc: 'Test purpose configuration. If tst_pwm_duty_overwrite_en,  the pwm duty cycle gets this value', idx: 4472, offset: 20, otp_b0: 0, otp_a0: 427, otpreg_add: 2081, otpreg_ofs: 0}
OTP_WLED_SPARE_2082: {name: SPARE, inst_name: WLED, reg_name: WLED_DIG_SPARE, reg_addr: 26730, otp_owner: design, value: 0, bw: 8, desc: Spare register, htmldesc: Spare register, idx: 4473, offset: 25, otp_b0: 0, otp_a0: 427, otpreg_add: 2082, otpreg_ofs: 0}
OTP_WLED_CFG_SC_ICHRG_SEL_LP_2083: {name: CFG_SC_ICHRG_SEL_LP, inst_name: WLED, reg_name: WLED_BOOST_CFG_0, reg_addr: 26732, otp_owner: design, value: 3, bw: 3, desc: set the charge current of the Slope Comp for LP, htmldesc: set the charge current of the Slope Comp for LP, idx: 4474, offset: 1, otp_b0: 0, otp_a0: 428, otpreg_add: 2083, otpreg_ofs: 0}
OTP_WLED_CFG_SC_CAP_SEL_LP_2083: {name: CFG_SC_CAP_SEL_LP, inst_name: WLED, reg_name: WLED_BOOST_CFG_0, reg_addr: 26732, otp_owner: design, value: 1, bw: 2, desc: set the charge cap of the Slope Comp for LP, htmldesc: set the charge cap of the Slope Comp for LP, idx: 4475, offset: 4, otp_b0: 0, otp_a0: 428, otpreg_add: 2083, otpreg_ofs: 3}
OTP_WLED_SPARE_CFG5_2084: {name: SPARE_CFG5, inst_name: WLED, reg_name: WLED_BOOST_CFG_1, reg_addr: 26733, otp_owner: design, value: 0, bw: 4, desc: Spare bits for the cfg functionl signals, htmldesc: Spare bits for the cfg functionl signals, idx: 4476, offset: 6, otp_b0: 0, otp_a0: 428, otpreg_add: 2084, otpreg_ofs: 0}
OTP_WLED_SPARE_CFG2_2084: {name: SPARE_CFG2, inst_name: WLED, reg_name: WLED_BOOST_CFG_1, reg_addr: 26733, otp_owner: design, value: 0, bw: 2, desc: spare bits for the cfg functionl signals, htmldesc: spare bits for the cfg functionl signals, idx: 4477, offset: 10, otp_b0: 0, otp_a0: 428, otpreg_add: 2084, otpreg_ofs: 4}
OTP_WLED_SPARE_CFG1_2084: {name: SPARE_CFG1, inst_name: WLED, reg_name: WLED_BOOST_CFG_1, reg_addr: 26733, otp_owner: design, value: 0, bw: 2, desc: spare bits for the cfg functionl signals, htmldesc: spare bits for the cfg functionl signals, idx: 4478, offset: 12, otp_b0: 0, otp_a0: 428, otpreg_add: 2084, otpreg_ofs: 6}
OTP_WLED_CFG_SC_MIRR_TRIM_LP_2085: {name: CFG_SC_MIRR_TRIM_LP, inst_name: WLED, reg_name: WLED_BOOST_CFG_2, reg_addr: 26734, otp_owner: trim, value: 48, bw: 8, desc: trim the compensation slope current ramp for LP, htmldesc: trim the compensation slope current ramp for LP, idx: 4479, offset: 14, otp_b0: 0, otp_a0: 428, otpreg_add: 2085, otpreg_ofs: 0}
OTP_WLED_CFG_SC_OS_TRIM_LP_2086: {name: CFG_SC_OS_TRIM_LP, inst_name: WLED, reg_name: WLED_BOOST_CFG_3, reg_addr: 26735, otp_owner: trim, value: 48, bw: 8, desc: trim the compensation slope offset current for LP, htmldesc: trim the compensation slope offset current for LP, idx: 4480, offset: 22, otp_b0: 0, otp_a0: 428, otpreg_add: 2086, otpreg_ofs: 0}
OTP_WLED_CFG_DAC_REF_LP_TRIM_2087: {name: CFG_DAC_REF_LP_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_4, reg_addr: 26736, otp_owner: trim, value: 0, bw: 5, desc: trim the reference offset setting of the PWM comparator for LP, htmldesc: trim the reference offset setting of the PWM comparator for LP, idx: 4481, offset: 30, otp_b0: 0, otp_a0: 428, otpreg_add: 2087, otpreg_ofs: 0}
OTP_WLED_CFG_DAC_FB_LP_TRIM_2088: {name: CFG_DAC_FB_LP_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_5, reg_addr: 26737, otp_owner: trim, value: 0, bw: 5, desc: trim the feedback offset setting of the PWM comparator for LP, htmldesc: trim the feedback offset setting of the PWM comparator for LP, idx: 4482, offset: 3, otp_b0: 0, otp_a0: 429, otpreg_add: 2088, otpreg_ofs: 0}
OTP_WLED_CFG_OVC_EN_2089: {name: CFG_OVC_EN, inst_name: WLED, reg_name: WLED_BOOST_CFG_6, reg_addr: 26738, otp_owner: design, value: 1, bw: 1, desc: over current dedicated enable signal, htmldesc: over current dedicated enable signal, idx: 4483, offset: 8, otp_b0: 0, otp_a0: 429, otpreg_add: 2089, otpreg_ofs: 0}
OTP_WLED_CFG_OVC_LP_SEL_2089: {name: CFG_OVC_LP_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_6, reg_addr: 26738, otp_owner: design, value: 0, bw: 4, desc: set the OVC protection threshold for LP, htmldesc: set the OVC protection threshold for LP, idx: 4484, offset: 9, otp_b0: 0, otp_a0: 429, otpreg_add: 2089, otpreg_ofs: 1}
OTP_WLED_CFG_OVC_LP_TRIM_2090: {name: CFG_OVC_LP_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_7, reg_addr: 26739, otp_owner: trim, value: 0, bw: 5, desc: trim the OVC protection threshold for LP, htmldesc: trim the OVC protection threshold for LP, idx: 4485, offset: 13, otp_b0: 0, otp_a0: 429, otpreg_add: 2090, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_GAIN_LP_TRIM_2091: {name: CFG_IDEM_GAIN_LP_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_8, reg_addr: 26740, otp_owner: trim, value: 8, bw: 4, desc: trim the gain for LP CSA, htmldesc: trim the gain for LP CSA, idx: 4486, offset: 18, otp_b0: 0, otp_a0: 429, otpreg_add: 2091, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_OFFSET_LP_TRIM_2092: {name: CFG_IDEM_OFFSET_LP_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_9, reg_addr: 26741, otp_owner: trim, value: 8, bw: 4, desc: "trim the offset\_for LP CSA", htmldesc: "trim the offset\_for LP CSA", idx: 4487, offset: 22, otp_b0: 0, otp_a0: 429, otpreg_add: 2092, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_MAX_LP_TRIM_2093: {name: CFG_IDEM_MAX_LP_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_10, reg_addr: 26742, otp_owner: trim, value: 32, bw: 6, desc: trim MAX current for LP, htmldesc: trim MAX current for LP, idx: 4488, offset: 26, otp_b0: 0, otp_a0: 429, otpreg_add: 2093, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_M0P4_TRIM_2094: {name: CFG_IDEM_M0P4_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_11, reg_addr: 26743, otp_owner: trim, value: 32, bw: 6, desc: trim PFM ITH voltage level for LP, htmldesc: trim PFM ITH voltage level for LP, idx: 4489, offset: 0, otp_b0: 0, otp_a0: 430, otpreg_add: 2094, otpreg_ofs: 0}
OTP_WLED_CFG_SC_ICHRG_SEL_HP1_2095: {name: CFG_SC_ICHRG_SEL_HP1, inst_name: WLED, reg_name: WLED_BOOST_CFG_12, reg_addr: 26744, otp_owner: design, value: 4, bw: 3, desc: set the charge current of the Slope Comp for HP1, htmldesc: set the charge current of the Slope Comp for HP1, idx: 4490, offset: 6, otp_b0: 0, otp_a0: 430, otpreg_add: 2095, otpreg_ofs: 0}
OTP_WLED_CFG_SC_CAP_SEL_HP1_2095: {name: CFG_SC_CAP_SEL_HP1, inst_name: WLED, reg_name: WLED_BOOST_CFG_12, reg_addr: 26744, otp_owner: design, value: 1, bw: 2, desc: set the charge cap of the Slope Comp for HP1, htmldesc: set the charge cap of the Slope Comp for HP1, idx: 4491, offset: 9, otp_b0: 0, otp_a0: 430, otpreg_add: 2095, otpreg_ofs: 3}
OTP_WLED_SPARE_CFG0_2096: {name: SPARE_CFG0, inst_name: WLED, reg_name: WLED_BOOST_CFG_13, reg_addr: 26745, otp_owner: design, value: 0, bw: 8, desc: spare bits for the cfg functionl signals, htmldesc: spare bits for the cfg functionl signals, idx: 4492, offset: 11, otp_b0: 0, otp_a0: 430, otpreg_add: 2096, otpreg_ofs: 0}
OTP_WLED_CFG_SC_MIRR_TRIM_HP1_2097: {name: CFG_SC_MIRR_TRIM_HP1, inst_name: WLED, reg_name: WLED_BOOST_CFG_14, reg_addr: 26746, otp_owner: trim, value: 64, bw: 8, desc: trim the compensation slope current ramp for HP1, htmldesc: trim the compensation slope current ramp for HP1, idx: 4493, offset: 19, otp_b0: 0, otp_a0: 430, otpreg_add: 2097, otpreg_ofs: 0}
OTP_WLED_CFG_SC_OS_TRIM_HP1_2098: {name: CFG_SC_OS_TRIM_HP1, inst_name: WLED, reg_name: WLED_BOOST_CFG_15, reg_addr: 26747, otp_owner: trim, value: 64, bw: 8, desc: trim the compensation slope offset current for HP1, htmldesc: trim the compensation slope offset current for HP1, idx: 4494, offset: 27, otp_b0: 0, otp_a0: 430, otpreg_add: 2098, otpreg_ofs: 0}
OTP_WLED_SPARE_CFG3_2099: {name: SPARE_CFG3, inst_name: WLED, reg_name: WLED_BOOST_CFG_16, reg_addr: 26748, otp_owner: design, value: 0, bw: 8, desc: Spare bits for the cfg functionl signals, htmldesc: Spare bits for the cfg functionl signals, idx: 4495, offset: 3, otp_b0: 0, otp_a0: 431, otpreg_add: 2099, otpreg_ofs: 0}
OTP_WLED_CFG_DAC_REF_HP1_TRIM_2100: {name: CFG_DAC_REF_HP1_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_17, reg_addr: 26749, otp_owner: trim, value: 0, bw: 5, desc: trim the reference offset setting of the PWM comparator for HP1, htmldesc: trim the reference offset setting of the PWM comparator for HP1, idx: 4496, offset: 11, otp_b0: 0, otp_a0: 431, otpreg_add: 2100, otpreg_ofs: 0}
OTP_WLED_CFG_DAC_FB_HP1_TRIM_2101: {name: CFG_DAC_FB_HP1_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_18, reg_addr: 26750, otp_owner: trim, value: 0, bw: 5, desc: trim the feedback offset setting of the PWM comparator for HP1, htmldesc: trim the feedback offset setting of the PWM comparator for HP1, idx: 4497, offset: 16, otp_b0: 0, otp_a0: 431, otpreg_add: 2101, otpreg_ofs: 0}
OTP_WLED_CFG_OVC_HP1_SEL_2102: {name: CFG_OVC_HP1_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_19, reg_addr: 26751, otp_owner: design, value: 12, bw: 4, desc: set the OVC protection threshold for HP1, htmldesc: set the OVC protection threshold for HP1, idx: 4498, offset: 21, otp_b0: 0, otp_a0: 431, otpreg_add: 2102, otpreg_ofs: 0}
OTP_WLED_CFG_OVC_HP1_TRIM_2103: {name: CFG_OVC_HP1_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_20, reg_addr: 26752, otp_owner: trim, value: 0, bw: 5, desc: trim the OVC protection threshold for HP1, htmldesc: trim the OVC protection threshold for HP1, idx: 4499, offset: 25, otp_b0: 0, otp_a0: 431, otpreg_add: 2103, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_GAIN_HP1_TRIM_2104: {name: CFG_IDEM_GAIN_HP1_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_21, reg_addr: 26753, otp_owner: trim, value: 8, bw: 4, desc: trim the gain for HP1 CSA, htmldesc: trim the gain for HP1 CSA, idx: 4500, offset: 30, otp_b0: 0, otp_a0: 431, otpreg_add: 2104, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_OFFSET_HP1_TRIM_2105: {name: CFG_IDEM_OFFSET_HP1_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_22, reg_addr: 26754, otp_owner: trim, value: 8, bw: 4, desc: "trim the offset\_for HP1 CSA", htmldesc: "trim the offset\_for HP1 CSA", idx: 4501, offset: 2, otp_b0: 0, otp_a0: 432, otpreg_add: 2105, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_MAX_HP1_TRIM_2106: {name: CFG_IDEM_MAX_HP1_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_23, reg_addr: 26755, otp_owner: trim, value: 32, bw: 6, desc: trim MAX current for HP1, htmldesc: trim MAX current for HP1, idx: 4502, offset: 6, otp_b0: 0, otp_a0: 432, otpreg_add: 2106, otpreg_ofs: 0}
OTP_WLED_CFG_EN_PFM_MODE_2_2106: {name: CFG_EN_PFM_MODE_2, inst_name: WLED, reg_name: WLED_BOOST_CFG_23, reg_addr: 26755, otp_owner: design, value: 1, bw: 1, desc: enable f the PFM control mode with adaptive peak current, htmldesc: enable f the PFM control mode with adaptive peak current, idx: 4503, offset: 12, otp_b0: 0, otp_a0: 432, otpreg_add: 2106, otpreg_ofs: 6}
OTP_WLED_CFG_ITH_MIN_CLAMP_0V45_SEL_PFM2_2107: {name: CFG_ITH_MIN_CLAMP_0V45_SEL_PFM2, inst_name: WLED, reg_name: WLED_BOOST_CFG_24, reg_addr: 26756, otp_owner: design, value: 13, bw: 5, desc: ith_min_clamp value when pfm2 is enabled and the boost is in pfm. LSB=8mV@ITH =55mA@Iswitch., htmldesc: ith_min_clamp value when pfm2 is enabled and the boost is in pfm. LSB=8mV@ITH =55mA@Iswitch., idx: 4504, offset: 13, otp_b0: 0, otp_a0: 432, otpreg_add: 2107, otpreg_ofs: 0}
OTP_WLED_CFG_VREF_PFM_0V25_SEL_PFM2_2107: {name: CFG_VREF_PFM_0V25_SEL_PFM2, inst_name: WLED, reg_name: WLED_BOOST_CFG_24, reg_addr: 26756, otp_owner: design, value: 3, bw: 3, desc: vref_pfm_0v25 value in case pfm2 is enabled . LSB=16mV., htmldesc: vref_pfm_0v25 value in case pfm2 is enabled . LSB=16mV., idx: 4505, offset: 18, otp_b0: 0, otp_a0: 432, otpreg_add: 2107, otpreg_ofs: 5}
OTP_WLED_CFG_ITH_MIN_CLAMP_0V45_SEL_NON_PFM2_2108: {name: CFG_ITH_MIN_CLAMP_0V45_SEL_NON_PFM2, inst_name: WLED, reg_name: WLED_BOOST_CFG_25, reg_addr: 26757, otp_owner: design, value: 0, bw: 5, desc: ith_min_clamp value when pfm2 is not enabled. LSB=8mV@ITH =55mA@Iswitch., htmldesc: ith_min_clamp value when pfm2 is not enabled. LSB=8mV@ITH =55mA@Iswitch., idx: 4506, offset: 21, otp_b0: 0, otp_a0: 432, otpreg_add: 2108, otpreg_ofs: 0}
OTP_WLED_CFG_VREF_PFM_0V25_SEL_NON_PFM2_2108: {name: CFG_VREF_PFM_0V25_SEL_NON_PFM2, inst_name: WLED, reg_name: WLED_BOOST_CFG_25, reg_addr: 26757, otp_owner: design, value: 0, bw: 3, desc: vref_pfm_0v25 value in case pfm2 is not enabled. LSB=16mV., htmldesc: vref_pfm_0v25 value in case pfm2 is not enabled. LSB=16mV., idx: 4507, offset: 26, otp_b0: 0, otp_a0: 432, otpreg_add: 2108, otpreg_ofs: 5}
OTP_WLED_CFG_SC_ICHRG_SEL_HP2_2109: {name: CFG_SC_ICHRG_SEL_HP2, inst_name: WLED, reg_name: WLED_BOOST_CFG_27, reg_addr: 26759, otp_owner: design, value: 4, bw: 3, desc: set the charge current of the Slope Comp for HP2, htmldesc: set the charge current of the Slope Comp for HP2, idx: 4508, offset: 29, otp_b0: 0, otp_a0: 432, otpreg_add: 2109, otpreg_ofs: 0}
OTP_WLED_CFG_SC_CAP_SEL_HP2_2109: {name: CFG_SC_CAP_SEL_HP2, inst_name: WLED, reg_name: WLED_BOOST_CFG_27, reg_addr: 26759, otp_owner: design, value: 1, bw: 2, desc: set the charge cap of the Slope Comp for HP2, htmldesc: set the charge cap of the Slope Comp for HP2, idx: 4509, offset: 0, otp_b0: 0, otp_a0: 433, otpreg_add: 2109, otpreg_ofs: 3}
OTP_WLED_CFG_SC_MIRR_TRIM_HP2_2110: {name: CFG_SC_MIRR_TRIM_HP2, inst_name: WLED, reg_name: WLED_BOOST_CFG_28, reg_addr: 26760, otp_owner: trim, value: 64, bw: 8, desc: trim the compensation slope current ramp for HP2, htmldesc: trim the compensation slope current ramp for HP2, idx: 4510, offset: 2, otp_b0: 0, otp_a0: 433, otpreg_add: 2110, otpreg_ofs: 0}
OTP_WLED_CFG_SC_OS_TRIM_HP2_2111: {name: CFG_SC_OS_TRIM_HP2, inst_name: WLED, reg_name: WLED_BOOST_CFG_29, reg_addr: 26761, otp_owner: trim, value: 64, bw: 8, desc: trim the compensation slope offset current for HP2, htmldesc: trim the compensation slope offset current for HP2, idx: 4511, offset: 10, otp_b0: 0, otp_a0: 433, otpreg_add: 2111, otpreg_ofs: 0}
OTP_WLED_CFG_DAC_REF_HP2_TRIM_2112: {name: CFG_DAC_REF_HP2_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_30, reg_addr: 26762, otp_owner: trim, value: 0, bw: 5, desc: trim the reference offset setting of the PWM comparator for HP2, htmldesc: trim the reference offset setting of the PWM comparator for HP2, idx: 4512, offset: 18, otp_b0: 0, otp_a0: 433, otpreg_add: 2112, otpreg_ofs: 0}
OTP_WLED_CFG_DAC_FB_HP2_TRIM_2113: {name: CFG_DAC_FB_HP2_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_31, reg_addr: 26763, otp_owner: trim, value: 0, bw: 5, desc: trim the feedback offset setting of the PWM comparator for HP2, htmldesc: trim the feedback offset setting of the PWM comparator for HP2, idx: 4513, offset: 23, otp_b0: 0, otp_a0: 433, otpreg_add: 2113, otpreg_ofs: 0}
OTP_WLED_CFG_OVC_HP2_SEL_2114: {name: CFG_OVC_HP2_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_32, reg_addr: 26764, otp_owner: design, value: 12, bw: 4, desc: set the OVC protection threshold for HP2, htmldesc: set the OVC protection threshold for HP2, idx: 4514, offset: 28, otp_b0: 0, otp_a0: 433, otpreg_add: 2114, otpreg_ofs: 0}
OTP_WLED_CFG_OVC_HP2_TRIM_2115: {name: CFG_OVC_HP2_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_33, reg_addr: 26765, otp_owner: trim, value: 0, bw: 5, desc: trim the OVC protection threshold for HP2, htmldesc: trim the OVC protection threshold for HP2, idx: 4515, offset: 0, otp_b0: 0, otp_a0: 434, otpreg_add: 2115, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_GAIN_HP2_TRIM_2116: {name: CFG_IDEM_GAIN_HP2_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_34, reg_addr: 26766, otp_owner: trim, value: 8, bw: 4, desc: trim the gain for HP2 CSA, htmldesc: trim the gain for HP2 CSA, idx: 4516, offset: 5, otp_b0: 0, otp_a0: 434, otpreg_add: 2116, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_OFFSET_HP2_TRIM_2117: {name: CFG_IDEM_OFFSET_HP2_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_35, reg_addr: 26767, otp_owner: trim, value: 8, bw: 4, desc: "trim the offset\_for HP2 CSA", htmldesc: "trim the offset\_for HP2 CSA", idx: 4517, offset: 9, otp_b0: 0, otp_a0: 434, otpreg_add: 2117, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_MAX_HP2_TRIM_2118: {name: CFG_IDEM_MAX_HP2_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_36, reg_addr: 26768, otp_owner: trim, value: 32, bw: 6, desc: trim MAX current for HP2, htmldesc: trim MAX current for HP2, idx: 4518, offset: 13, otp_b0: 0, otp_a0: 434, otpreg_add: 2118, otpreg_ofs: 0}
OTP_WLED_SPARE_CFG4_2119: {name: SPARE_CFG4, inst_name: WLED, reg_name: WLED_BOOST_CFG_37, reg_addr: 26769, otp_owner: design, value: 0, bw: 8, desc: Spare bits for the cfg functionl signals, htmldesc: Spare bits for the cfg functionl signals, idx: 4519, offset: 19, otp_b0: 0, otp_a0: 434, otpreg_add: 2119, otpreg_ofs: 0}
OTP_WLED_CFG_REF_GM_GAIN_SEL_2120: {name: CFG_REF_GM_GAIN_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_38, reg_addr: 26770, otp_owner: design, value: 0, bw: 4, desc: control the transconductance gain of the EA, htmldesc: control the transconductance gain of the EA, idx: 4520, offset: 27, otp_b0: 0, otp_a0: 434, otpreg_add: 2120, otpreg_ofs: 0}
OTP_WLED_CFG_REF_GM_GAIN_TRIM_2120: {name: CFG_REF_GM_GAIN_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_38, reg_addr: 26770, otp_owner: trim, value: 0, bw: 3, desc: trim the transconductance gain of the EA, htmldesc: trim the transconductance gain of the EA, idx: 4521, offset: 31, otp_b0: 0, otp_a0: 434, otpreg_add: 2120, otpreg_ofs: 4}
OTP_WLED_CFG_ZERO_X_SEL_LP_2121: {name: CFG_ZERO_X_SEL_LP, inst_name: WLED, reg_name: WLED_BOOST_CFG_39, reg_addr: 26771, otp_owner: design, value: 0, bw: 2, desc: 'Select the LP PFM turn on with: 0 => zero_x, 1 => lx_fall, 2 => dtbi_pfm, 3 => tie_high', htmldesc: 'Select the LP PFM turn on with: 0 => zero_x, 1 => lx_fall, 2 => dtbi_pfm, 3 => tie_high', idx: 4522, offset: 2, otp_b0: 0, otp_a0: 435, otpreg_add: 2121, otpreg_ofs: 0}
OTP_WLED_CFG_ZERO_X_SEL_HP1_2121: {name: CFG_ZERO_X_SEL_HP1, inst_name: WLED, reg_name: WLED_BOOST_CFG_39, reg_addr: 26771, otp_owner: design, value: 0, bw: 2, desc: 'Select the HP1 PFM turn on with: 0 => zero_x, 1 => lx_fall, 2 => dtbi_pfm, 3 => tie_high', htmldesc: 'Select the HP1 PFM turn on with: 0 => zero_x, 1 => lx_fall, 2 => dtbi_pfm, 3 => tie_high', idx: 4523, offset: 4, otp_b0: 0, otp_a0: 435, otpreg_add: 2121, otpreg_ofs: 2}
OTP_WLED_CFG_ZERO_X_SEL_HP2_2121: {name: CFG_ZERO_X_SEL_HP2, inst_name: WLED, reg_name: WLED_BOOST_CFG_39, reg_addr: 26771, otp_owner: design, value: 0, bw: 2, desc: 'Select the HP2 PFM turn on with: 0 => zero_x, 1 => lx_fall, 2 => dtbi_pfm, 3 => tie_high', htmldesc: 'Select the HP2 PFM turn on with: 0 => zero_x, 1 => lx_fall, 2 => dtbi_pfm, 3 => tie_high', idx: 4524, offset: 6, otp_b0: 0, otp_a0: 435, otpreg_add: 2121, otpreg_ofs: 4}
OTP_WLED_CFG_PFM_TRIG_LP_2122: {name: CFG_PFM_TRIG_LP, inst_name: WLED, reg_name: WLED_BOOST_CFG_40, reg_addr: 26772, otp_owner: design, value: 0, bw: 2, desc: 'Select the LP zero_x threshold: 0 => highest threshold, 3 => lowest threshold', htmldesc: 'Select the LP zero_x threshold: 0 => highest threshold, 3 => lowest threshold', idx: 4525, offset: 8, otp_b0: 0, otp_a0: 435, otpreg_add: 2122, otpreg_ofs: 0}
OTP_WLED_CFG_PFM_TRIG_HP1_2122: {name: CFG_PFM_TRIG_HP1, inst_name: WLED, reg_name: WLED_BOOST_CFG_40, reg_addr: 26772, otp_owner: design, value: 0, bw: 2, desc: 'Select the HP1 zero_x threshold: 0 => highest threshold, 3 => lowest threshold', htmldesc: 'Select the HP1 zero_x threshold: 0 => highest threshold, 3 => lowest threshold', idx: 4526, offset: 10, otp_b0: 0, otp_a0: 435, otpreg_add: 2122, otpreg_ofs: 2}
OTP_WLED_CFG_PFM_TRIG_HP2_2122: {name: CFG_PFM_TRIG_HP2, inst_name: WLED, reg_name: WLED_BOOST_CFG_40, reg_addr: 26772, otp_owner: design, value: 0, bw: 2, desc: 'Select the HP2 zero_x threshold: 0 => highest threshold, 3 => lowest threshold', htmldesc: 'Select the HP2 zero_x threshold: 0 => highest threshold, 3 => lowest threshold', idx: 4527, offset: 12, otp_b0: 0, otp_a0: 435, otpreg_add: 2122, otpreg_ofs: 4}
OTP_WLED_CFG_OPEN_SHORT_UV_0V1_SEL_2123: {name: CFG_OPEN_SHORT_UV_0V1_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_41, reg_addr: 26773, otp_owner: design, value: 0, bw: 3, desc: programmability for the UV threshold of the Open/Short detection, htmldesc: programmability for the UV threshold of the Open/Short detection, idx: 4528, offset: 14, otp_b0: 0, otp_a0: 435, otpreg_add: 2123, otpreg_ofs: 5}
OTP_WLED_CFG_VREF_REG_0V25_TRIM_2124: {name: CFG_VREF_REG_0V25_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_42, reg_addr: 26774, otp_owner: trim, value: 0, bw: 5, desc: trim the reference voltage used for the loop regulation, htmldesc: trim the reference voltage used for the loop regulation, idx: 4529, offset: 17, otp_b0: 0, otp_a0: 435, otpreg_add: 2124, otpreg_ofs: 3}
OTP_WLED_CFG_OV_THR_SEL_2125: {name: CFG_OV_THR_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_43, reg_addr: 26775, otp_owner: design, value: 4, bw: 3, desc: programmability for the Over Voltage Protection threshold, htmldesc: programmability for the Over Voltage Protection threshold, idx: 4530, offset: 22, otp_b0: 0, otp_a0: 435, otpreg_add: 2125, otpreg_ofs: 0}
OTP_WLED_CFG_OV_0V5_TRIM_2125: {name: CFG_OV_0V5_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_43, reg_addr: 26775, otp_owner: trim, value: 0, bw: 3, desc: trim Over Voltage Protection threshold, htmldesc: trim Over Voltage Protection threshold, idx: 4531, offset: 25, otp_b0: 0, otp_a0: 435, otpreg_add: 2125, otpreg_ofs: 3}
OTP_WLED_CFG_OV_HYST_SEL_2125: {name: CFG_OV_HYST_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_43, reg_addr: 26775, otp_owner: design, value: 1, bw: 2, desc: programmability for the Hysteresis for the Over Voltage Protection, htmldesc: programmability for the Hysteresis for the Over Voltage Protection, idx: 4532, offset: 28, otp_b0: 0, otp_a0: 435, otpreg_add: 2125, otpreg_ofs: 6}
OTP_WLED_CFG_OV_EN_2126: {name: CFG_OV_EN, inst_name: WLED, reg_name: WLED_BOOST_CFG_44, reg_addr: 26776, otp_owner: design, value: 1, bw: 1, desc: over voltage dedicated enable signal., htmldesc: over voltage dedicated enable signal., idx: 4533, offset: 30, otp_b0: 0, otp_a0: 435, otpreg_add: 2126, otpreg_ofs: 0}
OTP_WLED_CFG_OVL_0V46_SEL_2126: {name: CFG_OVL_0V46_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_44, reg_addr: 26776, otp_owner: design, value: 1, bw: 2, desc: programmability for the OVL threshold, htmldesc: programmability for the OVL threshold, idx: 4534, offset: 31, otp_b0: 0, otp_a0: 435, otpreg_add: 2126, otpreg_ofs: 1}
OTP_WLED_CFG_OVL_0V46_TRIM_2126: {name: CFG_OVL_0V46_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_44, reg_addr: 26776, otp_owner: trim, value: 4, bw: 3, desc: trimming for the OVL threshold, htmldesc: trimming for the OVL threshold, idx: 4535, offset: 1, otp_b0: 0, otp_a0: 436, otpreg_add: 2126, otpreg_ofs: 3}
OTP_WLED_CFG_OVL_HYST_SEL_2126: {name: CFG_OVL_HYST_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_44, reg_addr: 26776, otp_owner: design, value: 1, bw: 2, desc: programmability for the Hysteresis for the Over Voltage Low detection, htmldesc: programmability for the Hysteresis for the Over Voltage Low detection, idx: 4536, offset: 4, otp_b0: 0, otp_a0: 436, otpreg_add: 2126, otpreg_ofs: 6}
OTP_WLED_CFG_THROTTLE_THR_SEL_2127: {name: CFG_THROTTLE_THR_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_45, reg_addr: 26777, otp_owner: design, value: 0, bw: 6, desc: programmability for the WLED Thorttling threshold, htmldesc: programmability for the WLED Thorttling threshold, idx: 4537, offset: 6, otp_b0: 0, otp_a0: 436, otpreg_add: 2127, otpreg_ofs: 0}
OTP_WLED_CFG_THROTTLE_THR_TRIM_2128: {name: CFG_THROTTLE_THR_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_46, reg_addr: 26778, otp_owner: trim, value: 0, bw: 4, desc: trim WLED Thorttling threshold, htmldesc: trim WLED Thorttling threshold, idx: 4538, offset: 12, otp_b0: 0, otp_a0: 436, otpreg_add: 2128, otpreg_ofs: 0}
OTP_WLED_CFG_DRV_TON_SEL_LP_2129: {name: CFG_DRV_TON_SEL_LP, inst_name: WLED, reg_name: WLED_BOOST_CFG_47, reg_addr: 26779, otp_owner: design, value: 2, bw: 2, desc: driver programmability for the switch on time in LP phase, htmldesc: driver programmability for the switch on time in LP phase, idx: 4539, offset: 16, otp_b0: 0, otp_a0: 436, otpreg_add: 2129, otpreg_ofs: 0}
OTP_WLED_CFG_DRV_TOFF_SEL_LP_2129: {name: CFG_DRV_TOFF_SEL_LP, inst_name: WLED, reg_name: WLED_BOOST_CFG_47, reg_addr: 26779, otp_owner: design, value: 0, bw: 2, desc: driver programmability for the switch off time in LP phase, htmldesc: driver programmability for the switch off time in LP phase, idx: 4540, offset: 18, otp_b0: 0, otp_a0: 436, otpreg_add: 2129, otpreg_ofs: 2}
OTP_WLED_CFG_DRV_DET_TRIM_LP_2129: {name: CFG_DRV_DET_TRIM_LP, inst_name: WLED, reg_name: WLED_BOOST_CFG_47, reg_addr: 26779, otp_owner: design, value: 1, bw: 4, desc: driver trimming/programmability for the HB mechanism of LP, htmldesc: driver trimming/programmability for the HB mechanism of LP, idx: 4541, offset: 20, otp_b0: 0, otp_a0: 436, otpreg_add: 2129, otpreg_ofs: 4}
OTP_WLED_CFG_DRV_HB_EN_LP_2130: {name: CFG_DRV_HB_EN_LP, inst_name: WLED, reg_name: WLED_BOOST_CFG_48, reg_addr: 26780, otp_owner: design, value: 0, bw: 1, desc: enable of the HB mechanims in LP phase, htmldesc: enable of the HB mechanims in LP phase, idx: 4542, offset: 24, otp_b0: 0, otp_a0: 436, otpreg_add: 2130, otpreg_ofs: 0}
OTP_WLED_CFG_DRV_TON_SEL_HP1_2131: {name: CFG_DRV_TON_SEL_HP1, inst_name: WLED, reg_name: WLED_BOOST_CFG_49, reg_addr: 26781, otp_owner: design, value: 2, bw: 2, desc: driver programmability for the switch on time in HP1 phase, htmldesc: driver programmability for the switch on time in HP1 phase, idx: 4543, offset: 25, otp_b0: 0, otp_a0: 436, otpreg_add: 2131, otpreg_ofs: 0}
OTP_WLED_CFG_DRV_TOFF_SEL_HP1_2131: {name: CFG_DRV_TOFF_SEL_HP1, inst_name: WLED, reg_name: WLED_BOOST_CFG_49, reg_addr: 26781, otp_owner: design, value: 0, bw: 2, desc: driver programmability for the switch off time in HP1 phase, htmldesc: driver programmability for the switch off time in HP1 phase, idx: 4544, offset: 27, otp_b0: 0, otp_a0: 436, otpreg_add: 2131, otpreg_ofs: 2}
OTP_WLED_CFG_DRV_DET_TRIM_HP1_2131: {name: CFG_DRV_DET_TRIM_HP1, inst_name: WLED, reg_name: WLED_BOOST_CFG_49, reg_addr: 26781, otp_owner: design, value: 2, bw: 4, desc: driver trimming/programmability for the HB mechanism of HP1, htmldesc: driver trimming/programmability for the HB mechanism of HP1, idx: 4545, offset: 29, otp_b0: 0, otp_a0: 436, otpreg_add: 2131, otpreg_ofs: 4}
OTP_WLED_CFG_DRV_HB_EN_HP1_2132: {name: CFG_DRV_HB_EN_HP1, inst_name: WLED, reg_name: WLED_BOOST_CFG_50, reg_addr: 26782, otp_owner: design, value: 0, bw: 1, desc: enable of the HB mechanims in HP1 phase, htmldesc: enable of the HB mechanims in HP1 phase, idx: 4546, offset: 1, otp_b0: 0, otp_a0: 437, otpreg_add: 2132, otpreg_ofs: 0}
OTP_WLED_CFG_DRV_TON_SEL_HP2_2133: {name: CFG_DRV_TON_SEL_HP2, inst_name: WLED, reg_name: WLED_BOOST_CFG_51, reg_addr: 26783, otp_owner: design, value: 2, bw: 2, desc: driver programmability for the switch on time in HP2 phase, htmldesc: driver programmability for the switch on time in HP2 phase, idx: 4547, offset: 2, otp_b0: 0, otp_a0: 437, otpreg_add: 2133, otpreg_ofs: 0}
OTP_WLED_CFG_DRV_TOFF_SEL_HP2_2133: {name: CFG_DRV_TOFF_SEL_HP2, inst_name: WLED, reg_name: WLED_BOOST_CFG_51, reg_addr: 26783, otp_owner: design, value: 0, bw: 2, desc: driver programmability for the switch off time in HP2 phase, htmldesc: driver programmability for the switch off time in HP2 phase, idx: 4548, offset: 4, otp_b0: 0, otp_a0: 437, otpreg_add: 2133, otpreg_ofs: 2}
OTP_WLED_CFG_DRV_DET_TRIM_HP2_2133: {name: CFG_DRV_DET_TRIM_HP2, inst_name: WLED, reg_name: WLED_BOOST_CFG_51, reg_addr: 26783, otp_owner: design, value: 2, bw: 4, desc: driver trimming/programmability for the HB mechanism of HP2, htmldesc: driver trimming/programmability for the HB mechanism of HP2, idx: 4549, offset: 6, otp_b0: 0, otp_a0: 437, otpreg_add: 2133, otpreg_ofs: 4}
OTP_WLED_CFG_DRV_HB_EN_HP2_2134: {name: CFG_DRV_HB_EN_HP2, inst_name: WLED, reg_name: WLED_BOOST_CFG_52, reg_addr: 26784, otp_owner: design, value: 0, bw: 1, desc: enable of the HB mechanims in HP2 phase, htmldesc: enable of the HB mechanims in HP2 phase, idx: 4550, offset: 10, otp_b0: 0, otp_a0: 437, otpreg_add: 2134, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_PFM_IPEAK_LP_TRIM_2135: {name: CFG_IDEM_PFM_IPEAK_LP_TRIM, inst_name: WLED, reg_name: WLED_BOOST_CFG_53, reg_addr: 26785, otp_owner: trim, value: 8, bw: 4, desc: trim the PFM switch peak current for LP, htmldesc: trim the PFM switch peak current for LP, idx: 4551, offset: 11, otp_b0: 0, otp_a0: 437, otpreg_add: 2135, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_MAX_LP_SEL_2136: {name: CFG_IDEM_MAX_LP_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_54, reg_addr: 26786, otp_owner: design, value: 1, bw: 4, desc: programmability for the maximum switch current limit LP, htmldesc: programmability for the maximum switch current limit LP, idx: 4552, offset: 15, otp_b0: 0, otp_a0: 437, otpreg_add: 2136, otpreg_ofs: 0}
OTP_WLED_CFG_IDEM_MAX_HP1_SEL_2136: {name: CFG_IDEM_MAX_HP1_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_54, reg_addr: 26786, otp_owner: design, value: 5, bw: 4, desc: programmability for the maximum switch current limit HP1, htmldesc: programmability for the maximum switch current limit HP1, idx: 4553, offset: 19, otp_b0: 0, otp_a0: 437, otpreg_add: 2136, otpreg_ofs: 4}
OTP_WLED_CFG_IDEM_MAX_HP2_SEL_2137: {name: CFG_IDEM_MAX_HP2_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_55, reg_addr: 26787, otp_owner: design, value: 5, bw: 4, desc: programmability for the maximum switch current limit HP2, htmldesc: programmability for the maximum switch current limit HP2, idx: 4554, offset: 23, otp_b0: 0, otp_a0: 437, otpreg_add: 2137, otpreg_ofs: 0}
OTP_WLED_CFG_OC_DLY1_LP_SEL_2138: {name: CFG_OC_DLY1_LP_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_56, reg_addr: 26788, otp_owner: design, value: 0, bw: 2, desc: LP OC comp delay 1 selection (used to negerate blanking time), htmldesc: LP OC comp delay 1 selection (used to negerate blanking time), idx: 4555, offset: 27, otp_b0: 0, otp_a0: 437, otpreg_add: 2138, otpreg_ofs: 0}
OTP_WLED_CFG_OC_DLY2_LP_SEL_2138: {name: CFG_OC_DLY2_LP_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_56, reg_addr: 26788, otp_owner: design, value: 0, bw: 2, desc: LP OC comp delay 2 selection (used to negerate blanking time), htmldesc: LP OC comp delay 2 selection (used to negerate blanking time), idx: 4556, offset: 29, otp_b0: 0, otp_a0: 437, otpreg_add: 2138, otpreg_ofs: 2}
OTP_WLED_CFG_PWM_DLY1_HP_SEL_2138: {name: CFG_PWM_DLY1_HP_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_56, reg_addr: 26788, otp_owner: design, value: 0, bw: 2, desc: HP1/HP2 PWM comp delay 1 selection (used to negerate blanking time), htmldesc: HP1/HP2 PWM comp delay 1 selection (used to negerate blanking time), idx: 4557, offset: 31, otp_b0: 0, otp_a0: 437, otpreg_add: 2138, otpreg_ofs: 4}
OTP_WLED_CFG_OC_DLY2_HP_SEL_2138: {name: CFG_OC_DLY2_HP_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_56, reg_addr: 26788, otp_owner: design, value: 0, bw: 2, desc: HP1/HP2 OC comp delay 2 selection (used to negerate blanking time), htmldesc: HP1/HP2 OC comp delay 2 selection (used to negerate blanking time), idx: 4558, offset: 1, otp_b0: 0, otp_a0: 438, otpreg_add: 2138, otpreg_ofs: 6}
OTP_WLED_CFG_PWM_DLY1_LP_SEL_2139: {name: CFG_PWM_DLY1_LP_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_57, reg_addr: 26789, otp_owner: design, value: 0, bw: 2, desc: LP PWM comp delay 1 selection (used to negerate blanking time), htmldesc: LP PWM comp delay 1 selection (used to negerate blanking time), idx: 4559, offset: 3, otp_b0: 0, otp_a0: 438, otpreg_add: 2139, otpreg_ofs: 0}
OTP_WLED_CFG_PWM_DLY2_LP_SEL_2139: {name: CFG_PWM_DLY2_LP_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_57, reg_addr: 26789, otp_owner: design, value: 0, bw: 2, desc: LP PWM comp delay 2 selection (used to negerate blanking time), htmldesc: LP PWM comp delay 2 selection (used to negerate blanking time), idx: 4560, offset: 5, otp_b0: 0, otp_a0: 438, otpreg_add: 2139, otpreg_ofs: 2}
OTP_WLED_CFG_OC_DLY1_HP_SEL_2139: {name: CFG_OC_DLY1_HP_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_57, reg_addr: 26789, otp_owner: design, value: 0, bw: 2, desc: HP1/HP2 OC comp delay 1 selection (used to negerate blanking time), htmldesc: HP1/HP2 OC comp delay 1 selection (used to negerate blanking time), idx: 4561, offset: 7, otp_b0: 0, otp_a0: 438, otpreg_add: 2139, otpreg_ofs: 4}
OTP_WLED_CFG_PWM_DLY2_HP_SEL_2139: {name: CFG_PWM_DLY2_HP_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_57, reg_addr: 26789, otp_owner: design, value: 0, bw: 2, desc: HP1/HP2 PWM comp delay 2 selection (used to negerate blanking time), htmldesc: HP1/HP2 PWM comp delay 2 selection (used to negerate blanking time), idx: 4562, offset: 9, otp_b0: 0, otp_a0: 438, otpreg_add: 2139, otpreg_ofs: 6}
OTP_WLED_CFG_THROTTLE_HYST_SEL_2140: {name: CFG_THROTTLE_HYST_SEL, inst_name: WLED, reg_name: WLED_BOOST_CFG_58, reg_addr: 26790, otp_owner: design, value: 0, bw: 4, desc: programmability for the Hysteresis for the Throttle Comparator, htmldesc: programmability for the Hysteresis for the Throttle Comparator, idx: 4563, offset: 11, otp_b0: 0, otp_a0: 438, otpreg_add: 2140, otpreg_ofs: 0}
OTP_WLED_EN_PFM_HYST_2140: {name: EN_PFM_HYST, inst_name: WLED, reg_name: WLED_BOOST_CFG_58, reg_addr: 26790, otp_owner: design, value: 1, bw: 1, desc: Enable for the hysteresis of the PFM comparator, htmldesc: Enable for the hysteresis of the PFM comparator, idx: 4564, offset: 15, otp_b0: 0, otp_a0: 438, otpreg_add: 2140, otpreg_ofs: 7}
OTP_WLED_CFG_UV_HYS_2141: {name: CFG_UV_HYS, inst_name: WLED, reg_name: WLED_IDAC_MAIN_CFG_0, reg_addr: 26804, otp_owner: design, value: 0, bw: 2, desc: set the hysteresis for the Open/Short UV comparator, htmldesc: set the hysteresis for the Open/Short UV comparator, idx: 4565, offset: 16, otp_b0: 0, otp_a0: 438, otpreg_add: 2141, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2142: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_MAIN_CFG_1, reg_addr: 26805, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4566, offset: 18, otp_b0: 0, otp_a0: 438, otpreg_add: 2142, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2143: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_MAIN_CFG_2, reg_addr: 26806, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4567, offset: 23, otp_b0: 0, otp_a0: 438, otpreg_add: 2143, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2144: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_MAIN_CFG_3, reg_addr: 26807, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4568, offset: 27, otp_b0: 0, otp_a0: 438, otpreg_add: 2144, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2145: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_MAIN_CFG_4, reg_addr: 26808, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4569, offset: 30, otp_b0: 0, otp_a0: 438, otpreg_add: 2145, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2146: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_MAIN_CFG_5, reg_addr: 26809, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4570, offset: 1, otp_b0: 0, otp_a0: 439, otpreg_add: 2146, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2147: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_MAIN_CFG_6, reg_addr: 26810, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4571, offset: 4, otp_b0: 0, otp_a0: 439, otpreg_add: 2147, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2148: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_MAIN_CFG_7, reg_addr: 26811, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4572, offset: 7, otp_b0: 0, otp_a0: 439, otpreg_add: 2148, otpreg_ofs: 0}
OTP_WLED_OTP_SPARE0_2149: {name: OTP_SPARE0, inst_name: WLED, reg_name: WLED_IDAC_MAIN_SPARE_0, reg_addr: 26814, otp_owner: design, value: 0, bw: 1, desc: autozero disable signal., htmldesc: autozero disable signal., idx: 4573, offset: 10, otp_b0: 0, otp_a0: 439, otpreg_add: 2149, otpreg_ofs: 0}
OTP_WLED_OTP_SPARE1_2150: {name: OTP_SPARE1, inst_name: WLED, reg_name: WLED_IDAC_MAIN_SPARE_1, reg_addr: 26815, otp_owner: design, value: 0, bw: 1, desc: enable switches for the connection of AZ comparators used in trimming, htmldesc: enable switches for the connection of AZ comparators used in trimming, idx: 4574, offset: 11, otp_b0: 0, otp_a0: 439, otpreg_add: 2150, otpreg_ofs: 0}
OTP_WLED_OTP_SPARE2_2150: {name: OTP_SPARE2, inst_name: WLED, reg_name: WLED_IDAC_MAIN_SPARE_1, reg_addr: 26815, otp_owner: design, value: 0, bw: 3, desc: enable signals for the three AZ comparators used for trimming of the IDAC, htmldesc: enable signals for the three AZ comparators used for trimming of the IDAC, idx: 4575, offset: 12, otp_b0: 0, otp_a0: 439, otpreg_add: 2150, otpreg_ofs: 1}
OTP_WLED_OTP_SPARE3_2151: {name: OTP_SPARE3, inst_name: WLED, reg_name: WLED_IDAC_MAIN_SPARE_2, reg_addr: 26816, otp_owner: design, value: 0, bw: 8, desc: spare config register 1, htmldesc: spare config register 1, idx: 4576, offset: 15, otp_b0: 0, otp_a0: 439, otpreg_add: 2151, otpreg_ofs: 0}
OTP_WLED_OTP_SPARE4_2152: {name: OTP_SPARE4, inst_name: WLED, reg_name: WLED_IDAC_MAIN_SPARE_3, reg_addr: 26817, otp_owner: design, value: 0, bw: 8, desc: spare config register 2, htmldesc: spare config register 2, idx: 4577, offset: 23, otp_b0: 0, otp_a0: 439, otpreg_add: 2152, otpreg_ofs: 0}
OTP_WLED_OTP_SPARE5_2153: {name: OTP_SPARE5, inst_name: WLED, reg_name: WLED_IDAC_MAIN_SPARE_4, reg_addr: 26818, otp_owner: design, value: 0, bw: 8, desc: spare config register 3, htmldesc: spare config register 3, idx: 4578, offset: 31, otp_b0: 0, otp_a0: 439, otpreg_add: 2153, otpreg_ofs: 0}
OTP_WLED_OTP_SPARE6_2154: {name: OTP_SPARE6, inst_name: WLED, reg_name: WLED_IDAC_MAIN_SPARE_5, reg_addr: 26819, otp_owner: design, value: 0, bw: 8, desc: spare config register 4, htmldesc: spare config register 4, idx: 4579, offset: 7, otp_b0: 0, otp_a0: 440, otpreg_add: 2154, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2155: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_1_CFG_0, reg_addr: 26820, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4580, offset: 15, otp_b0: 0, otp_a0: 440, otpreg_add: 2155, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2156: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_1_CFG_1, reg_addr: 26821, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4581, offset: 20, otp_b0: 0, otp_a0: 440, otpreg_add: 2156, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2157: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_1_CFG_2, reg_addr: 26822, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4582, offset: 24, otp_b0: 0, otp_a0: 440, otpreg_add: 2157, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2158: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_1_CFG_3, reg_addr: 26823, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4583, offset: 27, otp_b0: 0, otp_a0: 440, otpreg_add: 2158, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2159: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_1_CFG_4, reg_addr: 26824, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4584, offset: 30, otp_b0: 0, otp_a0: 440, otpreg_add: 2159, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2160: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_1_CFG_5, reg_addr: 26825, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4585, offset: 1, otp_b0: 0, otp_a0: 441, otpreg_add: 2160, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2161: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_1_CFG_6, reg_addr: 26826, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4586, offset: 4, otp_b0: 0, otp_a0: 441, otpreg_add: 2161, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2162: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_2_CFG_0, reg_addr: 26828, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4587, offset: 7, otp_b0: 0, otp_a0: 441, otpreg_add: 2162, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2163: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_2_CFG_1, reg_addr: 26829, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4588, offset: 12, otp_b0: 0, otp_a0: 441, otpreg_add: 2163, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2164: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_2_CFG_2, reg_addr: 26830, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4589, offset: 16, otp_b0: 0, otp_a0: 441, otpreg_add: 2164, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2165: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_2_CFG_3, reg_addr: 26831, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4590, offset: 19, otp_b0: 0, otp_a0: 441, otpreg_add: 2165, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2166: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_2_CFG_4, reg_addr: 26832, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4591, offset: 22, otp_b0: 0, otp_a0: 441, otpreg_add: 2166, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2167: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_2_CFG_5, reg_addr: 26833, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4592, offset: 25, otp_b0: 0, otp_a0: 441, otpreg_add: 2167, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2168: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_2_CFG_6, reg_addr: 26834, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4593, offset: 28, otp_b0: 0, otp_a0: 441, otpreg_add: 2168, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2169: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_3_CFG_0, reg_addr: 26836, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4594, offset: 31, otp_b0: 0, otp_a0: 441, otpreg_add: 2169, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2170: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_3_CFG_1, reg_addr: 26837, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4595, offset: 4, otp_b0: 0, otp_a0: 442, otpreg_add: 2170, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2171: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_3_CFG_2, reg_addr: 26838, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4596, offset: 8, otp_b0: 0, otp_a0: 442, otpreg_add: 2171, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2172: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_3_CFG_3, reg_addr: 26839, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4597, offset: 11, otp_b0: 0, otp_a0: 442, otpreg_add: 2172, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2173: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_3_CFG_4, reg_addr: 26840, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4598, offset: 14, otp_b0: 0, otp_a0: 442, otpreg_add: 2173, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2174: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_3_CFG_5, reg_addr: 26841, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4599, offset: 17, otp_b0: 0, otp_a0: 442, otpreg_add: 2174, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2175: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_3_CFG_6, reg_addr: 26842, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4600, offset: 20, otp_b0: 0, otp_a0: 442, otpreg_add: 2175, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2176: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_4_CFG_0, reg_addr: 26844, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4601, offset: 23, otp_b0: 0, otp_a0: 442, otpreg_add: 2176, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2177: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_4_CFG_1, reg_addr: 26845, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4602, offset: 28, otp_b0: 0, otp_a0: 442, otpreg_add: 2177, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2178: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_4_CFG_2, reg_addr: 26846, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4603, offset: 0, otp_b0: 0, otp_a0: 443, otpreg_add: 2178, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2179: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_4_CFG_3, reg_addr: 26847, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4604, offset: 3, otp_b0: 0, otp_a0: 443, otpreg_add: 2179, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2180: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_4_CFG_4, reg_addr: 26848, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4605, offset: 6, otp_b0: 0, otp_a0: 443, otpreg_add: 2180, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2181: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_4_CFG_5, reg_addr: 26849, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4606, offset: 9, otp_b0: 0, otp_a0: 443, otpreg_add: 2181, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2182: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_4_CFG_6, reg_addr: 26850, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4607, offset: 12, otp_b0: 0, otp_a0: 443, otpreg_add: 2182, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2183: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_5_CFG_0, reg_addr: 26852, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4608, offset: 15, otp_b0: 0, otp_a0: 443, otpreg_add: 2183, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2184: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_5_CFG_1, reg_addr: 26853, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4609, offset: 20, otp_b0: 0, otp_a0: 443, otpreg_add: 2184, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2185: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_5_CFG_2, reg_addr: 26854, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4610, offset: 24, otp_b0: 0, otp_a0: 443, otpreg_add: 2185, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2186: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_5_CFG_3, reg_addr: 26855, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4611, offset: 27, otp_b0: 0, otp_a0: 443, otpreg_add: 2186, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2187: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_5_CFG_4, reg_addr: 26856, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4612, offset: 30, otp_b0: 0, otp_a0: 443, otpreg_add: 2187, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2188: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_5_CFG_5, reg_addr: 26857, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4613, offset: 1, otp_b0: 0, otp_a0: 444, otpreg_add: 2188, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2189: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_5_CFG_6, reg_addr: 26858, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4614, offset: 4, otp_b0: 0, otp_a0: 444, otpreg_add: 2189, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2190: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_6_CFG_0, reg_addr: 26860, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4615, offset: 7, otp_b0: 0, otp_a0: 444, otpreg_add: 2190, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2191: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_6_CFG_1, reg_addr: 26861, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4616, offset: 12, otp_b0: 0, otp_a0: 444, otpreg_add: 2191, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2192: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_6_CFG_2, reg_addr: 26862, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4617, offset: 16, otp_b0: 0, otp_a0: 444, otpreg_add: 2192, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2193: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_6_CFG_3, reg_addr: 26863, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4618, offset: 19, otp_b0: 0, otp_a0: 444, otpreg_add: 2193, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2194: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_6_CFG_4, reg_addr: 26864, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4619, offset: 22, otp_b0: 0, otp_a0: 444, otpreg_add: 2194, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2195: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_6_CFG_5, reg_addr: 26865, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4620, offset: 25, otp_b0: 0, otp_a0: 444, otpreg_add: 2195, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2196: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_6_CFG_6, reg_addr: 26866, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4621, offset: 28, otp_b0: 0, otp_a0: 444, otpreg_add: 2196, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2197: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_7_CFG_0, reg_addr: 26868, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4622, offset: 31, otp_b0: 0, otp_a0: 444, otpreg_add: 2197, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2198: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_7_CFG_1, reg_addr: 26869, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4623, offset: 4, otp_b0: 0, otp_a0: 445, otpreg_add: 2198, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2199: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_7_CFG_2, reg_addr: 26870, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4624, offset: 8, otp_b0: 0, otp_a0: 445, otpreg_add: 2199, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2200: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_7_CFG_3, reg_addr: 26871, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4625, offset: 11, otp_b0: 0, otp_a0: 445, otpreg_add: 2200, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2201: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_7_CFG_4, reg_addr: 26872, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4626, offset: 14, otp_b0: 0, otp_a0: 445, otpreg_add: 2201, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2202: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_7_CFG_5, reg_addr: 26873, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4627, offset: 17, otp_b0: 0, otp_a0: 445, otpreg_add: 2202, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2203: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_7_CFG_6, reg_addr: 26874, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4628, offset: 20, otp_b0: 0, otp_a0: 445, otpreg_add: 2203, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2204: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_8_CFG_0, reg_addr: 26876, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4629, offset: 23, otp_b0: 0, otp_a0: 445, otpreg_add: 2204, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2205: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_8_CFG_1, reg_addr: 26877, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4630, offset: 28, otp_b0: 0, otp_a0: 445, otpreg_add: 2205, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2206: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_8_CFG_2, reg_addr: 26878, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4631, offset: 0, otp_b0: 0, otp_a0: 446, otpreg_add: 2206, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2207: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_8_CFG_3, reg_addr: 26879, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4632, offset: 3, otp_b0: 0, otp_a0: 446, otpreg_add: 2207, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2208: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_8_CFG_4, reg_addr: 26880, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4633, offset: 6, otp_b0: 0, otp_a0: 446, otpreg_add: 2208, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2209: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_8_CFG_5, reg_addr: 26881, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4634, offset: 9, otp_b0: 0, otp_a0: 446, otpreg_add: 2209, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2210: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_8_CFG_6, reg_addr: 26882, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4635, offset: 12, otp_b0: 0, otp_a0: 446, otpreg_add: 2210, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2211: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_9_CFG_0, reg_addr: 26884, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4636, offset: 15, otp_b0: 0, otp_a0: 446, otpreg_add: 2211, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2212: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_9_CFG_1, reg_addr: 26885, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4637, offset: 20, otp_b0: 0, otp_a0: 446, otpreg_add: 2212, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2213: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_9_CFG_2, reg_addr: 26886, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4638, offset: 24, otp_b0: 0, otp_a0: 446, otpreg_add: 2213, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2214: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_9_CFG_3, reg_addr: 26887, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4639, offset: 27, otp_b0: 0, otp_a0: 446, otpreg_add: 2214, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2215: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_9_CFG_4, reg_addr: 26888, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4640, offset: 30, otp_b0: 0, otp_a0: 446, otpreg_add: 2215, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2216: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_9_CFG_5, reg_addr: 26889, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4641, offset: 1, otp_b0: 0, otp_a0: 447, otpreg_add: 2216, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2217: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_9_CFG_6, reg_addr: 26890, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4642, offset: 4, otp_b0: 0, otp_a0: 447, otpreg_add: 2217, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2218: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_10_CFG_0, reg_addr: 26892, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4643, offset: 7, otp_b0: 0, otp_a0: 447, otpreg_add: 2218, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2219: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_10_CFG_1, reg_addr: 26893, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4644, offset: 12, otp_b0: 0, otp_a0: 447, otpreg_add: 2219, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2220: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_10_CFG_2, reg_addr: 26894, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4645, offset: 16, otp_b0: 0, otp_a0: 447, otpreg_add: 2220, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2221: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_10_CFG_3, reg_addr: 26895, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4646, offset: 19, otp_b0: 0, otp_a0: 447, otpreg_add: 2221, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2222: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_10_CFG_4, reg_addr: 26896, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4647, offset: 22, otp_b0: 0, otp_a0: 447, otpreg_add: 2222, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2223: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_10_CFG_5, reg_addr: 26897, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4648, offset: 25, otp_b0: 0, otp_a0: 447, otpreg_add: 2223, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2224: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_10_CFG_6, reg_addr: 26898, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4649, offset: 28, otp_b0: 0, otp_a0: 447, otpreg_add: 2224, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2225: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_11_CFG_0, reg_addr: 26900, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4650, offset: 31, otp_b0: 0, otp_a0: 447, otpreg_add: 2225, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2226: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_11_CFG_1, reg_addr: 26901, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4651, offset: 4, otp_b0: 0, otp_a0: 448, otpreg_add: 2226, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2227: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_11_CFG_2, reg_addr: 26902, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4652, offset: 8, otp_b0: 0, otp_a0: 448, otpreg_add: 2227, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2228: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_11_CFG_3, reg_addr: 26903, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4653, offset: 11, otp_b0: 0, otp_a0: 448, otpreg_add: 2228, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2229: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_11_CFG_4, reg_addr: 26904, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4654, offset: 14, otp_b0: 0, otp_a0: 448, otpreg_add: 2229, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2230: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_11_CFG_5, reg_addr: 26905, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4655, offset: 17, otp_b0: 0, otp_a0: 448, otpreg_add: 2230, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2231: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_11_CFG_6, reg_addr: 26906, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4656, offset: 20, otp_b0: 0, otp_a0: 448, otpreg_add: 2231, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2232: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_12_CFG_0, reg_addr: 26908, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4657, offset: 23, otp_b0: 0, otp_a0: 448, otpreg_add: 2232, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2233: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_12_CFG_1, reg_addr: 26909, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4658, offset: 28, otp_b0: 0, otp_a0: 448, otpreg_add: 2233, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2234: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_12_CFG_2, reg_addr: 26910, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4659, offset: 0, otp_b0: 0, otp_a0: 449, otpreg_add: 2234, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2235: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_12_CFG_3, reg_addr: 26911, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4660, offset: 3, otp_b0: 0, otp_a0: 449, otpreg_add: 2235, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2236: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_12_CFG_4, reg_addr: 26912, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4661, offset: 6, otp_b0: 0, otp_a0: 449, otpreg_add: 2236, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2237: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_12_CFG_5, reg_addr: 26913, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4662, offset: 9, otp_b0: 0, otp_a0: 449, otpreg_add: 2237, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2238: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_12_CFG_6, reg_addr: 26914, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4663, offset: 12, otp_b0: 0, otp_a0: 449, otpreg_add: 2238, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2239: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_13_CFG_0, reg_addr: 26916, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4664, offset: 15, otp_b0: 0, otp_a0: 449, otpreg_add: 2239, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2240: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_13_CFG_1, reg_addr: 26917, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4665, offset: 20, otp_b0: 0, otp_a0: 449, otpreg_add: 2240, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2241: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_13_CFG_2, reg_addr: 26918, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4666, offset: 24, otp_b0: 0, otp_a0: 449, otpreg_add: 2241, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2242: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_13_CFG_3, reg_addr: 26919, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4667, offset: 27, otp_b0: 0, otp_a0: 449, otpreg_add: 2242, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2243: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_13_CFG_4, reg_addr: 26920, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4668, offset: 30, otp_b0: 0, otp_a0: 449, otpreg_add: 2243, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2244: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_13_CFG_5, reg_addr: 26921, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4669, offset: 1, otp_b0: 0, otp_a0: 450, otpreg_add: 2244, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2245: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_13_CFG_6, reg_addr: 26922, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4670, offset: 4, otp_b0: 0, otp_a0: 450, otpreg_add: 2245, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2246: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_14_CFG_0, reg_addr: 26924, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4671, offset: 7, otp_b0: 0, otp_a0: 450, otpreg_add: 2246, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2247: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_14_CFG_1, reg_addr: 26925, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4672, offset: 12, otp_b0: 0, otp_a0: 450, otpreg_add: 2247, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2248: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_14_CFG_2, reg_addr: 26926, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4673, offset: 16, otp_b0: 0, otp_a0: 450, otpreg_add: 2248, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2249: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_14_CFG_3, reg_addr: 26927, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4674, offset: 19, otp_b0: 0, otp_a0: 450, otpreg_add: 2249, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2250: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_14_CFG_4, reg_addr: 26928, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4675, offset: 22, otp_b0: 0, otp_a0: 450, otpreg_add: 2250, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2251: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_14_CFG_5, reg_addr: 26929, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4676, offset: 25, otp_b0: 0, otp_a0: 450, otpreg_add: 2251, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2252: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_14_CFG_6, reg_addr: 26930, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4677, offset: 28, otp_b0: 0, otp_a0: 450, otpreg_add: 2252, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2253: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_15_CFG_0, reg_addr: 26932, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4678, offset: 31, otp_b0: 0, otp_a0: 450, otpreg_add: 2253, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2254: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_15_CFG_1, reg_addr: 26933, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4679, offset: 4, otp_b0: 0, otp_a0: 451, otpreg_add: 2254, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2255: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_15_CFG_2, reg_addr: 26934, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4680, offset: 8, otp_b0: 0, otp_a0: 451, otpreg_add: 2255, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2256: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_15_CFG_3, reg_addr: 26935, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4681, offset: 11, otp_b0: 0, otp_a0: 451, otpreg_add: 2256, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2257: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_15_CFG_4, reg_addr: 26936, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4682, offset: 14, otp_b0: 0, otp_a0: 451, otpreg_add: 2257, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2258: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_15_CFG_5, reg_addr: 26937, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4683, offset: 17, otp_b0: 0, otp_a0: 451, otpreg_add: 2258, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2259: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_15_CFG_6, reg_addr: 26938, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4684, offset: 20, otp_b0: 0, otp_a0: 451, otpreg_add: 2259, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2260: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_16_CFG_0, reg_addr: 26940, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4685, offset: 23, otp_b0: 0, otp_a0: 451, otpreg_add: 2260, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2261: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_16_CFG_1, reg_addr: 26941, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4686, offset: 28, otp_b0: 0, otp_a0: 451, otpreg_add: 2261, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2262: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_16_CFG_2, reg_addr: 26942, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4687, offset: 0, otp_b0: 0, otp_a0: 452, otpreg_add: 2262, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2263: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_16_CFG_3, reg_addr: 26943, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4688, offset: 3, otp_b0: 0, otp_a0: 452, otpreg_add: 2263, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2264: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_16_CFG_4, reg_addr: 26944, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4689, offset: 6, otp_b0: 0, otp_a0: 452, otpreg_add: 2264, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2265: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_16_CFG_5, reg_addr: 26945, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4690, offset: 9, otp_b0: 0, otp_a0: 452, otpreg_add: 2265, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2266: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_16_CFG_6, reg_addr: 26946, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4691, offset: 12, otp_b0: 0, otp_a0: 452, otpreg_add: 2266, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_REF_RES_TRIM_2267: {name: CFG_IDAC_REF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_17_CFG_0, reg_addr: 26948, otp_owner: trim, value: 16, bw: 5, desc: reference resistor dac core trimming, htmldesc: reference resistor dac core trimming, idx: 4692, offset: 15, otp_b0: 0, otp_a0: 452, otpreg_add: 2267, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_DEF_RES_TRIM_2268: {name: CFG_IDAC_DEF_RES_TRIM, inst_name: WLED, reg_name: WLED_IDAC_17_CFG_1, reg_addr: 26949, otp_owner: trim, value: 8, bw: 4, desc: default resistor dac core trimming, htmldesc: default resistor dac core trimming, idx: 4693, offset: 20, otp_b0: 0, otp_a0: 452, otpreg_add: 2268, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT6_BIN_TRIM_2269: {name: CFG_IDAC_BIT6_BIN_TRIM, inst_name: WLED, reg_name: WLED_IDAC_17_CFG_2, reg_addr: 26950, otp_owner: trim, value: 4, bw: 3, desc: bit6 binary dac core trimming, htmldesc: bit6 binary dac core trimming, idx: 4694, offset: 24, otp_b0: 0, otp_a0: 452, otpreg_add: 2269, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT0_THERMO_TRIM_2270: {name: CFG_IDAC_BIT0_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_17_CFG_3, reg_addr: 26951, otp_owner: trim, value: 4, bw: 3, desc: bit0 thermo dac core trimming, htmldesc: bit0 thermo dac core trimming, idx: 4695, offset: 27, otp_b0: 0, otp_a0: 452, otpreg_add: 2270, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT1_THERMO_TRIM_2271: {name: CFG_IDAC_BIT1_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_17_CFG_4, reg_addr: 26952, otp_owner: trim, value: 4, bw: 3, desc: bit1 thermo dac core trimming, htmldesc: bit1 thermo dac core trimming, idx: 4696, offset: 30, otp_b0: 0, otp_a0: 452, otpreg_add: 2271, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT2_THERMO_TRIM_2272: {name: CFG_IDAC_BIT2_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_17_CFG_5, reg_addr: 26953, otp_owner: trim, value: 4, bw: 3, desc: bit2 thermo dac core trimming, htmldesc: bit2 thermo dac core trimming, idx: 4697, offset: 1, otp_b0: 0, otp_a0: 453, otpreg_add: 2272, otpreg_ofs: 0}
OTP_WLED_CFG_IDAC_BIT3_THERMO_TRIM_2273: {name: CFG_IDAC_BIT3_THERMO_TRIM, inst_name: WLED, reg_name: WLED_IDAC_17_CFG_6, reg_addr: 26954, otp_owner: trim, value: 4, bw: 3, desc: bit3 thermo dac core trimming, htmldesc: bit3 thermo dac core trimming, idx: 4698, offset: 4, otp_b0: 0, otp_a0: 453, otpreg_add: 2273, otpreg_ofs: 0}
OTP_BSTLQ_SPARE1_2274: {name: SPARE1, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_1, reg_addr: 27136, otp_owner: design, value: 0, bw: 1, desc: Spare1, htmldesc: Spare1, idx: 4699, offset: 7, otp_b0: 0, otp_a0: 453, otpreg_add: 2274, otpreg_ofs: 0}
OTP_BSTLQ_SYS_BOOST_DISABLE_2274: {name: SYS_BOOST_DISABLE, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_1, reg_addr: 27136, otp_owner: design, value: 0, bw: 1, desc: '0: System Boost is switched on as per functionality 1: System Boost is kept OFF or will be switched OFF if it was ON before. This bit will override on_in_reset', htmldesc: '0: System Boost is switched on as per functionality<br>1: System Boost is kept OFF or will be switched OFF if it was ON before. This bit will override on_in_reset', idx: 4700, offset: 8, otp_b0: 0, otp_a0: 453, otpreg_add: 2274, otpreg_ofs: 1}
OTP_BSTLQ_EN_WATCHDOG_2274: {name: EN_WATCHDOG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_1, reg_addr: 27136, otp_owner: design, value: 1, bw: 1, desc: '0: Do not monitor vouk_ok signal coming from system boost 1: Enables watchdog timer of 1ms on vout_ok. If vout_ok doesn\t go \1\ then a fault is indicated', htmldesc: '0: Do not monitor vouk_ok signal coming from system boost<br>1: Enables watchdog timer of 1ms on vout_ok. If vout_ok doesn\t go \1\ then a fault is indicated', idx: 4701, offset: 9, otp_b0: 0, otp_a0: 453, otpreg_add: 2274, otpreg_ofs: 2}
OTP_BSTLQ_SEL_SOFT_START_2274: {name: SEL_SOFT_START, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_1, reg_addr: 27136, otp_owner: design, value: 0, bw: 2, desc: '0: 0.32us 1: 64us 2: 128us 3: Not Available', htmldesc: '0: 0.32us<br>1: 64us<br>2: 128us<br>3: Not Available', idx: 4702, offset: 10, otp_b0: 0, otp_a0: 453, otpreg_add: 2274, otpreg_ofs: 3}
OTP_BSTLQ_EN_LP_MODE_2274: {name: EN_LP_MODE, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_1, reg_addr: 27136, otp_owner: design, value: 0, bw: 1, desc: Enables BSTLQ low power mode when device is in OFF state, htmldesc: Enables BSTLQ low power mode when device is in OFF state, idx: 4703, offset: 12, otp_b0: 0, otp_a0: 453, otpreg_add: 2274, otpreg_ofs: 5}
OTP_BSTLQ_CFG_ON_IN_OFF_2274: {name: CFG_ON_IN_OFF, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_1, reg_addr: 27136, otp_owner: design, value: 0, bw: 1, desc: '0: System Boost stays OFF when Power FSM is in OFF state 1: System Boost stays ON when Power FSM is in OFF state', htmldesc: '0: System Boost stays OFF when Power FSM is in OFF state<br>1: System Boost stays ON when Power FSM is in OFF state', idx: 4704, offset: 13, otp_b0: 0, otp_a0: 453, otpreg_add: 2274, otpreg_ofs: 6}
OTP_BSTLQ_SPARE2_2274: {name: SPARE2, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_1, reg_addr: 27136, otp_owner: design, value: 0, bw: 1, desc: Spare2, htmldesc: Spare2, idx: 4705, offset: 14, otp_b0: 0, otp_a0: 453, otpreg_add: 2274, otpreg_ofs: 7}
OTP_BSTLQ_SEL_SHUTDOWN_DELAY_2275: {name: SEL_SHUTDOWN_DELAY, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_2, reg_addr: 27137, otp_owner: design, value: 3, bw: 2, desc: 'Programmable shutdown delay between en_dig and en_ana \b00:32us; \b01:500us; \b10:1ms; \b11:2ms', htmldesc: 'Programmable shutdown delay between en_dig and en_ana<br>\b00:32us; \b01:500us; \b10:1ms; \b11:2ms', idx: 4706, offset: 15, otp_b0: 0, otp_a0: 453, otpreg_add: 2275, otpreg_ofs: 0}
OTP_BSTLQ_CFG_DIS_IN_WALLETOFF_2275: {name: CFG_DIS_IN_WALLETOFF, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_2, reg_addr: 27137, otp_owner: design, value: 0, bw: 1, desc: '0: Do not Disable BSTLQ in WALLETOFF 1: Disable BSTLQ in WALLETOFF', htmldesc: '0: Do not Disable BSTLQ in WALLETOFF<br>1: Disable BSTLQ in WALLETOFF', idx: 4707, offset: 17, otp_b0: 0, otp_a0: 453, otpreg_add: 2275, otpreg_ofs: 2}
OTP_BSTLQ_CFG_BLANK_TIME_2275: {name: CFG_BLANK_TIME, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_2, reg_addr: 27137, otp_owner: design, value: 1, bw: 1, desc: 'Vout ok Blanking time 0: 250us 1: 500us', htmldesc: 'Vout ok Blanking time 0: 250us 1: 500us', idx: 4708, offset: 18, otp_b0: 0, otp_a0: 453, otpreg_add: 2275, otpreg_ofs: 3}
OTP_BSTLQ_CFG_DEBOUNCE_TIME_2275: {name: CFG_DEBOUNCE_TIME, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_2, reg_addr: 27137, otp_owner: design, value: 0, bw: 2, desc: 'Debounces vout_ok (after blanking) 0: No Debounce 1: 1us 2: 2us 3: 8us', htmldesc: 'Debounces vout_ok (after blanking) 0: No Debounce 1: 1us 2: 2us 3: 8us', idx: 4709, offset: 19, otp_b0: 0, otp_a0: 453, otpreg_add: 2275, otpreg_ofs: 4}
OTP_BSTLQ_CFG_DIS_VOUT_OK_FAULT_2275: {name: CFG_DIS_VOUT_OK_FAULT, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_2, reg_addr: 27137, otp_owner: design, value: 1, bw: 1, desc: '0: Enable virtual vout ok fault event 1: Disable virtual vout ok fault event', htmldesc: '0: Enable virtual vout ok fault event<br>1: Disable virtual vout ok fault event', idx: 4710, offset: 21, otp_b0: 0, otp_a0: 453, otpreg_add: 2275, otpreg_ofs: 6}
OTP_BSTLQ_CFG_TON_OFFSET_SETUP_2276: {name: CFG_TON_OFFSET_SETUP, inst_name: BSTLQ, reg_name: BSTLQ_DIG_LOCAL_3, reg_addr: 27138, otp_owner: design, value: 0, bw: 6, desc: 'sel_ton_cfg at startup (before UVLO threshold cross): sel_ton_cfg - cfg_ton_offset_setup', htmldesc: 'sel_ton_cfg at startup (before UVLO threshold cross): sel_ton_cfg - cfg_ton_offset_setup', idx: 4711, offset: 22, otp_b0: 0, otp_a0: 453, otpreg_add: 2276, otpreg_ofs: 0}
OTP_BSTLQ_EN_FREQ_LFSR_2277: {name: EN_FREQ_LFSR, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_0, reg_addr: 27140, otp_owner: design, value: 0, bw: 1, desc: '0: Disables LFSR sub-block  1: Enables LFSR sub-block', htmldesc: '0: Disables LFSR sub-block  1: Enables LFSR sub-block', idx: 4712, offset: 28, otp_b0: 0, otp_a0: 453, otpreg_add: 2277, otpreg_ofs: 0}
OTP_BSTLQ_EN_FREQ_AVOID_2277: {name: EN_FREQ_AVOID, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_0, reg_addr: 27140, otp_owner: design, value: 0, bw: 1, desc: '0: Disables Frequency  Avoid sub-block  1: Enables Frequency Avoid sub-block', htmldesc: '0: Disables Frequency  Avoid sub-block  1: Enables Frequency Avoid sub-block', idx: 4713, offset: 29, otp_b0: 0, otp_a0: 453, otpreg_add: 2277, otpreg_ofs: 1}
OTP_BSTLQ_SEL_TON_CFG_2277: {name: SEL_TON_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_0, reg_addr: 27140, otp_owner: design, value: 38, bw: 6, desc: 'Ton selection, which affects the peak current. The sel_ton will be modulated by freq. avoid and LFSR modules', htmldesc: 'Ton selection, which affects the peak current. The sel_ton will be modulated by freq. avoid and LFSR modules', idx: 4714, offset: 30, otp_b0: 0, otp_a0: 453, otpreg_add: 2277, otpreg_ofs: 2}
OTP_BSTLQ_RTC_TIME_WINDOW_CFG_2278: {name: RTC_TIME_WINDOW_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_1, reg_addr: 27141, otp_owner: design, value: 0, bw: 6, desc: RTC Time Window where meassurements are taken, htmldesc: RTC Time Window where meassurements are taken, idx: 4715, offset: 4, otp_b0: 0, otp_a0: 454, otpreg_add: 2278, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_IP_LSB_POS_CFG_2279: {name: FREQ_IP_LSB_POS_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_2, reg_addr: 27142, otp_owner: design, value: 0, bw: 3, desc: LFSR output is multiplied by 2^freq_ip_lsb_pos_cfg, htmldesc: LFSR output is multiplied by 2^freq_ip_lsb_pos_cfg, idx: 4716, offset: 10, otp_b0: 0, otp_a0: 454, otpreg_add: 2279, otpreg_ofs: 0}
OTP_BSTLQ_CFG_FREQ_RETRY_2279: {name: CFG_FREQ_RETRY, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_2, reg_addr: 27142, otp_owner: design, value: 0, bw: 3, desc: 'Switch the ip and np parameters back to the default setting after a certain time to try again if the frequency is still the "forbidden one". If so apply the offset again. Options are: 0: disable, stay with the modified setting until pfm is left or the feature is disabled.  1: retry after 7 frequency measurement cycles. 2: retry after 15 frequency measurement cycles. 3: retry after 31 frequency measurement cycles. 4: retry after 63 frequency
    measurement cycles. 5: retry after 127 frequency measurement cycles. 6: retry after 255 frequency measurement cycles. 7: retry after 511 frequency measurement cycles.', htmldesc: 'Switch the ip and np parameters back to the default setting after a certain time to try again if the frequency is still the "forbidden one".<br>If so apply the offset again.<br>Options are:<br>0: disable, stay with the modified setting until pfm is left or the feature is disabled. <br>1: retry after 7 frequency measurement cycles.<br>2: retry after 15 frequency measurement cycles.<br>3: retry after 31 frequency measurement
    cycles.<br>4: retry after 63 frequency measurement cycles.<br>5: retry after 127 frequency measurement cycles.<br>6: retry after 255 frequency measurement cycles.<br>7: retry after 511 frequency measurement cycles.', idx: 4717, offset: 13, otp_b0: 0, otp_a0: 454, otpreg_add: 2279, otpreg_ofs: 3}
OTP_BSTLQ_FREQ_0_IP_REL_CFG_2280: {name: FREQ_0_IP_REL_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_3, reg_addr: 27143, otp_owner: design, value: 0, bw: 5, desc: Offset of IPeak (if window 0 is hit), htmldesc: Offset of IPeak (if window 0 is hit), idx: 4718, offset: 16, otp_b0: 0, otp_a0: 454, otpreg_add: 2280, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_1_IP_REL_CFG_2281: {name: FREQ_1_IP_REL_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_4, reg_addr: 27144, otp_owner: design, value: 0, bw: 5, desc: Offset of IPeak (if window 1 is hit), htmldesc: Offset of IPeak (if window 1 is hit), idx: 4719, offset: 21, otp_b0: 0, otp_a0: 454, otpreg_add: 2281, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_2_IP_REL_CFG_2282: {name: FREQ_2_IP_REL_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_5, reg_addr: 27145, otp_owner: design, value: 0, bw: 5, desc: Offset of IPeak (if window 2 is hit), htmldesc: Offset of IPeak (if window 2 is hit), idx: 4720, offset: 26, otp_b0: 0, otp_a0: 454, otpreg_add: 2282, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_3_IP_REL_CFG_2283: {name: FREQ_3_IP_REL_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_6, reg_addr: 27146, otp_owner: design, value: 0, bw: 5, desc: Offset of IPeak (if window 3 is hit), htmldesc: Offset of IPeak (if window 3 is hit), idx: 4721, offset: 31, otp_b0: 0, otp_a0: 454, otpreg_add: 2283, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_IP_REL_MAX_CFG_2284: {name: FREQ_IP_REL_MAX_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_7, reg_addr: 27147, otp_owner: design, value: 0, bw: 5, desc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:5\b00000  ... +31:5\b11111)', htmldesc: 'Maximum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (+0:5\b00000  ... +31:5\b11111)', idx: 4722, offset: 4, otp_b0: 0, otp_a0: 455, otpreg_add: 2284, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_IP_REL_MIN_CFG_2285: {name: FREQ_IP_REL_MIN_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_8, reg_addr: 27148, otp_owner: design, value: 0, bw: 5, desc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:5\b00000  ... -31:5\b11111)', htmldesc: 'Minimum relative Ipeak value (incl. frequency avoid and lfsr) magnitude only (-0:5\b00000  ... -31:5\b11111)', idx: 4723, offset: 9, otp_b0: 0, otp_a0: 455, otpreg_add: 2285, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_0_OFFSET_CFG_2286: {name: FREQ_0_OFFSET_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_9, reg_addr: 27149, otp_owner: design, value: 0, bw: 3, desc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 0  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 4724, offset: 14, otp_b0: 0, otp_a0: 455, otpreg_add: 2286, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_1_OFFSET_CFG_2286: {name: FREQ_1_OFFSET_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_9, reg_addr: 27149, otp_owner: design, value: 0, bw: 3, desc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 1  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 4725, offset: 17, otp_b0: 0, otp_a0: 455, otpreg_add: 2286, otpreg_ofs: 3}
OTP_BSTLQ_FREQ_2_OFFSET_CFG_2287: {name: FREQ_2_OFFSET_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_10, reg_addr: 27150, otp_owner: design, value: 0, bw: 3, desc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 2  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 4726, offset: 20, otp_b0: 0, otp_a0: 455, otpreg_add: 2287, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_3_OFFSET_CFG_2287: {name: FREQ_3_OFFSET_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_10, reg_addr: 27150, otp_owner: design, value: 0, bw: 3, desc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), htmldesc: Window 3  tolerable count ofsett (number of pulses /wrt rtc_clk), idx: 4727, offset: 23, otp_b0: 0, otp_a0: 455, otpreg_add: 2287, otpreg_ofs: 3}
OTP_BSTLQ_FREQ_0_MIN_COUNT_CFG_2288: {name: FREQ_0_MIN_COUNT_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_11, reg_addr: 27151, otp_owner: design, value: 0, bw: 8, desc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 0  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 4728, offset: 26, otp_b0: 0, otp_a0: 455, otpreg_add: 2288, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_1_MIN_COUNT_CFG_2289: {name: FREQ_1_MIN_COUNT_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_12, reg_addr: 27152, otp_owner: design, value: 0, bw: 8, desc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 1  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 4729, offset: 2, otp_b0: 0, otp_a0: 456, otpreg_add: 2289, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_2_MIN_COUNT_CFG_2290: {name: FREQ_2_MIN_COUNT_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_13, reg_addr: 27153, otp_owner: design, value: 0, bw: 8, desc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 2  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 4730, offset: 10, otp_b0: 0, otp_a0: 456, otpreg_add: 2290, otpreg_ofs: 0}
OTP_BSTLQ_FREQ_3_MIN_COUNT_CFG_2291: {name: FREQ_3_MIN_COUNT_CFG, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_14, reg_addr: 27154, otp_owner: design, value: 0, bw: 8, desc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), htmldesc: Window 3  Frequency Meassurement Base Count (number of pulses /wrt rtc_clk), idx: 4731, offset: 18, otp_b0: 0, otp_a0: 456, otpreg_add: 2291, otpreg_ofs: 0}
OTP_BSTLQ_CFG_SPARE_FREQ_2292: {name: CFG_SPARE_FREQ, inst_name: BSTLQ, reg_name: BSTLQ_DIG_FA_CNTRL_15, reg_addr: 27155, otp_owner: design, value: 0, bw: 8, desc: Spares, htmldesc: Spares, idx: 4732, offset: 26, otp_b0: 0, otp_a0: 456, otpreg_add: 2292, otpreg_ofs: 0}
OTP_BSTLQ_EN_HI_RANGE_2293: {name: EN_HI_RANGE, inst_name: BSTLQ, reg_name: BSTLQ_ANA_EN_0, reg_addr: 27180, otp_owner: design, value: 0, bw: 1, desc: Not in use, htmldesc: Not in use, idx: 4733, offset: 2, otp_b0: 0, otp_a0: 457, otpreg_add: 2293, otpreg_ofs: 0}
OTP_BSTLQ_DIS_PD_2293: {name: DIS_PD, inst_name: BSTLQ, reg_name: BSTLQ_ANA_EN_0, reg_addr: 27180, otp_owner: design, value: 0, bw: 1, desc: Disable pulldown, htmldesc: Disable pulldown, idx: 4734, offset: 3, otp_b0: 0, otp_a0: 457, otpreg_add: 2293, otpreg_ofs: 1}
OTP_BSTLQ_FORCE_BYPASS_2294: {name: FORCE_BYPASS, inst_name: BSTLQ, reg_name: BSTLQ_ANA_DCFG_0, reg_addr: 27181, otp_owner: design, value: 0, bw: 1, desc: Force bypass in on state, htmldesc: Force bypass in on state, idx: 4735, offset: 4, otp_b0: 0, otp_a0: 457, otpreg_add: 2294, otpreg_ofs: 0}
OTP_BSTLQ_SEL_VOUT_2295: {name: SEL_VOUT, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_1, reg_addr: 27184, otp_owner: design, value: 28, bw: 5, desc: Vout=3.6V+sel_vout*0.05V, htmldesc: Vout=3.6V+sel_vout*0.05V, formula: 'var:x, range:0:31, func:3.3+0.05*x, unit:V', idx: 4736, offset: 5, otp_b0: 0, otp_a0: 457, otpreg_add: 2295, otpreg_ofs: 0}
OTP_BSTLQ_SEL_BLK_TIME_2295: {name: SEL_BLK_TIME, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_1, reg_addr: 27184, otp_owner: design, value: 2, bw: 3, desc: Select blanking time, htmldesc: Select blanking time, formula: 'var:x, range:0:7, func:12.5*x, unit:nsTBD', idx: 4737, offset: 10, otp_b0: 0, otp_a0: 457, otpreg_add: 2295, otpreg_ofs: 5}
OTP_BSTLQ_TRIM_VOUT_2296: {name: TRIM_VOUT, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_2, reg_addr: 27185, otp_owner: trim, value: 15, bw: 5, desc: 'Trim Vout: LSB = 6.25mV.', htmldesc: 'Trim Vout: LSB = 6.25mV.', formula: 'var:x, range:0:31, func:6.25*x, unit:mV', idx: 4738, offset: 13, otp_b0: 0, otp_a0: 457, otpreg_add: 2296, otpreg_ofs: 0}
OTP_BSTLQ_SEL_VIN_BP_HYST_2297: {name: SEL_VIN_BP_HYST, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_3, reg_addr: 27186, otp_owner: design, value: 1, bw: 3, desc: Selects hysteresis of the bypass comp., htmldesc: Selects hysteresis of the bypass comp., formula: 'var:x, range:0:15, func:-25*x, unit:mV', idx: 4739, offset: 18, otp_b0: 0, otp_a0: 457, otpreg_add: 2297, otpreg_ofs: 0}
OTP_BSTLQ_FORCE_LP_COMP_2297: {name: FORCE_LP_COMP, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_3, reg_addr: 27186, otp_owner: design, value: 0, bw: 1, desc: Force VCOMP in low power mode, htmldesc: Force VCOMP in low power mode, idx: 4740, offset: 21, otp_b0: 0, otp_a0: 457, otpreg_add: 2297, otpreg_ofs: 3}
OTP_BSTLQ_FORCE_FUNC_2297: {name: FORCE_FUNC, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_3, reg_addr: 27186, otp_owner: design, value: 0, bw: 4, desc: '<0>-force_ZXP allways on, <1>- Blank VCOMP at P_ON', htmldesc: '<0>-force_ZXP allways on, <1>- Blank VCOMP at P_ON', idx: 4741, offset: 22, otp_b0: 0, otp_a0: 457, otpreg_add: 2297, otpreg_ofs: 4}
OTP_BSTLQ_SEL_BP_OFFS_2298: {name: SEL_BP_OFFS, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_4, reg_addr: 27187, otp_owner: design, value: 0, bw: 3, desc: Selects offset of the bypass comp., htmldesc: Selects offset of the bypass comp., formula: 'var:x, range:0:15, func:-25*x, unit:mV', idx: 4742, offset: 26, otp_b0: 0, otp_a0: 457, otpreg_add: 2298, otpreg_ofs: 0}
OTP_BSTLQ_SEL_FB_FLTR_2298: {name: SEL_FB_FLTR, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_4, reg_addr: 27187, otp_owner: design, value: 0, bw: 2, desc: Sel FB extra filtering, htmldesc: Sel FB extra filtering, idx: 4743, offset: 29, otp_b0: 0, otp_a0: 457, otpreg_add: 2298, otpreg_ofs: 3}
OTP_BSTLQ_SEL_N_PFM_PULSES_2298: {name: SEL_N_PFM_PULSES, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_4, reg_addr: 27187, otp_owner: design, value: 0, bw: 3, desc: Select number of PFM pulses, htmldesc: Select number of PFM pulses, idx: 4744, offset: 31, otp_b0: 0, otp_a0: 457, otpreg_add: 2298, otpreg_ofs: 5}
OTP_BSTLQ_SEL_BP_RESP_2299: {name: SEL_BP_RESP, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_5, reg_addr: 27188, otp_owner: design, value: 0, bw: 3, desc: 'Select bypass response:', htmldesc: 'Select bypass response:', formula: 'var:x, range:0:15, func:0.3+0.25*x, unit:TBD', idx: 4745, offset: 2, otp_b0: 0, otp_a0: 458, otpreg_add: 2299, otpreg_ofs: 0}
OTP_BSTLQ_SEL_1U_IND_2299: {name: SEL_1U_IND, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_5, reg_addr: 27188, otp_owner: design, value: 0, bw: 1, desc: Not used, htmldesc: Not used, idx: 4746, offset: 5, otp_b0: 0, otp_a0: 458, otpreg_add: 2299, otpreg_ofs: 3}
OTP_BSTLQ_EN_CLAMP_2299: {name: EN_CLAMP, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_5, reg_addr: 27188, otp_owner: design, value: 0, bw: 1, desc: Enable vdd clamp operation, htmldesc: Enable vdd clamp operation, idx: 4747, offset: 6, otp_b0: 0, otp_a0: 458, otpreg_add: 2299, otpreg_ofs: 4}
OTP_BSTLQ_FORCE_FAST_COMP_2299: {name: FORCE_FAST_COMP, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_5, reg_addr: 27188, otp_owner: design, value: 0, bw: 1, desc: Force VCOMP in fast mode, htmldesc: Force VCOMP in fast mode, idx: 4748, offset: 7, otp_b0: 0, otp_a0: 458, otpreg_add: 2299, otpreg_ofs: 5}
OTP_BSTLQ_FORCE_TIMER1_OFF_2299: {name: FORCE_TIMER1_OFF, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_5, reg_addr: 27188, otp_owner: design, value: 0, bw: 1, desc: Not used, htmldesc: Not used, idx: 4749, offset: 8, otp_b0: 0, otp_a0: 458, otpreg_add: 2299, otpreg_ofs: 6}
OTP_BSTLQ_SEL_RMT_2299: {name: SEL_RMT, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_5, reg_addr: 27188, otp_owner: design, value: 1, bw: 1, desc: Sel FB remote sensing, htmldesc: Sel FB remote sensing, idx: 4750, offset: 9, otp_b0: 0, otp_a0: 458, otpreg_add: 2299, otpreg_ofs: 7}
OTP_BSTLQ_SEL_TON_GAIN_2300: {name: SEL_TON_GAIN, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_6, reg_addr: 27189, otp_owner: design, value: 8, bw: 4, desc: Sel Ton timer voltage dependence gain, htmldesc: Sel Ton timer voltage dependence gain, formula: 'var:x, range:0:15, func:-20+2.5*x, unit:pct', idx: 4751, offset: 10, otp_b0: 0, otp_a0: 458, otpreg_add: 2300, otpreg_ofs: 0}
OTP_BSTLQ_SEL_P_TIMEOUT_2300: {name: SEL_P_TIMEOUT, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_6, reg_addr: 27189, otp_owner: design, value: 7, bw: 3, desc: Sel PMOS on time time out, htmldesc: Sel PMOS on time time out, formula: 'var:x, range:0:7, func:0.3+0.25*x, unit:us', idx: 4752, offset: 14, otp_b0: 0, otp_a0: 458, otpreg_add: 2300, otpreg_ofs: 4}
OTP_BSTLQ_RAMP_DISABLE_2300: {name: RAMP_DISABLE, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_6, reg_addr: 27189, otp_owner: design, value: 1, bw: 1, desc: Disable extra ramp, htmldesc: Disable extra ramp, idx: 4753, offset: 17, otp_b0: 0, otp_a0: 458, otpreg_add: 2300, otpreg_ofs: 7}
OTP_BSTLQ_SEL_VOS_ZXP_2301: {name: SEL_VOS_ZXP, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_7, reg_addr: 27190, otp_owner: design, value: 4, bw: 6, desc: Zero cross comparator trim, htmldesc: Zero cross comparator trim, idx: 4754, offset: 18, otp_b0: 0, otp_a0: 458, otpreg_add: 2301, otpreg_ofs: 0}
OTP_BSTLQ_SEL_DRV_STR_2301: {name: SEL_DRV_STR, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_7, reg_addr: 27190, otp_owner: design, value: 0, bw: 2, desc: Driver strength programm, htmldesc: Driver strength programm, idx: 4755, offset: 24, otp_b0: 0, otp_a0: 458, otpreg_add: 2301, otpreg_ofs: 6}
OTP_BSTLQ_EN_ZXP_SUPPLY_COMP_2302: {name: EN_ZXP_SUPPLY_COMP, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_9, reg_addr: 27192, otp_owner: design, value: 0, bw: 1, desc: Enable supply compensation circuit for zxp comparator, htmldesc: Enable supply compensation circuit for zxp comparator, idx: 4756, offset: 26, otp_b0: 0, otp_a0: 458, otpreg_add: 2302, otpreg_ofs: 0}
OTP_BSTLQ_SEL_TON_LOW_RANGE_2302: {name: SEL_TON_LOW_RANGE, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_9, reg_addr: 27192, otp_owner: design, value: 1, bw: 1, desc: Ton reduction by 40%, htmldesc: Ton reduction by 40%, idx: 4757, offset: 27, otp_b0: 0, otp_a0: 458, otpreg_add: 2302, otpreg_ofs: 1}
OTP_BSTLQ_SPARES_2302: {name: SPARES, inst_name: BSTLQ, reg_name: BSTLQ_ANA_CFG_9, reg_addr: 27192, otp_owner: design, value: 0, bw: 6, desc: Spares, htmldesc: Spares, idx: 4758, offset: 28, otp_b0: 0, otp_a0: 458, otpreg_add: 2302, otpreg_ofs: 2}
OTP_GPADC_VDD_MON_2303: {name: VDD_MON, inst_name: GPADC, reg_name: GPADC_ADC_CFG_SLEEP_STATE_EN, reg_addr: 32256, otp_owner: system, value: 0, bw: 1, desc: Allow Vdd_main monitor to run in SLEEP state, htmldesc: Allow Vdd_main monitor to run in SLEEP state, idx: 4759, offset: 2, otp_b0: 0, otp_a0: 459, otpreg_add: 2303, otpreg_ofs: 0}
OTP_GPADC_TEMP_MON_2303: {name: TEMP_MON, inst_name: GPADC, reg_name: GPADC_ADC_CFG_SLEEP_STATE_EN, reg_addr: 32256, otp_owner: system, value: 0, bw: 1, desc: Allow temperature monitor to run in SLEEP state, htmldesc: Allow temperature monitor to run in SLEEP state, idx: 4760, offset: 3, otp_b0: 0, otp_a0: 459, otpreg_add: 2303, otpreg_ofs: 1}
OTP_GPADC_FW_AGENT_0_2303: {name: FW_AGENT_0, inst_name: GPADC, reg_name: GPADC_ADC_CFG_SLEEP_STATE_EN, reg_addr: 32256, otp_owner: system, value: 0, bw: 1, desc: Allow the firmware agent 0 to run in SLEEP state., htmldesc: Allow the firmware agent 0 to run in SLEEP state., idx: 4761, offset: 4, otp_b0: 0, otp_a0: 459, otpreg_add: 2303, otpreg_ofs: 2}
OTP_GPADC_FW_AGENT_1_2303: {name: FW_AGENT_1, inst_name: GPADC, reg_name: GPADC_ADC_CFG_SLEEP_STATE_EN, reg_addr: 32256, otp_owner: system, value: 0, bw: 1, desc: Allow the firmware agent 1 to run in SLEEP state, htmldesc: Allow the firmware agent 1 to run in SLEEP state, idx: 4762, offset: 5, otp_b0: 0, otp_a0: 459, otpreg_add: 2303, otpreg_ofs: 3}
OTP_GPADC_FW_AGENT_2_2303: {name: FW_AGENT_2, inst_name: GPADC, reg_name: GPADC_ADC_CFG_SLEEP_STATE_EN, reg_addr: 32256, otp_owner: system, value: 0, bw: 1, desc: Allow the firmware agent 2 to run in SLEEP state, htmldesc: Allow the firmware agent 2 to run in SLEEP state, idx: 4763, offset: 6, otp_b0: 0, otp_a0: 459, otpreg_add: 2303, otpreg_ofs: 4}
OTP_GPADC_MODE_2304: {name: MODE, inst_name: GPADC, reg_name: GPADC_ADC_CFG_NTC_SHUTDOWN_CFG, reg_addr: 32274, otp_owner: system, value: 0, bw: 2, desc: "Mode selection for NTC_SHUTDOWN feature. 0: disabled, 1: enabled in AWAKE, 2: enabled in AWAKE and SLEEP states\n                                    ", htmldesc: "Mode selection for NTC_SHUTDOWN feature. 0: disabled, 1: enabled in AWAKE, 2: enabled in AWAKE and SLEEP states\n                                    ", idx: 4764, offset: 7, otp_b0: 0, otp_a0: 459, otpreg_add: 2304, otpreg_ofs: 0}
OTP_GPADC_THRES_2305: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT0_RISE_THRES, reg_addr: 32278, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4765, offset: 9, otp_b0: 0, otp_a0: 459, otpreg_add: 2305, otpreg_ofs: 0}
OTP_GPADC_THRES_2306: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT1_RISE_THRES, reg_addr: 32279, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4766, offset: 17, otp_b0: 0, otp_a0: 459, otpreg_add: 2306, otpreg_ofs: 0}
OTP_GPADC_THRES_2307: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT2_RISE_THRES, reg_addr: 32280, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4767, offset: 25, otp_b0: 0, otp_a0: 459, otpreg_add: 2307, otpreg_ofs: 0}
OTP_GPADC_THRES_2308: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT3_RISE_THRES, reg_addr: 32281, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4768, offset: 1, otp_b0: 0, otp_a0: 460, otpreg_add: 2308, otpreg_ofs: 0}
OTP_GPADC_THRES_2309: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT4_RISE_THRES, reg_addr: 32282, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4769, offset: 9, otp_b0: 0, otp_a0: 460, otpreg_add: 2309, otpreg_ofs: 0}
OTP_GPADC_THRES_2310: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT5_RISE_THRES, reg_addr: 32283, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4770, offset: 17, otp_b0: 0, otp_a0: 460, otpreg_add: 2310, otpreg_ofs: 0}
OTP_GPADC_THRES_2311: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT6_RISE_THRES, reg_addr: 32284, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4771, offset: 25, otp_b0: 0, otp_a0: 460, otpreg_add: 2311, otpreg_ofs: 0}
OTP_GPADC_THRES_2312: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT7_RISE_THRES, reg_addr: 32285, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4772, offset: 1, otp_b0: 0, otp_a0: 461, otpreg_add: 2312, otpreg_ofs: 0}
OTP_GPADC_THRES_2313: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT8_RISE_THRES, reg_addr: 32286, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4773, offset: 9, otp_b0: 0, otp_a0: 461, otpreg_add: 2313, otpreg_ofs: 0}
OTP_GPADC_THRES_2314: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT9_RISE_THRES, reg_addr: 32287, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4774, offset: 17, otp_b0: 0, otp_a0: 461, otpreg_add: 2314, otpreg_ofs: 0}
OTP_GPADC_THRES_2315: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT10_RISE_THRES, reg_addr: 32288, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4775, offset: 25, otp_b0: 0, otp_a0: 461, otpreg_add: 2315, otpreg_ofs: 0}
OTP_GPADC_THRES_2316: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT11_RISE_THRES, reg_addr: 32289, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4776, offset: 1, otp_b0: 0, otp_a0: 462, otpreg_add: 2316, otpreg_ofs: 0}
OTP_GPADC_THRES_2317: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT12_RISE_THRES, reg_addr: 32290, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4777, offset: 9, otp_b0: 0, otp_a0: 462, otpreg_add: 2317, otpreg_ofs: 0}
OTP_GPADC_THRES_2318: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT13_RISE_THRES, reg_addr: 32291, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4778, offset: 17, otp_b0: 0, otp_a0: 462, otpreg_add: 2318, otpreg_ofs: 0}
OTP_GPADC_THRES_2319: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT14_RISE_THRES, reg_addr: 32292, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4779, offset: 25, otp_b0: 0, otp_a0: 462, otpreg_add: 2319, otpreg_ofs: 0}
OTP_GPADC_THRES_2320: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT15_RISE_THRES, reg_addr: 32293, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4780, offset: 1, otp_b0: 0, otp_a0: 463, otpreg_add: 2320, otpreg_ofs: 0}
OTP_GPADC_THRES_2321: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT0_FALL_THRES, reg_addr: 32294, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4781, offset: 9, otp_b0: 0, otp_a0: 463, otpreg_add: 2321, otpreg_ofs: 0}
OTP_GPADC_THRES_2322: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT1_FALL_THRES, reg_addr: 32295, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4782, offset: 17, otp_b0: 0, otp_a0: 463, otpreg_add: 2322, otpreg_ofs: 0}
OTP_GPADC_THRES_2323: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT2_FALL_THRES, reg_addr: 32296, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4783, offset: 25, otp_b0: 0, otp_a0: 463, otpreg_add: 2323, otpreg_ofs: 0}
OTP_GPADC_THRES_2324: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT3_FALL_THRES, reg_addr: 32297, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4784, offset: 1, otp_b0: 0, otp_a0: 464, otpreg_add: 2324, otpreg_ofs: 0}
OTP_GPADC_THRES_2325: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT4_FALL_THRES, reg_addr: 32298, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4785, offset: 9, otp_b0: 0, otp_a0: 464, otpreg_add: 2325, otpreg_ofs: 0}
OTP_GPADC_THRES_2326: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT5_FALL_THRES, reg_addr: 32299, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4786, offset: 17, otp_b0: 0, otp_a0: 464, otpreg_add: 2326, otpreg_ofs: 0}
OTP_GPADC_THRES_2327: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT6_FALL_THRES, reg_addr: 32300, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4787, offset: 25, otp_b0: 0, otp_a0: 464, otpreg_add: 2327, otpreg_ofs: 0}
OTP_GPADC_THRES_2328: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT7_FALL_THRES, reg_addr: 32301, otp_owner: system, value: 255, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4788, offset: 1, otp_b0: 0, otp_a0: 465, otpreg_add: 2328, otpreg_ofs: 0}
OTP_GPADC_THRES_2329: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT8_FALL_THRES, reg_addr: 32302, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4789, offset: 9, otp_b0: 0, otp_a0: 465, otpreg_add: 2329, otpreg_ofs: 0}
OTP_GPADC_THRES_2330: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT9_FALL_THRES, reg_addr: 32303, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4790, offset: 17, otp_b0: 0, otp_a0: 465, otpreg_add: 2330, otpreg_ofs: 0}
OTP_GPADC_THRES_2331: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT10_FALL_THRES, reg_addr: 32304, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4791, offset: 25, otp_b0: 0, otp_a0: 465, otpreg_add: 2331, otpreg_ofs: 0}
OTP_GPADC_THRES_2332: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT11_FALL_THRES, reg_addr: 32305, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4792, offset: 1, otp_b0: 0, otp_a0: 466, otpreg_add: 2332, otpreg_ofs: 0}
OTP_GPADC_THRES_2333: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT12_FALL_THRES, reg_addr: 32306, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4793, offset: 9, otp_b0: 0, otp_a0: 466, otpreg_add: 2333, otpreg_ofs: 0}
OTP_GPADC_THRES_2334: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT13_FALL_THRES, reg_addr: 32307, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4794, offset: 17, otp_b0: 0, otp_a0: 466, otpreg_add: 2334, otpreg_ofs: 0}
OTP_GPADC_THRES_2335: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT14_FALL_THRES, reg_addr: 32308, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4795, offset: 25, otp_b0: 0, otp_a0: 466, otpreg_add: 2335, otpreg_ofs: 0}
OTP_GPADC_THRES_2336: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TEMP_MON_SLOT15_FALL_THRES, reg_addr: 32309, otp_owner: system, value: 0, bw: 8, desc: Threshold setting, htmldesc: Threshold setting, idx: 4796, offset: 1, otp_b0: 0, otp_a0: 467, otpreg_add: 2336, otpreg_ofs: 0}
OTP_GPADC_THRES_2337: {name: THRES, inst_name: GPADC, reg_name: GPADC_ADC_CFG_VDDMON_FALL_THRES, reg_addr: 32343, otp_owner: system, value: 0, bw: 8, desc: Voltage fall threshold for Vdd_main monitor, htmldesc: Voltage fall threshold for Vdd_main monitor, idx: 4797, offset: 9, otp_b0: 0, otp_a0: 467, otpreg_add: 2337, otpreg_ofs: 0}
OTP_GPADC_BYTE0_2338: {name: BYTE0, inst_name: GPADC, reg_name: GPADC_ADC_CFG_FLEXICHNL_MUXCTRL0, reg_addr: 32352, otp_owner: design, value: 0, bw: 8, desc: 'FLEXICHNL_MUXCTRL[7:0]', htmldesc: 'FLEXICHNL_MUXCTRL[7:0]', idx: 4798, offset: 17, otp_b0: 0, otp_a0: 467, otpreg_add: 2338, otpreg_ofs: 0}
OTP_GPADC_BYTE1_2339: {name: BYTE1, inst_name: GPADC, reg_name: GPADC_ADC_CFG_FLEXICHNL_MUXCTRL1, reg_addr: 32353, otp_owner: design, value: 0, bw: 8, desc: 'FLEXICHNL_MUXCTRL[15:8]', htmldesc: 'FLEXICHNL_MUXCTRL[15:8]', idx: 4799, offset: 25, otp_b0: 0, otp_a0: 467, otpreg_add: 2339, otpreg_ofs: 0}
OTP_GPADC_BYTE2_2340: {name: BYTE2, inst_name: GPADC, reg_name: GPADC_ADC_CFG_FLEXICHNL_MUXCTRL2, reg_addr: 32354, otp_owner: design, value: 0, bw: 8, desc: 'FLEXICHNL_MUXCTRL[23:16]', htmldesc: 'FLEXICHNL_MUXCTRL[23:16]', idx: 4800, offset: 1, otp_b0: 0, otp_a0: 468, otpreg_add: 2340, otpreg_ofs: 0}
OTP_GPADC_BYTE3_2341: {name: BYTE3, inst_name: GPADC, reg_name: GPADC_ADC_CFG_FLEXICHNL_MUXCTRL3, reg_addr: 32355, otp_owner: design, value: 0, bw: 8, desc: 'FLEXICHNL_MUXCTRL[31:24]', htmldesc: 'FLEXICHNL_MUXCTRL[31:24]', idx: 4801, offset: 9, otp_b0: 0, otp_a0: 468, otpreg_add: 2341, otpreg_ofs: 0}
OTP_GPADC_DLY_2342: {name: DLY, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TDEV_SAMP_DLY, reg_addr: 32362, otp_owner: system, value: 3, bw: 4, desc: "**Additional Sample Delay (number of adc clock cycles) for TDEV channels**  \n= (DLY  < 3) ? 4 * (2^DLY) : 8 * DLY. (possible choices are 4, 8, 16, 24, 32,\n..., 120)  \n\n", htmldesc: "<b>Additional Sample Delay (number of adc clock cycles) for TDEV channels</b><br>\n                                      = (DLY < 3) ? 4 * (2^DLY) : 8 * DLY. (possible choices are 4, 8, 16, 24, 32, ..., 120)<br>", idx: 4802, offset: 17, otp_b0: 0, otp_a0: 468, otpreg_add: 2342,
  otpreg_ofs: 0}
OTP_GPADC_ICTRL_2343: {name: ICTRL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TDEV_CFG, reg_addr: 32365, otp_owner: system, value: 1, bw: 2, desc: 'External Temp. sensor current bias control


    ', htmldesc: External Temp. sensor current bias control, idx: 4803, offset: 21, otp_b0: 0, otp_a0: 468, otpreg_add: 2343, otpreg_ofs: 4}
OTP_GPADC_GAIN_0P3_2343: {name: GAIN_0P3, inst_name: GPADC, reg_name: GPADC_ADC_CFG_TDEV_CFG, reg_addr: 32365, otp_owner: system, value: 1, bw: 1, desc: '1: Text channel gain is 0.3; 0: Text channel gain is 1.0', htmldesc: '1: Text channel gain is 0.3; 0: Text channel gain is 1.0', idx: 4804, offset: 23, otp_b0: 0, otp_a0: 468, otpreg_add: 2343, otpreg_ofs: 6}
OTP_GPADC_CLK_LOW_CNT_2344: {name: CLK_LOW_CNT, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_TRIM_IF_0, reg_addr: 32367, otp_owner: design, value: 6, bw: 5, desc: "**ADC Clock Low Cycles (+1)**  \nClock Low-Cycles, which follow ADCs High-Cycles. Each cycle is one gclk (RC-\noscillator) cycle.  \nCan be used to control the frequency of ADCs SAR clock. f_ADC =\nf_RCOsc/(LOW_CNT+1+HIGH_CNT+1)  \n\n", htmldesc: "<b>ADC Clock Low Cycles (+1)</b><br>\n                                      Clock Low-Cycles, which follow ADCs High-Cycles. Each cycle is one gclk (RC-oscillator) cycle.<br>\n            \
    \                          Can be used to control the frequency of ADCs SAR clock. f_ADC = f_RCOsc/(LOW_CNT+1+HIGH_CNT+1)<br>", idx: 4805, offset: 24, otp_b0: 0, otp_a0: 468, otpreg_add: 2344, otpreg_ofs: 0}
OTP_GPADC_CLK_HIGH_CNT_2345: {name: CLK_HIGH_CNT, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_TRIM_IF_1, reg_addr: 32368, otp_owner: design, value: 6, bw: 5, desc: "**ADC Clock High Cycles (+1)**  \nClock High-Cycles, which follow ADCs Low-Cycles. Each cycle is one gclk (RC-\noscillator) cycle.  \nCan be used to control the frequency of ADCs SAR clock. f_ADC =\nf_RCOsc/(LOW_CNT+1+HIGH_CNT+1)  \n\n", htmldesc: "<b>ADC Clock High Cycles (+1)</b><br>\n                                      Clock High-Cycles, which follow ADCs Low-Cycles. Each cycle is one gclk (RC-oscillator) cycle.<br>\n        \
    \                              Can be used to control the frequency of ADCs SAR clock. f_ADC = f_RCOsc/(LOW_CNT+1+HIGH_CNT+1)<br>", idx: 4806, offset: 29, otp_b0: 0, otp_a0: 468, otpreg_add: 2345, otpreg_ofs: 0}
OTP_GPADC_HOLD_CNT_2346: {name: HOLD_CNT, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_TRIM_IF_2, reg_addr: 32369, otp_owner: design, value: 4, bw: 4, desc: "**Hold Cycles**  \nNumber of hold cycles + 1, before SAR-FSM starts conversion.  \n\n", htmldesc: "<b>Hold Cycles</b><br>\n                                      Number of hold cycles + 1, before SAR-FSM starts conversion.<br>", idx: 4807, offset: 2, otp_b0: 0, otp_a0: 469, otpreg_add: 2346, otpreg_ofs: 0}
OTP_GPADC_COMP_SYNC_2346: {name: COMP_SYNC, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_TRIM_IF_2, reg_addr: 32369, otp_owner: design, value: 1, bw: 1, desc: "**Synchronize Analog Comparator Output**  \nComparator \"comp\" signal will synchronized, before beeing consumed by SAR-FSM.  \n\n", htmldesc: "<b>Synchronize Analog Comparator Output</b><br>\n                                      Comparator \"comp\" signal will synchronized, before beeing consumed by SAR-FSM.<br>", idx: 4808, offset: 6, otp_b0: 0, otp_a0: 469, otpreg_add: 2346, otpreg_ofs: 5}
OTP_GPADC_AMP_START_CNT_2347: {name: AMP_START_CNT, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_TRIM_IF_3, reg_addr: 32370, otp_owner: design, value: 17, bw: 7, desc: "**Amplifier Startup Cycles**  \nMinimum number of amplifer settling cycles +3 (AMP_START_CNT*2+3), before SAR-\nFSM starts conversion.  \n\n", htmldesc: "<b>Amplifier Startup Cycles</b><br>\n                                      Minimum number of amplifer settling cycles +3 (AMP_START_CNT*2+3), before SAR-FSM starts conversion.<br>", idx: 4809, offset: 7, otp_b0: 0, otp_a0: 469, otpreg_add: 2347, otpreg_ofs: 0}
OTP_GPADC_LDO_VREF_TRIM_2348: {name: LDO_VREF_TRIM, inst_name: GPADC, reg_name: GPADC_ADC_CFG_VREF_TRIM, reg_addr: 32371, otp_owner: trim, value: 0, bw: 5, desc: LDO VREF trimming bits (Trimming code is in two's complement), htmldesc: LDO VREF trimming bits (Trimming code is in two's complement), idx: 4810, offset: 14, otp_b0: 0, otp_a0: 469, otpreg_add: 2348, otpreg_ofs: 0}
OTP_GPADC_LDO_VREF_DIS_2348: {name: LDO_VREF_DIS, inst_name: GPADC, reg_name: GPADC_ADC_CFG_VREF_TRIM, reg_addr: 32371, otp_owner: trim, value: 0, bw: 1, desc: 'Force off VREF LDO  if this bit is set ', htmldesc: 'Force off VREF LDO  if this bit is set ', idx: 4811, offset: 19, otp_b0: 0, otp_a0: 469, otpreg_add: 2348, otpreg_ofs: 5}
OTP_GPADC_CDAC_TRIM_2349: {name: CDAC_TRIM, inst_name: GPADC, reg_name: GPADC_ADC_CFG_CDAC_TRIM, reg_addr: 32372, otp_owner: trim, value: 0, bw: 3, desc: "**CDAC TRIM**  \nCompensation of CDAC parasitics with addittion of x unity caps.  \nPossible values for x (CDAC_TRIM) are 0 ... 4, others default to 4.\n\n", htmldesc: "<b>CDAC TRIM</b><br>\n                                      Compensation of CDAC parasitics with addittion of x unity caps.<br>\n                                      Possible values for x (CDAC_TRIM) are 0 ... 4, others default to 4. ", idx: 4812, offset: 20, otp_b0: 0, otp_a0: 469,
  otpreg_add: 2349, otpreg_ofs: 0}
OTP_GPADC_VAL_2350: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_GAIN_1V5_LSB, reg_addr: 32373, otp_owner: trim, value: 0, bw: 8, desc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_1V5_MIRROR, htmldesc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_1V5_MIRROR, idx: 4813, offset: 23, otp_b0: 0, otp_a0: 469, otpreg_add: 2350, otpreg_ofs: 0}
OTP_GPADC_VAL_2351: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_GAIN_1V5_MSB, reg_addr: 32374, otp_owner: trim, value: 0, bw: 8, desc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_1V5_MIRROR, htmldesc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_1V5_MIRROR, idx: 4814, offset: 31, otp_b0: 0, otp_a0: 469, otpreg_add: 2351, otpreg_ofs: 0}
OTP_GPADC_VAL_2352: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_GAIN_5V_LSB, reg_addr: 32375, otp_owner: trim, value: 0, bw: 8, desc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_5V_MIRROR, htmldesc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_5V_MIRROR, idx: 4815, offset: 7, otp_b0: 0, otp_a0: 470, otpreg_add: 2352, otpreg_ofs: 0}
OTP_GPADC_VAL_2353: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_GAIN_5V_MSB, reg_addr: 32376, otp_owner: trim, value: 0, bw: 8, desc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_5V_MIRROR, htmldesc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_5V_MIRROR, idx: 4816, offset: 15, otp_b0: 0, otp_a0: 470, otpreg_add: 2353, otpreg_ofs: 0}
OTP_GPADC_VAL_2354: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_GAIN_LC_IBAT_LSB, reg_addr: 32377, otp_owner: trim, value: 0, bw: 8, desc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_LC_IBAT_MIRROR, htmldesc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_LC_IBAT_MIRROR, idx: 4817, offset: 23, otp_b0: 0, otp_a0: 470, otpreg_add: 2354, otpreg_ofs: 0}
OTP_GPADC_VAL_2355: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_GAIN_LC_IBAT_MSB, reg_addr: 32378, otp_owner: trim, value: 0, bw: 8, desc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_LC_IBAT_MIRROR, htmldesc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_LC_IBAT_MIRROR, idx: 4818, offset: 31, otp_b0: 0, otp_a0: 470, otpreg_add: 2355, otpreg_ofs: 0}
OTP_GPADC_VAL_2356: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_GAIN_HC_IBAT_LSB, reg_addr: 32379, otp_owner: trim, value: 0, bw: 8, desc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_HC_IBAT_MIRROR, htmldesc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_HC_IBAT_MIRROR, idx: 4819, offset: 7, otp_b0: 0, otp_a0: 471, otpreg_add: 2356, otpreg_ofs: 0}
OTP_GPADC_VAL_2357: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_GAIN_HC_IBAT_MSB, reg_addr: 32380, otp_owner: trim, value: 0, bw: 8, desc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_HC_IBAT_MIRROR, htmldesc: ADC gain trimming bits. Complete 16bit gain is mirrored in CM0P register ADC_GAIN_HC_IBAT_MIRROR, idx: 4820, offset: 15, otp_b0: 0, otp_a0: 471, otpreg_add: 2357, otpreg_ofs: 0}
OTP_GPADC_VAL_2358: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_OFFSET_1V5_LSB, reg_addr: 32381, otp_owner: trim, value: 0, bw: 8, desc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_1V5_MIRROR, htmldesc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_1V5_MIRROR, idx: 4821, offset: 23, otp_b0: 0, otp_a0: 471, otpreg_add: 2358, otpreg_ofs: 0}
OTP_GPADC_VAL_2359: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_OFFSET_1V5_MSB, reg_addr: 32382, otp_owner: trim, value: 0, bw: 8, desc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_1V5_MIRROR, htmldesc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_1V5_MIRROR, idx: 4822, offset: 31, otp_b0: 0, otp_a0: 471, otpreg_add: 2359, otpreg_ofs: 0}
OTP_GPADC_VAL_2360: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_OFFSET_5V_LSB, reg_addr: 32383, otp_owner: trim, value: 0, bw: 8, desc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_5V_MIRROR, htmldesc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_5V_MIRROR, idx: 4823, offset: 7, otp_b0: 0, otp_a0: 472, otpreg_add: 2360, otpreg_ofs: 0}
OTP_GPADC_VAL_2361: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_OFFSET_5V_MSB, reg_addr: 32384, otp_owner: trim, value: 0, bw: 8, desc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_5V_MIRROR, htmldesc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_5V_MIRROR, idx: 4824, offset: 15, otp_b0: 0, otp_a0: 472, otpreg_add: 2361, otpreg_ofs: 0}
OTP_GPADC_VAL_2362: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_OFFSET_LC_IBAT_LSB, reg_addr: 32385, otp_owner: trim, value: 0, bw: 8, desc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_LC_IBAT_MIRROR, htmldesc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_LC_IBAT_MIRROR, idx: 4825, offset: 23, otp_b0: 0, otp_a0: 472, otpreg_add: 2362, otpreg_ofs: 0}
OTP_GPADC_VAL_2363: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_OFFSET_LC_IBAT_MSB, reg_addr: 32386, otp_owner: trim, value: 0, bw: 8, desc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_LC_IBAT_MIRROR, htmldesc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_LC_IBAT_MIRROR, idx: 4826, offset: 31, otp_b0: 0, otp_a0: 472, otpreg_add: 2363, otpreg_ofs: 0}
OTP_GPADC_VAL_2364: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_OFFSET_HC_IBAT_LSB, reg_addr: 32387, otp_owner: trim, value: 0, bw: 8, desc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_HC_IBAT_MIRROR, htmldesc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_HC_IBAT_MIRROR, idx: 4827, offset: 7, otp_b0: 0, otp_a0: 473, otpreg_add: 2364, otpreg_ofs: 0}
OTP_GPADC_VAL_2365: {name: VAL, inst_name: GPADC, reg_name: GPADC_ADC_CFG_ADC_OFFSET_HC_IBAT_MSB, reg_addr: 32388, otp_owner: trim, value: 0, bw: 8, desc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_HC_IBAT_MIRROR, htmldesc: ADC offset trimming bits. Complete 16bit offset is mirrored in CM0P register ADC_OFFSET_HC_IBAT_MIRROR, idx: 4828, offset: 15, otp_b0: 0, otp_a0: 473, otpreg_add: 2365, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2366: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_0, reg_addr: 45056, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4829, offset: 23, otp_b0: 0, otp_a0: 473, otpreg_add: 2366, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2367: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1, reg_addr: 45057, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4830, offset: 31, otp_b0: 0, otp_a0: 473, otpreg_add: 2367, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2368: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2, reg_addr: 45058, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4831, offset: 7, otp_b0: 0, otp_a0: 474, otpreg_add: 2368, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2369: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_3, reg_addr: 45059, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4832, offset: 15, otp_b0: 0, otp_a0: 474, otpreg_add: 2369, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2370: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_4, reg_addr: 45060, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4833, offset: 23, otp_b0: 0, otp_a0: 474, otpreg_add: 2370, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2371: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_5, reg_addr: 45061, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4834, offset: 31, otp_b0: 0, otp_a0: 474, otpreg_add: 2371, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2372: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_6, reg_addr: 45062, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4835, offset: 7, otp_b0: 0, otp_a0: 475, otpreg_add: 2372, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2373: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_7, reg_addr: 45063, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4836, offset: 15, otp_b0: 0, otp_a0: 475, otpreg_add: 2373, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2374: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_8, reg_addr: 45064, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4837, offset: 23, otp_b0: 0, otp_a0: 475, otpreg_add: 2374, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2375: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_9, reg_addr: 45065, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4838, offset: 31, otp_b0: 0, otp_a0: 475, otpreg_add: 2375, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2376: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_10, reg_addr: 45066, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4839, offset: 7, otp_b0: 0, otp_a0: 476, otpreg_add: 2376, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2377: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_11, reg_addr: 45067, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4840, offset: 15, otp_b0: 0, otp_a0: 476, otpreg_add: 2377, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2378: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_12, reg_addr: 45068, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4841, offset: 23, otp_b0: 0, otp_a0: 476, otpreg_add: 2378, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2379: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_13, reg_addr: 45069, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4842, offset: 31, otp_b0: 0, otp_a0: 476, otpreg_add: 2379, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2380: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_14, reg_addr: 45070, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4843, offset: 7, otp_b0: 0, otp_a0: 477, otpreg_add: 2380, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2381: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_15, reg_addr: 45071, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4844, offset: 15, otp_b0: 0, otp_a0: 477, otpreg_add: 2381, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2382: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_16, reg_addr: 45072, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4845, offset: 23, otp_b0: 0, otp_a0: 477, otpreg_add: 2382, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2383: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_17, reg_addr: 45073, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4846, offset: 31, otp_b0: 0, otp_a0: 477, otpreg_add: 2383, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2384: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_18, reg_addr: 45074, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4847, offset: 7, otp_b0: 0, otp_a0: 478, otpreg_add: 2384, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2385: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_19, reg_addr: 45075, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4848, offset: 15, otp_b0: 0, otp_a0: 478, otpreg_add: 2385, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2386: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_20, reg_addr: 45076, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4849, offset: 23, otp_b0: 0, otp_a0: 478, otpreg_add: 2386, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2387: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_21, reg_addr: 45077, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4850, offset: 31, otp_b0: 0, otp_a0: 478, otpreg_add: 2387, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2388: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_22, reg_addr: 45078, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4851, offset: 7, otp_b0: 0, otp_a0: 479, otpreg_add: 2388, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2389: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_23, reg_addr: 45079, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4852, offset: 15, otp_b0: 0, otp_a0: 479, otpreg_add: 2389, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2390: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_24, reg_addr: 45080, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4853, offset: 23, otp_b0: 0, otp_a0: 479, otpreg_add: 2390, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2391: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_25, reg_addr: 45081, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4854, offset: 31, otp_b0: 0, otp_a0: 479, otpreg_add: 2391, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2392: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_26, reg_addr: 45082, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4855, offset: 7, otp_b0: 0, otp_a0: 480, otpreg_add: 2392, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2393: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_27, reg_addr: 45083, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4856, offset: 15, otp_b0: 0, otp_a0: 480, otpreg_add: 2393, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2394: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_28, reg_addr: 45084, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4857, offset: 23, otp_b0: 0, otp_a0: 480, otpreg_add: 2394, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2395: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_29, reg_addr: 45085, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4858, offset: 31, otp_b0: 0, otp_a0: 480, otpreg_add: 2395, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2396: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_30, reg_addr: 45086, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4859, offset: 7, otp_b0: 0, otp_a0: 481, otpreg_add: 2396, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2397: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_31, reg_addr: 45087, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4860, offset: 15, otp_b0: 0, otp_a0: 481, otpreg_add: 2397, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2398: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_32, reg_addr: 45088, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4861, offset: 23, otp_b0: 0, otp_a0: 481, otpreg_add: 2398, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2399: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_33, reg_addr: 45089, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4862, offset: 31, otp_b0: 0, otp_a0: 481, otpreg_add: 2399, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2400: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_34, reg_addr: 45090, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4863, offset: 7, otp_b0: 0, otp_a0: 482, otpreg_add: 2400, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2401: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_35, reg_addr: 45091, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4864, offset: 15, otp_b0: 0, otp_a0: 482, otpreg_add: 2401, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2402: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_36, reg_addr: 45092, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4865, offset: 23, otp_b0: 0, otp_a0: 482, otpreg_add: 2402, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2403: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_37, reg_addr: 45093, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4866, offset: 31, otp_b0: 0, otp_a0: 482, otpreg_add: 2403, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2404: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_38, reg_addr: 45094, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4867, offset: 7, otp_b0: 0, otp_a0: 483, otpreg_add: 2404, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2405: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_39, reg_addr: 45095, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4868, offset: 15, otp_b0: 0, otp_a0: 483, otpreg_add: 2405, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2406: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_40, reg_addr: 45096, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4869, offset: 23, otp_b0: 0, otp_a0: 483, otpreg_add: 2406, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2407: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_41, reg_addr: 45097, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4870, offset: 31, otp_b0: 0, otp_a0: 483, otpreg_add: 2407, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2408: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_42, reg_addr: 45098, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4871, offset: 7, otp_b0: 0, otp_a0: 484, otpreg_add: 2408, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2409: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_43, reg_addr: 45099, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4872, offset: 15, otp_b0: 0, otp_a0: 484, otpreg_add: 2409, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2410: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_44, reg_addr: 45100, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4873, offset: 23, otp_b0: 0, otp_a0: 484, otpreg_add: 2410, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2411: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_45, reg_addr: 45101, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4874, offset: 31, otp_b0: 0, otp_a0: 484, otpreg_add: 2411, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2412: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_46, reg_addr: 45102, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4875, offset: 7, otp_b0: 0, otp_a0: 485, otpreg_add: 2412, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2413: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_47, reg_addr: 45103, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4876, offset: 15, otp_b0: 0, otp_a0: 485, otpreg_add: 2413, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2414: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_48, reg_addr: 45104, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4877, offset: 23, otp_b0: 0, otp_a0: 485, otpreg_add: 2414, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2415: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_49, reg_addr: 45105, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4878, offset: 31, otp_b0: 0, otp_a0: 485, otpreg_add: 2415, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2416: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_50, reg_addr: 45106, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4879, offset: 7, otp_b0: 0, otp_a0: 486, otpreg_add: 2416, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2417: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_51, reg_addr: 45107, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4880, offset: 15, otp_b0: 0, otp_a0: 486, otpreg_add: 2417, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2418: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_52, reg_addr: 45108, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4881, offset: 23, otp_b0: 0, otp_a0: 486, otpreg_add: 2418, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2419: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_53, reg_addr: 45109, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4882, offset: 31, otp_b0: 0, otp_a0: 486, otpreg_add: 2419, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2420: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_54, reg_addr: 45110, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4883, offset: 7, otp_b0: 0, otp_a0: 487, otpreg_add: 2420, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2421: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_55, reg_addr: 45111, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4884, offset: 15, otp_b0: 0, otp_a0: 487, otpreg_add: 2421, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2422: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_56, reg_addr: 45112, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4885, offset: 23, otp_b0: 0, otp_a0: 487, otpreg_add: 2422, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2423: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_57, reg_addr: 45113, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4886, offset: 31, otp_b0: 0, otp_a0: 487, otpreg_add: 2423, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2424: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_58, reg_addr: 45114, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4887, offset: 7, otp_b0: 0, otp_a0: 488, otpreg_add: 2424, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2425: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_59, reg_addr: 45115, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4888, offset: 15, otp_b0: 0, otp_a0: 488, otpreg_add: 2425, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2426: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_60, reg_addr: 45116, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4889, offset: 23, otp_b0: 0, otp_a0: 488, otpreg_add: 2426, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2427: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_61, reg_addr: 45117, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4890, offset: 31, otp_b0: 0, otp_a0: 488, otpreg_add: 2427, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2428: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_62, reg_addr: 45118, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4891, offset: 7, otp_b0: 0, otp_a0: 489, otpreg_add: 2428, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2429: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_63, reg_addr: 45119, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4892, offset: 15, otp_b0: 0, otp_a0: 489, otpreg_add: 2429, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2430: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_64, reg_addr: 45120, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4893, offset: 23, otp_b0: 0, otp_a0: 489, otpreg_add: 2430, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2431: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_65, reg_addr: 45121, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4894, offset: 31, otp_b0: 0, otp_a0: 489, otpreg_add: 2431, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2432: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_66, reg_addr: 45122, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4895, offset: 7, otp_b0: 0, otp_a0: 490, otpreg_add: 2432, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2433: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_67, reg_addr: 45123, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4896, offset: 15, otp_b0: 0, otp_a0: 490, otpreg_add: 2433, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2434: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_68, reg_addr: 45124, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4897, offset: 23, otp_b0: 0, otp_a0: 490, otpreg_add: 2434, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2435: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_69, reg_addr: 45125, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4898, offset: 31, otp_b0: 0, otp_a0: 490, otpreg_add: 2435, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2436: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_70, reg_addr: 45126, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4899, offset: 7, otp_b0: 0, otp_a0: 491, otpreg_add: 2436, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2437: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_71, reg_addr: 45127, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4900, offset: 15, otp_b0: 0, otp_a0: 491, otpreg_add: 2437, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2438: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_72, reg_addr: 45128, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4901, offset: 23, otp_b0: 0, otp_a0: 491, otpreg_add: 2438, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2439: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_73, reg_addr: 45129, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4902, offset: 31, otp_b0: 0, otp_a0: 491, otpreg_add: 2439, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2440: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_74, reg_addr: 45130, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4903, offset: 7, otp_b0: 0, otp_a0: 492, otpreg_add: 2440, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2441: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_75, reg_addr: 45131, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4904, offset: 15, otp_b0: 0, otp_a0: 492, otpreg_add: 2441, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2442: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_76, reg_addr: 45132, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4905, offset: 23, otp_b0: 0, otp_a0: 492, otpreg_add: 2442, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2443: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_77, reg_addr: 45133, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4906, offset: 31, otp_b0: 0, otp_a0: 492, otpreg_add: 2443, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2444: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_78, reg_addr: 45134, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4907, offset: 7, otp_b0: 0, otp_a0: 493, otpreg_add: 2444, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2445: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_79, reg_addr: 45135, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4908, offset: 15, otp_b0: 0, otp_a0: 493, otpreg_add: 2445, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2446: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_80, reg_addr: 45136, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4909, offset: 23, otp_b0: 0, otp_a0: 493, otpreg_add: 2446, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2447: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_81, reg_addr: 45137, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4910, offset: 31, otp_b0: 0, otp_a0: 493, otpreg_add: 2447, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2448: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_82, reg_addr: 45138, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4911, offset: 7, otp_b0: 0, otp_a0: 494, otpreg_add: 2448, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2449: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_83, reg_addr: 45139, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4912, offset: 15, otp_b0: 0, otp_a0: 494, otpreg_add: 2449, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2450: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_84, reg_addr: 45140, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4913, offset: 23, otp_b0: 0, otp_a0: 494, otpreg_add: 2450, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2451: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_85, reg_addr: 45141, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4914, offset: 31, otp_b0: 0, otp_a0: 494, otpreg_add: 2451, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2452: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_86, reg_addr: 45142, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4915, offset: 7, otp_b0: 0, otp_a0: 495, otpreg_add: 2452, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2453: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_87, reg_addr: 45143, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4916, offset: 15, otp_b0: 0, otp_a0: 495, otpreg_add: 2453, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2454: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_88, reg_addr: 45144, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4917, offset: 23, otp_b0: 0, otp_a0: 495, otpreg_add: 2454, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2455: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_89, reg_addr: 45145, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4918, offset: 31, otp_b0: 0, otp_a0: 495, otpreg_add: 2455, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2456: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_90, reg_addr: 45146, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4919, offset: 7, otp_b0: 0, otp_a0: 496, otpreg_add: 2456, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2457: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_91, reg_addr: 45147, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4920, offset: 15, otp_b0: 0, otp_a0: 496, otpreg_add: 2457, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2458: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_92, reg_addr: 45148, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4921, offset: 23, otp_b0: 0, otp_a0: 496, otpreg_add: 2458, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2459: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_93, reg_addr: 45149, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4922, offset: 31, otp_b0: 0, otp_a0: 496, otpreg_add: 2459, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2460: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_94, reg_addr: 45150, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4923, offset: 7, otp_b0: 0, otp_a0: 497, otpreg_add: 2460, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2461: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_95, reg_addr: 45151, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4924, offset: 15, otp_b0: 0, otp_a0: 497, otpreg_add: 2461, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2462: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_96, reg_addr: 45152, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4925, offset: 23, otp_b0: 0, otp_a0: 497, otpreg_add: 2462, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2463: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_97, reg_addr: 45153, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4926, offset: 31, otp_b0: 0, otp_a0: 497, otpreg_add: 2463, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2464: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_98, reg_addr: 45154, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4927, offset: 7, otp_b0: 0, otp_a0: 498, otpreg_add: 2464, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2465: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_99, reg_addr: 45155, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4928, offset: 15, otp_b0: 0, otp_a0: 498, otpreg_add: 2465, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2466: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_100, reg_addr: 45156, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4929, offset: 23, otp_b0: 0, otp_a0: 498, otpreg_add: 2466, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2467: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_101, reg_addr: 45157, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4930, offset: 31, otp_b0: 0, otp_a0: 498, otpreg_add: 2467, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2468: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_102, reg_addr: 45158, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4931, offset: 7, otp_b0: 0, otp_a0: 499, otpreg_add: 2468, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2469: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_103, reg_addr: 45159, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4932, offset: 15, otp_b0: 0, otp_a0: 499, otpreg_add: 2469, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2470: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_104, reg_addr: 45160, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4933, offset: 23, otp_b0: 0, otp_a0: 499, otpreg_add: 2470, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2471: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_105, reg_addr: 45161, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4934, offset: 31, otp_b0: 0, otp_a0: 499, otpreg_add: 2471, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2472: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_106, reg_addr: 45162, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4935, offset: 7, otp_b0: 0, otp_a0: 500, otpreg_add: 2472, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2473: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_107, reg_addr: 45163, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4936, offset: 15, otp_b0: 0, otp_a0: 500, otpreg_add: 2473, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2474: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_108, reg_addr: 45164, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4937, offset: 23, otp_b0: 0, otp_a0: 500, otpreg_add: 2474, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2475: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_109, reg_addr: 45165, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4938, offset: 31, otp_b0: 0, otp_a0: 500, otpreg_add: 2475, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2476: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_110, reg_addr: 45166, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4939, offset: 7, otp_b0: 0, otp_a0: 501, otpreg_add: 2476, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2477: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_111, reg_addr: 45167, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4940, offset: 15, otp_b0: 0, otp_a0: 501, otpreg_add: 2477, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2478: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_112, reg_addr: 45168, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4941, offset: 23, otp_b0: 0, otp_a0: 501, otpreg_add: 2478, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2479: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_113, reg_addr: 45169, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4942, offset: 31, otp_b0: 0, otp_a0: 501, otpreg_add: 2479, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2480: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_114, reg_addr: 45170, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4943, offset: 7, otp_b0: 0, otp_a0: 502, otpreg_add: 2480, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2481: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_115, reg_addr: 45171, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4944, offset: 15, otp_b0: 0, otp_a0: 502, otpreg_add: 2481, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2482: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_116, reg_addr: 45172, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4945, offset: 23, otp_b0: 0, otp_a0: 502, otpreg_add: 2482, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2483: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_117, reg_addr: 45173, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4946, offset: 31, otp_b0: 0, otp_a0: 502, otpreg_add: 2483, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2484: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_118, reg_addr: 45174, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4947, offset: 7, otp_b0: 0, otp_a0: 503, otpreg_add: 2484, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2485: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_119, reg_addr: 45175, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4948, offset: 15, otp_b0: 0, otp_a0: 503, otpreg_add: 2485, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2486: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_120, reg_addr: 45176, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4949, offset: 23, otp_b0: 0, otp_a0: 503, otpreg_add: 2486, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2487: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_121, reg_addr: 45177, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4950, offset: 31, otp_b0: 0, otp_a0: 503, otpreg_add: 2487, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2488: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_122, reg_addr: 45178, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4951, offset: 7, otp_b0: 0, otp_a0: 504, otpreg_add: 2488, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2489: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_123, reg_addr: 45179, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4952, offset: 15, otp_b0: 0, otp_a0: 504, otpreg_add: 2489, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2490: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_124, reg_addr: 45180, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4953, offset: 23, otp_b0: 0, otp_a0: 504, otpreg_add: 2490, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2491: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_125, reg_addr: 45181, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4954, offset: 31, otp_b0: 0, otp_a0: 504, otpreg_add: 2491, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2492: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_126, reg_addr: 45182, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4955, offset: 7, otp_b0: 0, otp_a0: 505, otpreg_add: 2492, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2493: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_127, reg_addr: 45183, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4956, offset: 15, otp_b0: 0, otp_a0: 505, otpreg_add: 2493, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2494: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_128, reg_addr: 45184, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4957, offset: 23, otp_b0: 0, otp_a0: 505, otpreg_add: 2494, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2495: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_129, reg_addr: 45185, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4958, offset: 31, otp_b0: 0, otp_a0: 505, otpreg_add: 2495, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2496: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_130, reg_addr: 45186, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4959, offset: 7, otp_b0: 0, otp_a0: 506, otpreg_add: 2496, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2497: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_131, reg_addr: 45187, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4960, offset: 15, otp_b0: 0, otp_a0: 506, otpreg_add: 2497, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2498: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_132, reg_addr: 45188, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4961, offset: 23, otp_b0: 0, otp_a0: 506, otpreg_add: 2498, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2499: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_133, reg_addr: 45189, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4962, offset: 31, otp_b0: 0, otp_a0: 506, otpreg_add: 2499, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2500: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_134, reg_addr: 45190, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4963, offset: 7, otp_b0: 0, otp_a0: 507, otpreg_add: 2500, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2501: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_135, reg_addr: 45191, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4964, offset: 15, otp_b0: 0, otp_a0: 507, otpreg_add: 2501, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2502: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_136, reg_addr: 45192, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4965, offset: 23, otp_b0: 0, otp_a0: 507, otpreg_add: 2502, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2503: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_137, reg_addr: 45193, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4966, offset: 31, otp_b0: 0, otp_a0: 507, otpreg_add: 2503, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2504: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_138, reg_addr: 45194, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4967, offset: 7, otp_b0: 0, otp_a0: 508, otpreg_add: 2504, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2505: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_139, reg_addr: 45195, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4968, offset: 15, otp_b0: 0, otp_a0: 508, otpreg_add: 2505, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2506: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_140, reg_addr: 45196, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4969, offset: 23, otp_b0: 0, otp_a0: 508, otpreg_add: 2506, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2507: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_141, reg_addr: 45197, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4970, offset: 31, otp_b0: 0, otp_a0: 508, otpreg_add: 2507, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2508: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_142, reg_addr: 45198, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4971, offset: 7, otp_b0: 0, otp_a0: 509, otpreg_add: 2508, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2509: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_143, reg_addr: 45199, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4972, offset: 15, otp_b0: 0, otp_a0: 509, otpreg_add: 2509, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2510: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_144, reg_addr: 45200, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4973, offset: 23, otp_b0: 0, otp_a0: 509, otpreg_add: 2510, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2511: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_145, reg_addr: 45201, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4974, offset: 31, otp_b0: 0, otp_a0: 509, otpreg_add: 2511, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2512: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_146, reg_addr: 45202, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4975, offset: 7, otp_b0: 0, otp_a0: 510, otpreg_add: 2512, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2513: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_147, reg_addr: 45203, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4976, offset: 15, otp_b0: 0, otp_a0: 510, otpreg_add: 2513, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2514: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_148, reg_addr: 45204, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4977, offset: 23, otp_b0: 0, otp_a0: 510, otpreg_add: 2514, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2515: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_149, reg_addr: 45205, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4978, offset: 31, otp_b0: 0, otp_a0: 510, otpreg_add: 2515, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2516: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_150, reg_addr: 45206, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4979, offset: 7, otp_b0: 0, otp_a0: 511, otpreg_add: 2516, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2517: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_151, reg_addr: 45207, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4980, offset: 15, otp_b0: 0, otp_a0: 511, otpreg_add: 2517, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2518: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_152, reg_addr: 45208, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4981, offset: 23, otp_b0: 0, otp_a0: 511, otpreg_add: 2518, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2519: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_153, reg_addr: 45209, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4982, offset: 31, otp_b0: 0, otp_a0: 511, otpreg_add: 2519, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2520: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_154, reg_addr: 45210, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4983, offset: 7, otp_b0: 0, otp_a0: 512, otpreg_add: 2520, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2521: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_155, reg_addr: 45211, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4984, offset: 15, otp_b0: 0, otp_a0: 512, otpreg_add: 2521, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2522: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_156, reg_addr: 45212, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4985, offset: 23, otp_b0: 0, otp_a0: 512, otpreg_add: 2522, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2523: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_157, reg_addr: 45213, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4986, offset: 31, otp_b0: 0, otp_a0: 512, otpreg_add: 2523, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2524: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_158, reg_addr: 45214, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4987, offset: 7, otp_b0: 0, otp_a0: 513, otpreg_add: 2524, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2525: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_159, reg_addr: 45215, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4988, offset: 15, otp_b0: 0, otp_a0: 513, otpreg_add: 2525, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2526: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_160, reg_addr: 45216, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4989, offset: 23, otp_b0: 0, otp_a0: 513, otpreg_add: 2526, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2527: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_161, reg_addr: 45217, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4990, offset: 31, otp_b0: 0, otp_a0: 513, otpreg_add: 2527, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2528: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_162, reg_addr: 45218, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4991, offset: 7, otp_b0: 0, otp_a0: 514, otpreg_add: 2528, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2529: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_163, reg_addr: 45219, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4992, offset: 15, otp_b0: 0, otp_a0: 514, otpreg_add: 2529, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2530: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_164, reg_addr: 45220, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4993, offset: 23, otp_b0: 0, otp_a0: 514, otpreg_add: 2530, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2531: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_165, reg_addr: 45221, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4994, offset: 31, otp_b0: 0, otp_a0: 514, otpreg_add: 2531, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2532: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_166, reg_addr: 45222, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4995, offset: 7, otp_b0: 0, otp_a0: 515, otpreg_add: 2532, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2533: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_167, reg_addr: 45223, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4996, offset: 15, otp_b0: 0, otp_a0: 515, otpreg_add: 2533, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2534: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_168, reg_addr: 45224, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4997, offset: 23, otp_b0: 0, otp_a0: 515, otpreg_add: 2534, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2535: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_169, reg_addr: 45225, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4998, offset: 31, otp_b0: 0, otp_a0: 515, otpreg_add: 2535, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2536: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_170, reg_addr: 45226, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 4999, offset: 7, otp_b0: 0, otp_a0: 516, otpreg_add: 2536, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2537: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_171, reg_addr: 45227, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5000, offset: 15, otp_b0: 0, otp_a0: 516, otpreg_add: 2537, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2538: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_172, reg_addr: 45228, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5001, offset: 23, otp_b0: 0, otp_a0: 516, otpreg_add: 2538, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2539: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_173, reg_addr: 45229, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5002, offset: 31, otp_b0: 0, otp_a0: 516, otpreg_add: 2539, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2540: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_174, reg_addr: 45230, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5003, offset: 7, otp_b0: 0, otp_a0: 517, otpreg_add: 2540, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2541: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_175, reg_addr: 45231, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5004, offset: 15, otp_b0: 0, otp_a0: 517, otpreg_add: 2541, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2542: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_176, reg_addr: 45232, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5005, offset: 23, otp_b0: 0, otp_a0: 517, otpreg_add: 2542, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2543: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_177, reg_addr: 45233, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5006, offset: 31, otp_b0: 0, otp_a0: 517, otpreg_add: 2543, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2544: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_178, reg_addr: 45234, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5007, offset: 7, otp_b0: 0, otp_a0: 518, otpreg_add: 2544, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2545: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_179, reg_addr: 45235, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5008, offset: 15, otp_b0: 0, otp_a0: 518, otpreg_add: 2545, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2546: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_180, reg_addr: 45236, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5009, offset: 23, otp_b0: 0, otp_a0: 518, otpreg_add: 2546, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2547: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_181, reg_addr: 45237, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5010, offset: 31, otp_b0: 0, otp_a0: 518, otpreg_add: 2547, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2548: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_182, reg_addr: 45238, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5011, offset: 7, otp_b0: 0, otp_a0: 519, otpreg_add: 2548, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2549: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_183, reg_addr: 45239, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5012, offset: 15, otp_b0: 0, otp_a0: 519, otpreg_add: 2549, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2550: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_184, reg_addr: 45240, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5013, offset: 23, otp_b0: 0, otp_a0: 519, otpreg_add: 2550, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2551: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_185, reg_addr: 45241, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5014, offset: 31, otp_b0: 0, otp_a0: 519, otpreg_add: 2551, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2552: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_186, reg_addr: 45242, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5015, offset: 7, otp_b0: 0, otp_a0: 520, otpreg_add: 2552, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2553: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_187, reg_addr: 45243, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5016, offset: 15, otp_b0: 0, otp_a0: 520, otpreg_add: 2553, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2554: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_188, reg_addr: 45244, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5017, offset: 23, otp_b0: 0, otp_a0: 520, otpreg_add: 2554, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2555: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_189, reg_addr: 45245, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5018, offset: 31, otp_b0: 0, otp_a0: 520, otpreg_add: 2555, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2556: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_190, reg_addr: 45246, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5019, offset: 7, otp_b0: 0, otp_a0: 521, otpreg_add: 2556, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2557: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_191, reg_addr: 45247, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5020, offset: 15, otp_b0: 0, otp_a0: 521, otpreg_add: 2557, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2558: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_192, reg_addr: 45248, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5021, offset: 23, otp_b0: 0, otp_a0: 521, otpreg_add: 2558, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2559: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_193, reg_addr: 45249, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5022, offset: 31, otp_b0: 0, otp_a0: 521, otpreg_add: 2559, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2560: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_194, reg_addr: 45250, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5023, offset: 7, otp_b0: 0, otp_a0: 522, otpreg_add: 2560, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2561: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_195, reg_addr: 45251, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5024, offset: 15, otp_b0: 0, otp_a0: 522, otpreg_add: 2561, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2562: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_196, reg_addr: 45252, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5025, offset: 23, otp_b0: 0, otp_a0: 522, otpreg_add: 2562, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2563: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_197, reg_addr: 45253, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5026, offset: 31, otp_b0: 0, otp_a0: 522, otpreg_add: 2563, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2564: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_198, reg_addr: 45254, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5027, offset: 7, otp_b0: 0, otp_a0: 523, otpreg_add: 2564, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2565: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_199, reg_addr: 45255, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5028, offset: 15, otp_b0: 0, otp_a0: 523, otpreg_add: 2565, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2566: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_200, reg_addr: 45256, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5029, offset: 23, otp_b0: 0, otp_a0: 523, otpreg_add: 2566, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2567: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_201, reg_addr: 45257, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5030, offset: 31, otp_b0: 0, otp_a0: 523, otpreg_add: 2567, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2568: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_202, reg_addr: 45258, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5031, offset: 7, otp_b0: 0, otp_a0: 524, otpreg_add: 2568, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2569: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_203, reg_addr: 45259, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5032, offset: 15, otp_b0: 0, otp_a0: 524, otpreg_add: 2569, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2570: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_204, reg_addr: 45260, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5033, offset: 23, otp_b0: 0, otp_a0: 524, otpreg_add: 2570, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2571: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_205, reg_addr: 45261, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5034, offset: 31, otp_b0: 0, otp_a0: 524, otpreg_add: 2571, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2572: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_206, reg_addr: 45262, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5035, offset: 7, otp_b0: 0, otp_a0: 525, otpreg_add: 2572, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2573: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_207, reg_addr: 45263, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5036, offset: 15, otp_b0: 0, otp_a0: 525, otpreg_add: 2573, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2574: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_208, reg_addr: 45264, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5037, offset: 23, otp_b0: 0, otp_a0: 525, otpreg_add: 2574, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2575: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_209, reg_addr: 45265, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5038, offset: 31, otp_b0: 0, otp_a0: 525, otpreg_add: 2575, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2576: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_210, reg_addr: 45266, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5039, offset: 7, otp_b0: 0, otp_a0: 526, otpreg_add: 2576, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2577: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_211, reg_addr: 45267, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5040, offset: 15, otp_b0: 0, otp_a0: 526, otpreg_add: 2577, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2578: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_212, reg_addr: 45268, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5041, offset: 23, otp_b0: 0, otp_a0: 526, otpreg_add: 2578, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2579: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_213, reg_addr: 45269, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5042, offset: 31, otp_b0: 0, otp_a0: 526, otpreg_add: 2579, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2580: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_214, reg_addr: 45270, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5043, offset: 7, otp_b0: 0, otp_a0: 527, otpreg_add: 2580, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2581: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_215, reg_addr: 45271, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5044, offset: 15, otp_b0: 0, otp_a0: 527, otpreg_add: 2581, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2582: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_216, reg_addr: 45272, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5045, offset: 23, otp_b0: 0, otp_a0: 527, otpreg_add: 2582, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2583: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_217, reg_addr: 45273, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5046, offset: 31, otp_b0: 0, otp_a0: 527, otpreg_add: 2583, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2584: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_218, reg_addr: 45274, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5047, offset: 7, otp_b0: 0, otp_a0: 528, otpreg_add: 2584, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2585: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_219, reg_addr: 45275, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5048, offset: 15, otp_b0: 0, otp_a0: 528, otpreg_add: 2585, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2586: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_220, reg_addr: 45276, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5049, offset: 23, otp_b0: 0, otp_a0: 528, otpreg_add: 2586, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2587: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_221, reg_addr: 45277, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5050, offset: 31, otp_b0: 0, otp_a0: 528, otpreg_add: 2587, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2588: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_222, reg_addr: 45278, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5051, offset: 7, otp_b0: 0, otp_a0: 529, otpreg_add: 2588, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2589: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_223, reg_addr: 45279, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5052, offset: 15, otp_b0: 0, otp_a0: 529, otpreg_add: 2589, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2590: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_224, reg_addr: 45280, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5053, offset: 23, otp_b0: 0, otp_a0: 529, otpreg_add: 2590, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2591: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_225, reg_addr: 45281, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5054, offset: 31, otp_b0: 0, otp_a0: 529, otpreg_add: 2591, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2592: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_226, reg_addr: 45282, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5055, offset: 7, otp_b0: 0, otp_a0: 530, otpreg_add: 2592, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2593: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_227, reg_addr: 45283, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5056, offset: 15, otp_b0: 0, otp_a0: 530, otpreg_add: 2593, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2594: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_228, reg_addr: 45284, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5057, offset: 23, otp_b0: 0, otp_a0: 530, otpreg_add: 2594, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2595: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_229, reg_addr: 45285, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5058, offset: 31, otp_b0: 0, otp_a0: 530, otpreg_add: 2595, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2596: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_230, reg_addr: 45286, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5059, offset: 7, otp_b0: 0, otp_a0: 531, otpreg_add: 2596, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2597: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_231, reg_addr: 45287, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5060, offset: 15, otp_b0: 0, otp_a0: 531, otpreg_add: 2597, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2598: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_232, reg_addr: 45288, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5061, offset: 23, otp_b0: 0, otp_a0: 531, otpreg_add: 2598, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2599: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_233, reg_addr: 45289, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5062, offset: 31, otp_b0: 0, otp_a0: 531, otpreg_add: 2599, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2600: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_234, reg_addr: 45290, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5063, offset: 7, otp_b0: 0, otp_a0: 532, otpreg_add: 2600, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2601: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_235, reg_addr: 45291, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5064, offset: 15, otp_b0: 0, otp_a0: 532, otpreg_add: 2601, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2602: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_236, reg_addr: 45292, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5065, offset: 23, otp_b0: 0, otp_a0: 532, otpreg_add: 2602, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2603: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_237, reg_addr: 45293, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5066, offset: 31, otp_b0: 0, otp_a0: 532, otpreg_add: 2603, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2604: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_238, reg_addr: 45294, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5067, offset: 7, otp_b0: 0, otp_a0: 533, otpreg_add: 2604, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2605: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_239, reg_addr: 45295, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5068, offset: 15, otp_b0: 0, otp_a0: 533, otpreg_add: 2605, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2606: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_240, reg_addr: 45296, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5069, offset: 23, otp_b0: 0, otp_a0: 533, otpreg_add: 2606, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2607: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_241, reg_addr: 45297, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5070, offset: 31, otp_b0: 0, otp_a0: 533, otpreg_add: 2607, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2608: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_242, reg_addr: 45298, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5071, offset: 7, otp_b0: 0, otp_a0: 534, otpreg_add: 2608, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2609: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_243, reg_addr: 45299, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5072, offset: 15, otp_b0: 0, otp_a0: 534, otpreg_add: 2609, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2610: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_244, reg_addr: 45300, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5073, offset: 23, otp_b0: 0, otp_a0: 534, otpreg_add: 2610, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2611: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_245, reg_addr: 45301, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5074, offset: 31, otp_b0: 0, otp_a0: 534, otpreg_add: 2611, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2612: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_246, reg_addr: 45302, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5075, offset: 7, otp_b0: 0, otp_a0: 535, otpreg_add: 2612, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2613: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_247, reg_addr: 45303, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5076, offset: 15, otp_b0: 0, otp_a0: 535, otpreg_add: 2613, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2614: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_248, reg_addr: 45304, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5077, offset: 23, otp_b0: 0, otp_a0: 535, otpreg_add: 2614, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2615: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_249, reg_addr: 45305, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5078, offset: 31, otp_b0: 0, otp_a0: 535, otpreg_add: 2615, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2616: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_250, reg_addr: 45306, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5079, offset: 7, otp_b0: 0, otp_a0: 536, otpreg_add: 2616, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2617: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_251, reg_addr: 45307, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5080, offset: 15, otp_b0: 0, otp_a0: 536, otpreg_add: 2617, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2618: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_252, reg_addr: 45308, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5081, offset: 23, otp_b0: 0, otp_a0: 536, otpreg_add: 2618, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2619: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_253, reg_addr: 45309, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5082, offset: 31, otp_b0: 0, otp_a0: 536, otpreg_add: 2619, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2620: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_254, reg_addr: 45310, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5083, offset: 7, otp_b0: 0, otp_a0: 537, otpreg_add: 2620, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2621: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_255, reg_addr: 45311, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5084, offset: 15, otp_b0: 0, otp_a0: 537, otpreg_add: 2621, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2622: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_256, reg_addr: 45312, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5085, offset: 23, otp_b0: 0, otp_a0: 537, otpreg_add: 2622, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2623: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_257, reg_addr: 45313, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5086, offset: 31, otp_b0: 0, otp_a0: 537, otpreg_add: 2623, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2624: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_258, reg_addr: 45314, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5087, offset: 7, otp_b0: 0, otp_a0: 538, otpreg_add: 2624, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2625: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_259, reg_addr: 45315, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5088, offset: 15, otp_b0: 0, otp_a0: 538, otpreg_add: 2625, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2626: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_260, reg_addr: 45316, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5089, offset: 23, otp_b0: 0, otp_a0: 538, otpreg_add: 2626, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2627: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_261, reg_addr: 45317, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5090, offset: 31, otp_b0: 0, otp_a0: 538, otpreg_add: 2627, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2628: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_262, reg_addr: 45318, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5091, offset: 7, otp_b0: 0, otp_a0: 539, otpreg_add: 2628, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2629: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_263, reg_addr: 45319, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5092, offset: 15, otp_b0: 0, otp_a0: 539, otpreg_add: 2629, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2630: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_264, reg_addr: 45320, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5093, offset: 23, otp_b0: 0, otp_a0: 539, otpreg_add: 2630, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2631: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_265, reg_addr: 45321, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5094, offset: 31, otp_b0: 0, otp_a0: 539, otpreg_add: 2631, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2632: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_266, reg_addr: 45322, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5095, offset: 7, otp_b0: 0, otp_a0: 540, otpreg_add: 2632, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2633: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_267, reg_addr: 45323, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5096, offset: 15, otp_b0: 0, otp_a0: 540, otpreg_add: 2633, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2634: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_268, reg_addr: 45324, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5097, offset: 23, otp_b0: 0, otp_a0: 540, otpreg_add: 2634, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2635: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_269, reg_addr: 45325, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5098, offset: 31, otp_b0: 0, otp_a0: 540, otpreg_add: 2635, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2636: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_270, reg_addr: 45326, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5099, offset: 7, otp_b0: 0, otp_a0: 541, otpreg_add: 2636, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2637: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_271, reg_addr: 45327, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5100, offset: 15, otp_b0: 0, otp_a0: 541, otpreg_add: 2637, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2638: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_272, reg_addr: 45328, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5101, offset: 23, otp_b0: 0, otp_a0: 541, otpreg_add: 2638, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2639: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_273, reg_addr: 45329, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5102, offset: 31, otp_b0: 0, otp_a0: 541, otpreg_add: 2639, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2640: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_274, reg_addr: 45330, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5103, offset: 7, otp_b0: 0, otp_a0: 542, otpreg_add: 2640, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2641: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_275, reg_addr: 45331, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5104, offset: 15, otp_b0: 0, otp_a0: 542, otpreg_add: 2641, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2642: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_276, reg_addr: 45332, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5105, offset: 23, otp_b0: 0, otp_a0: 542, otpreg_add: 2642, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2643: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_277, reg_addr: 45333, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5106, offset: 31, otp_b0: 0, otp_a0: 542, otpreg_add: 2643, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2644: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_278, reg_addr: 45334, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5107, offset: 7, otp_b0: 0, otp_a0: 543, otpreg_add: 2644, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2645: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_279, reg_addr: 45335, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5108, offset: 15, otp_b0: 0, otp_a0: 543, otpreg_add: 2645, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2646: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_280, reg_addr: 45336, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5109, offset: 23, otp_b0: 0, otp_a0: 543, otpreg_add: 2646, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2647: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_281, reg_addr: 45337, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5110, offset: 31, otp_b0: 0, otp_a0: 543, otpreg_add: 2647, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2648: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_282, reg_addr: 45338, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5111, offset: 7, otp_b0: 0, otp_a0: 544, otpreg_add: 2648, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2649: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_283, reg_addr: 45339, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5112, offset: 15, otp_b0: 0, otp_a0: 544, otpreg_add: 2649, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2650: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_284, reg_addr: 45340, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5113, offset: 23, otp_b0: 0, otp_a0: 544, otpreg_add: 2650, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2651: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_285, reg_addr: 45341, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5114, offset: 31, otp_b0: 0, otp_a0: 544, otpreg_add: 2651, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2652: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_286, reg_addr: 45342, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5115, offset: 7, otp_b0: 0, otp_a0: 545, otpreg_add: 2652, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2653: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_287, reg_addr: 45343, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5116, offset: 15, otp_b0: 0, otp_a0: 545, otpreg_add: 2653, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2654: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_288, reg_addr: 45344, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5117, offset: 23, otp_b0: 0, otp_a0: 545, otpreg_add: 2654, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2655: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_289, reg_addr: 45345, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5118, offset: 31, otp_b0: 0, otp_a0: 545, otpreg_add: 2655, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2656: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_290, reg_addr: 45346, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5119, offset: 7, otp_b0: 0, otp_a0: 546, otpreg_add: 2656, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2657: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_291, reg_addr: 45347, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5120, offset: 15, otp_b0: 0, otp_a0: 546, otpreg_add: 2657, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2658: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_292, reg_addr: 45348, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5121, offset: 23, otp_b0: 0, otp_a0: 546, otpreg_add: 2658, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2659: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_293, reg_addr: 45349, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5122, offset: 31, otp_b0: 0, otp_a0: 546, otpreg_add: 2659, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2660: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_294, reg_addr: 45350, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5123, offset: 7, otp_b0: 0, otp_a0: 547, otpreg_add: 2660, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2661: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_295, reg_addr: 45351, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5124, offset: 15, otp_b0: 0, otp_a0: 547, otpreg_add: 2661, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2662: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_296, reg_addr: 45352, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5125, offset: 23, otp_b0: 0, otp_a0: 547, otpreg_add: 2662, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2663: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_297, reg_addr: 45353, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5126, offset: 31, otp_b0: 0, otp_a0: 547, otpreg_add: 2663, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2664: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_298, reg_addr: 45354, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5127, offset: 7, otp_b0: 0, otp_a0: 548, otpreg_add: 2664, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2665: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_299, reg_addr: 45355, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5128, offset: 15, otp_b0: 0, otp_a0: 548, otpreg_add: 2665, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2666: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_300, reg_addr: 45356, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5129, offset: 23, otp_b0: 0, otp_a0: 548, otpreg_add: 2666, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2667: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_301, reg_addr: 45357, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5130, offset: 31, otp_b0: 0, otp_a0: 548, otpreg_add: 2667, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2668: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_302, reg_addr: 45358, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5131, offset: 7, otp_b0: 0, otp_a0: 549, otpreg_add: 2668, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2669: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_303, reg_addr: 45359, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5132, offset: 15, otp_b0: 0, otp_a0: 549, otpreg_add: 2669, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2670: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_304, reg_addr: 45360, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5133, offset: 23, otp_b0: 0, otp_a0: 549, otpreg_add: 2670, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2671: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_305, reg_addr: 45361, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5134, offset: 31, otp_b0: 0, otp_a0: 549, otpreg_add: 2671, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2672: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_306, reg_addr: 45362, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5135, offset: 7, otp_b0: 0, otp_a0: 550, otpreg_add: 2672, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2673: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_307, reg_addr: 45363, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5136, offset: 15, otp_b0: 0, otp_a0: 550, otpreg_add: 2673, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2674: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_308, reg_addr: 45364, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5137, offset: 23, otp_b0: 0, otp_a0: 550, otpreg_add: 2674, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2675: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_309, reg_addr: 45365, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5138, offset: 31, otp_b0: 0, otp_a0: 550, otpreg_add: 2675, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2676: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_310, reg_addr: 45366, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5139, offset: 7, otp_b0: 0, otp_a0: 551, otpreg_add: 2676, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2677: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_311, reg_addr: 45367, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5140, offset: 15, otp_b0: 0, otp_a0: 551, otpreg_add: 2677, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2678: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_312, reg_addr: 45368, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5141, offset: 23, otp_b0: 0, otp_a0: 551, otpreg_add: 2678, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2679: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_313, reg_addr: 45369, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5142, offset: 31, otp_b0: 0, otp_a0: 551, otpreg_add: 2679, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2680: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_314, reg_addr: 45370, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5143, offset: 7, otp_b0: 0, otp_a0: 552, otpreg_add: 2680, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2681: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_315, reg_addr: 45371, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5144, offset: 15, otp_b0: 0, otp_a0: 552, otpreg_add: 2681, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2682: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_316, reg_addr: 45372, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5145, offset: 23, otp_b0: 0, otp_a0: 552, otpreg_add: 2682, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2683: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_317, reg_addr: 45373, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5146, offset: 31, otp_b0: 0, otp_a0: 552, otpreg_add: 2683, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2684: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_318, reg_addr: 45374, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5147, offset: 7, otp_b0: 0, otp_a0: 553, otpreg_add: 2684, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2685: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_319, reg_addr: 45375, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5148, offset: 15, otp_b0: 0, otp_a0: 553, otpreg_add: 2685, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2686: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_320, reg_addr: 45376, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5149, offset: 23, otp_b0: 0, otp_a0: 553, otpreg_add: 2686, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2687: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_321, reg_addr: 45377, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5150, offset: 31, otp_b0: 0, otp_a0: 553, otpreg_add: 2687, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2688: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_322, reg_addr: 45378, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5151, offset: 7, otp_b0: 0, otp_a0: 554, otpreg_add: 2688, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2689: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_323, reg_addr: 45379, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5152, offset: 15, otp_b0: 0, otp_a0: 554, otpreg_add: 2689, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2690: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_324, reg_addr: 45380, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5153, offset: 23, otp_b0: 0, otp_a0: 554, otpreg_add: 2690, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2691: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_325, reg_addr: 45381, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5154, offset: 31, otp_b0: 0, otp_a0: 554, otpreg_add: 2691, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2692: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_326, reg_addr: 45382, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5155, offset: 7, otp_b0: 0, otp_a0: 555, otpreg_add: 2692, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2693: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_327, reg_addr: 45383, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5156, offset: 15, otp_b0: 0, otp_a0: 555, otpreg_add: 2693, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2694: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_328, reg_addr: 45384, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5157, offset: 23, otp_b0: 0, otp_a0: 555, otpreg_add: 2694, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2695: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_329, reg_addr: 45385, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5158, offset: 31, otp_b0: 0, otp_a0: 555, otpreg_add: 2695, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2696: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_330, reg_addr: 45386, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5159, offset: 7, otp_b0: 0, otp_a0: 556, otpreg_add: 2696, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2697: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_331, reg_addr: 45387, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5160, offset: 15, otp_b0: 0, otp_a0: 556, otpreg_add: 2697, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2698: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_332, reg_addr: 45388, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5161, offset: 23, otp_b0: 0, otp_a0: 556, otpreg_add: 2698, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2699: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_333, reg_addr: 45389, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5162, offset: 31, otp_b0: 0, otp_a0: 556, otpreg_add: 2699, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2700: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_334, reg_addr: 45390, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5163, offset: 7, otp_b0: 0, otp_a0: 557, otpreg_add: 2700, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2701: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_335, reg_addr: 45391, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5164, offset: 15, otp_b0: 0, otp_a0: 557, otpreg_add: 2701, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2702: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_336, reg_addr: 45392, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5165, offset: 23, otp_b0: 0, otp_a0: 557, otpreg_add: 2702, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2703: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_337, reg_addr: 45393, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5166, offset: 31, otp_b0: 0, otp_a0: 557, otpreg_add: 2703, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2704: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_338, reg_addr: 45394, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5167, offset: 7, otp_b0: 0, otp_a0: 558, otpreg_add: 2704, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2705: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_339, reg_addr: 45395, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5168, offset: 15, otp_b0: 0, otp_a0: 558, otpreg_add: 2705, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2706: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_340, reg_addr: 45396, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5169, offset: 23, otp_b0: 0, otp_a0: 558, otpreg_add: 2706, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2707: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_341, reg_addr: 45397, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5170, offset: 31, otp_b0: 0, otp_a0: 558, otpreg_add: 2707, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2708: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_342, reg_addr: 45398, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5171, offset: 7, otp_b0: 0, otp_a0: 559, otpreg_add: 2708, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2709: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_343, reg_addr: 45399, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5172, offset: 15, otp_b0: 0, otp_a0: 559, otpreg_add: 2709, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2710: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_344, reg_addr: 45400, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5173, offset: 23, otp_b0: 0, otp_a0: 559, otpreg_add: 2710, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2711: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_345, reg_addr: 45401, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5174, offset: 31, otp_b0: 0, otp_a0: 559, otpreg_add: 2711, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2712: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_346, reg_addr: 45402, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5175, offset: 7, otp_b0: 0, otp_a0: 560, otpreg_add: 2712, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2713: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_347, reg_addr: 45403, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5176, offset: 15, otp_b0: 0, otp_a0: 560, otpreg_add: 2713, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2714: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_348, reg_addr: 45404, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5177, offset: 23, otp_b0: 0, otp_a0: 560, otpreg_add: 2714, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2715: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_349, reg_addr: 45405, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5178, offset: 31, otp_b0: 0, otp_a0: 560, otpreg_add: 2715, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2716: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_350, reg_addr: 45406, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5179, offset: 7, otp_b0: 0, otp_a0: 561, otpreg_add: 2716, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2717: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_351, reg_addr: 45407, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5180, offset: 15, otp_b0: 0, otp_a0: 561, otpreg_add: 2717, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2718: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_352, reg_addr: 45408, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5181, offset: 23, otp_b0: 0, otp_a0: 561, otpreg_add: 2718, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2719: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_353, reg_addr: 45409, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5182, offset: 31, otp_b0: 0, otp_a0: 561, otpreg_add: 2719, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2720: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_354, reg_addr: 45410, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5183, offset: 7, otp_b0: 0, otp_a0: 562, otpreg_add: 2720, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2721: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_355, reg_addr: 45411, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5184, offset: 15, otp_b0: 0, otp_a0: 562, otpreg_add: 2721, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2722: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_356, reg_addr: 45412, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5185, offset: 23, otp_b0: 0, otp_a0: 562, otpreg_add: 2722, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2723: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_357, reg_addr: 45413, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5186, offset: 31, otp_b0: 0, otp_a0: 562, otpreg_add: 2723, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2724: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_358, reg_addr: 45414, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5187, offset: 7, otp_b0: 0, otp_a0: 563, otpreg_add: 2724, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2725: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_359, reg_addr: 45415, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5188, offset: 15, otp_b0: 0, otp_a0: 563, otpreg_add: 2725, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2726: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_360, reg_addr: 45416, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5189, offset: 23, otp_b0: 0, otp_a0: 563, otpreg_add: 2726, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2727: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_361, reg_addr: 45417, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5190, offset: 31, otp_b0: 0, otp_a0: 563, otpreg_add: 2727, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2728: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_362, reg_addr: 45418, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5191, offset: 7, otp_b0: 0, otp_a0: 564, otpreg_add: 2728, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2729: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_363, reg_addr: 45419, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5192, offset: 15, otp_b0: 0, otp_a0: 564, otpreg_add: 2729, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2730: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_364, reg_addr: 45420, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5193, offset: 23, otp_b0: 0, otp_a0: 564, otpreg_add: 2730, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2731: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_365, reg_addr: 45421, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5194, offset: 31, otp_b0: 0, otp_a0: 564, otpreg_add: 2731, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2732: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_366, reg_addr: 45422, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5195, offset: 7, otp_b0: 0, otp_a0: 565, otpreg_add: 2732, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2733: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_367, reg_addr: 45423, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5196, offset: 15, otp_b0: 0, otp_a0: 565, otpreg_add: 2733, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2734: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_368, reg_addr: 45424, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5197, offset: 23, otp_b0: 0, otp_a0: 565, otpreg_add: 2734, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2735: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_369, reg_addr: 45425, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5198, offset: 31, otp_b0: 0, otp_a0: 565, otpreg_add: 2735, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2736: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_370, reg_addr: 45426, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5199, offset: 7, otp_b0: 0, otp_a0: 566, otpreg_add: 2736, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2737: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_371, reg_addr: 45427, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5200, offset: 15, otp_b0: 0, otp_a0: 566, otpreg_add: 2737, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2738: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_372, reg_addr: 45428, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5201, offset: 23, otp_b0: 0, otp_a0: 566, otpreg_add: 2738, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2739: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_373, reg_addr: 45429, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5202, offset: 31, otp_b0: 0, otp_a0: 566, otpreg_add: 2739, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2740: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_374, reg_addr: 45430, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5203, offset: 7, otp_b0: 0, otp_a0: 567, otpreg_add: 2740, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2741: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_375, reg_addr: 45431, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5204, offset: 15, otp_b0: 0, otp_a0: 567, otpreg_add: 2741, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2742: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_376, reg_addr: 45432, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5205, offset: 23, otp_b0: 0, otp_a0: 567, otpreg_add: 2742, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2743: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_377, reg_addr: 45433, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5206, offset: 31, otp_b0: 0, otp_a0: 567, otpreg_add: 2743, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2744: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_378, reg_addr: 45434, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5207, offset: 7, otp_b0: 0, otp_a0: 568, otpreg_add: 2744, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2745: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_379, reg_addr: 45435, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5208, offset: 15, otp_b0: 0, otp_a0: 568, otpreg_add: 2745, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2746: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_380, reg_addr: 45436, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5209, offset: 23, otp_b0: 0, otp_a0: 568, otpreg_add: 2746, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2747: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_381, reg_addr: 45437, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5210, offset: 31, otp_b0: 0, otp_a0: 568, otpreg_add: 2747, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2748: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_382, reg_addr: 45438, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5211, offset: 7, otp_b0: 0, otp_a0: 569, otpreg_add: 2748, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2749: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_383, reg_addr: 45439, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5212, offset: 15, otp_b0: 0, otp_a0: 569, otpreg_add: 2749, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2750: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_384, reg_addr: 45440, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5213, offset: 23, otp_b0: 0, otp_a0: 569, otpreg_add: 2750, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2751: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_385, reg_addr: 45441, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5214, offset: 31, otp_b0: 0, otp_a0: 569, otpreg_add: 2751, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2752: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_386, reg_addr: 45442, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5215, offset: 7, otp_b0: 0, otp_a0: 570, otpreg_add: 2752, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2753: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_387, reg_addr: 45443, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5216, offset: 15, otp_b0: 0, otp_a0: 570, otpreg_add: 2753, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2754: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_388, reg_addr: 45444, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5217, offset: 23, otp_b0: 0, otp_a0: 570, otpreg_add: 2754, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2755: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_389, reg_addr: 45445, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5218, offset: 31, otp_b0: 0, otp_a0: 570, otpreg_add: 2755, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2756: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_390, reg_addr: 45446, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5219, offset: 7, otp_b0: 0, otp_a0: 571, otpreg_add: 2756, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2757: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_391, reg_addr: 45447, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5220, offset: 15, otp_b0: 0, otp_a0: 571, otpreg_add: 2757, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2758: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_392, reg_addr: 45448, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5221, offset: 23, otp_b0: 0, otp_a0: 571, otpreg_add: 2758, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2759: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_393, reg_addr: 45449, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5222, offset: 31, otp_b0: 0, otp_a0: 571, otpreg_add: 2759, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2760: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_394, reg_addr: 45450, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5223, offset: 7, otp_b0: 0, otp_a0: 572, otpreg_add: 2760, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2761: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_395, reg_addr: 45451, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5224, offset: 15, otp_b0: 0, otp_a0: 572, otpreg_add: 2761, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2762: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_396, reg_addr: 45452, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5225, offset: 23, otp_b0: 0, otp_a0: 572, otpreg_add: 2762, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2763: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_397, reg_addr: 45453, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5226, offset: 31, otp_b0: 0, otp_a0: 572, otpreg_add: 2763, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2764: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_398, reg_addr: 45454, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5227, offset: 7, otp_b0: 0, otp_a0: 573, otpreg_add: 2764, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2765: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_399, reg_addr: 45455, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5228, offset: 15, otp_b0: 0, otp_a0: 573, otpreg_add: 2765, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2766: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_400, reg_addr: 45456, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5229, offset: 23, otp_b0: 0, otp_a0: 573, otpreg_add: 2766, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2767: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_401, reg_addr: 45457, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5230, offset: 31, otp_b0: 0, otp_a0: 573, otpreg_add: 2767, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2768: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_402, reg_addr: 45458, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5231, offset: 7, otp_b0: 0, otp_a0: 574, otpreg_add: 2768, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2769: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_403, reg_addr: 45459, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5232, offset: 15, otp_b0: 0, otp_a0: 574, otpreg_add: 2769, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2770: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_404, reg_addr: 45460, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5233, offset: 23, otp_b0: 0, otp_a0: 574, otpreg_add: 2770, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2771: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_405, reg_addr: 45461, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5234, offset: 31, otp_b0: 0, otp_a0: 574, otpreg_add: 2771, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2772: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_406, reg_addr: 45462, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5235, offset: 7, otp_b0: 0, otp_a0: 575, otpreg_add: 2772, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2773: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_407, reg_addr: 45463, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5236, offset: 15, otp_b0: 0, otp_a0: 575, otpreg_add: 2773, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2774: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_408, reg_addr: 45464, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5237, offset: 23, otp_b0: 0, otp_a0: 575, otpreg_add: 2774, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2775: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_409, reg_addr: 45465, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5238, offset: 31, otp_b0: 0, otp_a0: 575, otpreg_add: 2775, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2776: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_410, reg_addr: 45466, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5239, offset: 7, otp_b0: 0, otp_a0: 576, otpreg_add: 2776, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2777: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_411, reg_addr: 45467, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5240, offset: 15, otp_b0: 0, otp_a0: 576, otpreg_add: 2777, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2778: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_412, reg_addr: 45468, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5241, offset: 23, otp_b0: 0, otp_a0: 576, otpreg_add: 2778, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2779: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_413, reg_addr: 45469, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5242, offset: 31, otp_b0: 0, otp_a0: 576, otpreg_add: 2779, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2780: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_414, reg_addr: 45470, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5243, offset: 7, otp_b0: 0, otp_a0: 577, otpreg_add: 2780, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2781: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_415, reg_addr: 45471, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5244, offset: 15, otp_b0: 0, otp_a0: 577, otpreg_add: 2781, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2782: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_416, reg_addr: 45472, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5245, offset: 23, otp_b0: 0, otp_a0: 577, otpreg_add: 2782, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2783: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_417, reg_addr: 45473, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5246, offset: 31, otp_b0: 0, otp_a0: 577, otpreg_add: 2783, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2784: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_418, reg_addr: 45474, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5247, offset: 7, otp_b0: 0, otp_a0: 578, otpreg_add: 2784, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2785: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_419, reg_addr: 45475, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5248, offset: 15, otp_b0: 0, otp_a0: 578, otpreg_add: 2785, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2786: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_420, reg_addr: 45476, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5249, offset: 23, otp_b0: 0, otp_a0: 578, otpreg_add: 2786, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2787: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_421, reg_addr: 45477, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5250, offset: 31, otp_b0: 0, otp_a0: 578, otpreg_add: 2787, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2788: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_422, reg_addr: 45478, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5251, offset: 7, otp_b0: 0, otp_a0: 579, otpreg_add: 2788, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2789: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_423, reg_addr: 45479, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5252, offset: 15, otp_b0: 0, otp_a0: 579, otpreg_add: 2789, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2790: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_424, reg_addr: 45480, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5253, offset: 23, otp_b0: 0, otp_a0: 579, otpreg_add: 2790, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2791: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_425, reg_addr: 45481, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5254, offset: 31, otp_b0: 0, otp_a0: 579, otpreg_add: 2791, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2792: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_426, reg_addr: 45482, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5255, offset: 7, otp_b0: 0, otp_a0: 580, otpreg_add: 2792, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2793: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_427, reg_addr: 45483, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5256, offset: 15, otp_b0: 0, otp_a0: 580, otpreg_add: 2793, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2794: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_428, reg_addr: 45484, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5257, offset: 23, otp_b0: 0, otp_a0: 580, otpreg_add: 2794, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2795: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_429, reg_addr: 45485, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5258, offset: 31, otp_b0: 0, otp_a0: 580, otpreg_add: 2795, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2796: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_430, reg_addr: 45486, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5259, offset: 7, otp_b0: 0, otp_a0: 581, otpreg_add: 2796, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2797: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_431, reg_addr: 45487, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5260, offset: 15, otp_b0: 0, otp_a0: 581, otpreg_add: 2797, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2798: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_432, reg_addr: 45488, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5261, offset: 23, otp_b0: 0, otp_a0: 581, otpreg_add: 2798, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2799: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_433, reg_addr: 45489, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5262, offset: 31, otp_b0: 0, otp_a0: 581, otpreg_add: 2799, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2800: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_434, reg_addr: 45490, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5263, offset: 7, otp_b0: 0, otp_a0: 582, otpreg_add: 2800, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2801: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_435, reg_addr: 45491, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5264, offset: 15, otp_b0: 0, otp_a0: 582, otpreg_add: 2801, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2802: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_436, reg_addr: 45492, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5265, offset: 23, otp_b0: 0, otp_a0: 582, otpreg_add: 2802, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2803: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_437, reg_addr: 45493, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5266, offset: 31, otp_b0: 0, otp_a0: 582, otpreg_add: 2803, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2804: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_438, reg_addr: 45494, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5267, offset: 7, otp_b0: 0, otp_a0: 583, otpreg_add: 2804, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2805: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_439, reg_addr: 45495, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5268, offset: 15, otp_b0: 0, otp_a0: 583, otpreg_add: 2805, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2806: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_440, reg_addr: 45496, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5269, offset: 23, otp_b0: 0, otp_a0: 583, otpreg_add: 2806, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2807: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_441, reg_addr: 45497, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5270, offset: 31, otp_b0: 0, otp_a0: 583, otpreg_add: 2807, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2808: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_442, reg_addr: 45498, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5271, offset: 7, otp_b0: 0, otp_a0: 584, otpreg_add: 2808, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2809: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_443, reg_addr: 45499, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5272, offset: 15, otp_b0: 0, otp_a0: 584, otpreg_add: 2809, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2810: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_444, reg_addr: 45500, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5273, offset: 23, otp_b0: 0, otp_a0: 584, otpreg_add: 2810, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2811: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_445, reg_addr: 45501, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5274, offset: 31, otp_b0: 0, otp_a0: 584, otpreg_add: 2811, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2812: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_446, reg_addr: 45502, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5275, offset: 7, otp_b0: 0, otp_a0: 585, otpreg_add: 2812, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2813: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_447, reg_addr: 45503, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5276, offset: 15, otp_b0: 0, otp_a0: 585, otpreg_add: 2813, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2814: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_448, reg_addr: 45504, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5277, offset: 23, otp_b0: 0, otp_a0: 585, otpreg_add: 2814, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2815: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_449, reg_addr: 45505, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5278, offset: 31, otp_b0: 0, otp_a0: 585, otpreg_add: 2815, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2816: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_450, reg_addr: 45506, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5279, offset: 7, otp_b0: 0, otp_a0: 586, otpreg_add: 2816, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2817: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_451, reg_addr: 45507, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5280, offset: 15, otp_b0: 0, otp_a0: 586, otpreg_add: 2817, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2818: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_452, reg_addr: 45508, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5281, offset: 23, otp_b0: 0, otp_a0: 586, otpreg_add: 2818, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2819: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_453, reg_addr: 45509, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5282, offset: 31, otp_b0: 0, otp_a0: 586, otpreg_add: 2819, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2820: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_454, reg_addr: 45510, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5283, offset: 7, otp_b0: 0, otp_a0: 587, otpreg_add: 2820, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2821: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_455, reg_addr: 45511, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5284, offset: 15, otp_b0: 0, otp_a0: 587, otpreg_add: 2821, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2822: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_456, reg_addr: 45512, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5285, offset: 23, otp_b0: 0, otp_a0: 587, otpreg_add: 2822, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2823: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_457, reg_addr: 45513, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5286, offset: 31, otp_b0: 0, otp_a0: 587, otpreg_add: 2823, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2824: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_458, reg_addr: 45514, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5287, offset: 7, otp_b0: 0, otp_a0: 588, otpreg_add: 2824, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2825: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_459, reg_addr: 45515, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5288, offset: 15, otp_b0: 0, otp_a0: 588, otpreg_add: 2825, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2826: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_460, reg_addr: 45516, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5289, offset: 23, otp_b0: 0, otp_a0: 588, otpreg_add: 2826, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2827: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_461, reg_addr: 45517, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5290, offset: 31, otp_b0: 0, otp_a0: 588, otpreg_add: 2827, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2828: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_462, reg_addr: 45518, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5291, offset: 7, otp_b0: 0, otp_a0: 589, otpreg_add: 2828, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2829: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_463, reg_addr: 45519, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5292, offset: 15, otp_b0: 0, otp_a0: 589, otpreg_add: 2829, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2830: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_464, reg_addr: 45520, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5293, offset: 23, otp_b0: 0, otp_a0: 589, otpreg_add: 2830, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2831: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_465, reg_addr: 45521, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5294, offset: 31, otp_b0: 0, otp_a0: 589, otpreg_add: 2831, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2832: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_466, reg_addr: 45522, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5295, offset: 7, otp_b0: 0, otp_a0: 590, otpreg_add: 2832, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2833: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_467, reg_addr: 45523, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5296, offset: 15, otp_b0: 0, otp_a0: 590, otpreg_add: 2833, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2834: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_468, reg_addr: 45524, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5297, offset: 23, otp_b0: 0, otp_a0: 590, otpreg_add: 2834, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2835: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_469, reg_addr: 45525, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5298, offset: 31, otp_b0: 0, otp_a0: 590, otpreg_add: 2835, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2836: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_470, reg_addr: 45526, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5299, offset: 7, otp_b0: 0, otp_a0: 591, otpreg_add: 2836, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2837: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_471, reg_addr: 45527, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5300, offset: 15, otp_b0: 0, otp_a0: 591, otpreg_add: 2837, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2838: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_472, reg_addr: 45528, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5301, offset: 23, otp_b0: 0, otp_a0: 591, otpreg_add: 2838, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2839: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_473, reg_addr: 45529, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5302, offset: 31, otp_b0: 0, otp_a0: 591, otpreg_add: 2839, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2840: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_474, reg_addr: 45530, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5303, offset: 7, otp_b0: 0, otp_a0: 592, otpreg_add: 2840, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2841: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_475, reg_addr: 45531, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5304, offset: 15, otp_b0: 0, otp_a0: 592, otpreg_add: 2841, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2842: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_476, reg_addr: 45532, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5305, offset: 23, otp_b0: 0, otp_a0: 592, otpreg_add: 2842, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2843: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_477, reg_addr: 45533, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5306, offset: 31, otp_b0: 0, otp_a0: 592, otpreg_add: 2843, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2844: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_478, reg_addr: 45534, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5307, offset: 7, otp_b0: 0, otp_a0: 593, otpreg_add: 2844, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2845: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_479, reg_addr: 45535, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5308, offset: 15, otp_b0: 0, otp_a0: 593, otpreg_add: 2845, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2846: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_480, reg_addr: 45536, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5309, offset: 23, otp_b0: 0, otp_a0: 593, otpreg_add: 2846, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2847: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_481, reg_addr: 45537, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5310, offset: 31, otp_b0: 0, otp_a0: 593, otpreg_add: 2847, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2848: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_482, reg_addr: 45538, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5311, offset: 7, otp_b0: 0, otp_a0: 594, otpreg_add: 2848, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2849: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_483, reg_addr: 45539, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5312, offset: 15, otp_b0: 0, otp_a0: 594, otpreg_add: 2849, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2850: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_484, reg_addr: 45540, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5313, offset: 23, otp_b0: 0, otp_a0: 594, otpreg_add: 2850, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2851: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_485, reg_addr: 45541, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5314, offset: 31, otp_b0: 0, otp_a0: 594, otpreg_add: 2851, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2852: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_486, reg_addr: 45542, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5315, offset: 7, otp_b0: 0, otp_a0: 595, otpreg_add: 2852, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2853: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_487, reg_addr: 45543, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5316, offset: 15, otp_b0: 0, otp_a0: 595, otpreg_add: 2853, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2854: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_488, reg_addr: 45544, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5317, offset: 23, otp_b0: 0, otp_a0: 595, otpreg_add: 2854, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2855: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_489, reg_addr: 45545, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5318, offset: 31, otp_b0: 0, otp_a0: 595, otpreg_add: 2855, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2856: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_490, reg_addr: 45546, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5319, offset: 7, otp_b0: 0, otp_a0: 596, otpreg_add: 2856, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2857: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_491, reg_addr: 45547, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5320, offset: 15, otp_b0: 0, otp_a0: 596, otpreg_add: 2857, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2858: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_492, reg_addr: 45548, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5321, offset: 23, otp_b0: 0, otp_a0: 596, otpreg_add: 2858, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2859: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_493, reg_addr: 45549, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5322, offset: 31, otp_b0: 0, otp_a0: 596, otpreg_add: 2859, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2860: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_494, reg_addr: 45550, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5323, offset: 7, otp_b0: 0, otp_a0: 597, otpreg_add: 2860, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2861: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_495, reg_addr: 45551, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5324, offset: 15, otp_b0: 0, otp_a0: 597, otpreg_add: 2861, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2862: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_496, reg_addr: 45552, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5325, offset: 23, otp_b0: 0, otp_a0: 597, otpreg_add: 2862, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2863: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_497, reg_addr: 45553, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5326, offset: 31, otp_b0: 0, otp_a0: 597, otpreg_add: 2863, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2864: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_498, reg_addr: 45554, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5327, offset: 7, otp_b0: 0, otp_a0: 598, otpreg_add: 2864, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2865: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_499, reg_addr: 45555, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5328, offset: 15, otp_b0: 0, otp_a0: 598, otpreg_add: 2865, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2866: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_500, reg_addr: 45556, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5329, offset: 23, otp_b0: 0, otp_a0: 598, otpreg_add: 2866, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2867: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_501, reg_addr: 45557, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5330, offset: 31, otp_b0: 0, otp_a0: 598, otpreg_add: 2867, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2868: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_502, reg_addr: 45558, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5331, offset: 7, otp_b0: 0, otp_a0: 599, otpreg_add: 2868, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2869: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_503, reg_addr: 45559, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5332, offset: 15, otp_b0: 0, otp_a0: 599, otpreg_add: 2869, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2870: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_504, reg_addr: 45560, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5333, offset: 23, otp_b0: 0, otp_a0: 599, otpreg_add: 2870, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2871: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_505, reg_addr: 45561, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5334, offset: 31, otp_b0: 0, otp_a0: 599, otpreg_add: 2871, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2872: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_506, reg_addr: 45562, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5335, offset: 7, otp_b0: 0, otp_a0: 600, otpreg_add: 2872, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2873: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_507, reg_addr: 45563, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5336, offset: 15, otp_b0: 0, otp_a0: 600, otpreg_add: 2873, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2874: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_508, reg_addr: 45564, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5337, offset: 23, otp_b0: 0, otp_a0: 600, otpreg_add: 2874, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2875: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_509, reg_addr: 45565, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5338, offset: 31, otp_b0: 0, otp_a0: 600, otpreg_add: 2875, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2876: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_510, reg_addr: 45566, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5339, offset: 7, otp_b0: 0, otp_a0: 601, otpreg_add: 2876, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2877: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_511, reg_addr: 45567, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5340, offset: 15, otp_b0: 0, otp_a0: 601, otpreg_add: 2877, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2878: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_512, reg_addr: 45568, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5341, offset: 23, otp_b0: 0, otp_a0: 601, otpreg_add: 2878, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2879: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_513, reg_addr: 45569, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5342, offset: 31, otp_b0: 0, otp_a0: 601, otpreg_add: 2879, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2880: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_514, reg_addr: 45570, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5343, offset: 7, otp_b0: 0, otp_a0: 602, otpreg_add: 2880, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2881: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_515, reg_addr: 45571, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5344, offset: 15, otp_b0: 0, otp_a0: 602, otpreg_add: 2881, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2882: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_516, reg_addr: 45572, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5345, offset: 23, otp_b0: 0, otp_a0: 602, otpreg_add: 2882, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2883: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_517, reg_addr: 45573, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5346, offset: 31, otp_b0: 0, otp_a0: 602, otpreg_add: 2883, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2884: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_518, reg_addr: 45574, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5347, offset: 7, otp_b0: 0, otp_a0: 603, otpreg_add: 2884, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2885: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_519, reg_addr: 45575, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5348, offset: 15, otp_b0: 0, otp_a0: 603, otpreg_add: 2885, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2886: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_520, reg_addr: 45576, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5349, offset: 23, otp_b0: 0, otp_a0: 603, otpreg_add: 2886, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2887: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_521, reg_addr: 45577, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5350, offset: 31, otp_b0: 0, otp_a0: 603, otpreg_add: 2887, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2888: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_522, reg_addr: 45578, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5351, offset: 7, otp_b0: 0, otp_a0: 604, otpreg_add: 2888, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2889: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_523, reg_addr: 45579, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5352, offset: 15, otp_b0: 0, otp_a0: 604, otpreg_add: 2889, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2890: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_524, reg_addr: 45580, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5353, offset: 23, otp_b0: 0, otp_a0: 604, otpreg_add: 2890, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2891: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_525, reg_addr: 45581, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5354, offset: 31, otp_b0: 0, otp_a0: 604, otpreg_add: 2891, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2892: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_526, reg_addr: 45582, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5355, offset: 7, otp_b0: 0, otp_a0: 605, otpreg_add: 2892, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2893: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_527, reg_addr: 45583, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5356, offset: 15, otp_b0: 0, otp_a0: 605, otpreg_add: 2893, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2894: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_528, reg_addr: 45584, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5357, offset: 23, otp_b0: 0, otp_a0: 605, otpreg_add: 2894, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2895: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_529, reg_addr: 45585, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5358, offset: 31, otp_b0: 0, otp_a0: 605, otpreg_add: 2895, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2896: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_530, reg_addr: 45586, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5359, offset: 7, otp_b0: 0, otp_a0: 606, otpreg_add: 2896, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2897: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_531, reg_addr: 45587, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5360, offset: 15, otp_b0: 0, otp_a0: 606, otpreg_add: 2897, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2898: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_532, reg_addr: 45588, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5361, offset: 23, otp_b0: 0, otp_a0: 606, otpreg_add: 2898, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2899: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_533, reg_addr: 45589, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5362, offset: 31, otp_b0: 0, otp_a0: 606, otpreg_add: 2899, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2900: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_534, reg_addr: 45590, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5363, offset: 7, otp_b0: 0, otp_a0: 607, otpreg_add: 2900, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2901: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_535, reg_addr: 45591, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5364, offset: 15, otp_b0: 0, otp_a0: 607, otpreg_add: 2901, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2902: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_536, reg_addr: 45592, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5365, offset: 23, otp_b0: 0, otp_a0: 607, otpreg_add: 2902, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2903: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_537, reg_addr: 45593, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5366, offset: 31, otp_b0: 0, otp_a0: 607, otpreg_add: 2903, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2904: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_538, reg_addr: 45594, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5367, offset: 7, otp_b0: 0, otp_a0: 608, otpreg_add: 2904, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2905: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_539, reg_addr: 45595, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5368, offset: 15, otp_b0: 0, otp_a0: 608, otpreg_add: 2905, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2906: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_540, reg_addr: 45596, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5369, offset: 23, otp_b0: 0, otp_a0: 608, otpreg_add: 2906, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2907: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_541, reg_addr: 45597, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5370, offset: 31, otp_b0: 0, otp_a0: 608, otpreg_add: 2907, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2908: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_542, reg_addr: 45598, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5371, offset: 7, otp_b0: 0, otp_a0: 609, otpreg_add: 2908, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2909: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_543, reg_addr: 45599, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5372, offset: 15, otp_b0: 0, otp_a0: 609, otpreg_add: 2909, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2910: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_544, reg_addr: 45600, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5373, offset: 23, otp_b0: 0, otp_a0: 609, otpreg_add: 2910, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2911: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_545, reg_addr: 45601, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5374, offset: 31, otp_b0: 0, otp_a0: 609, otpreg_add: 2911, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2912: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_546, reg_addr: 45602, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5375, offset: 7, otp_b0: 0, otp_a0: 610, otpreg_add: 2912, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2913: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_547, reg_addr: 45603, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5376, offset: 15, otp_b0: 0, otp_a0: 610, otpreg_add: 2913, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2914: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_548, reg_addr: 45604, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5377, offset: 23, otp_b0: 0, otp_a0: 610, otpreg_add: 2914, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2915: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_549, reg_addr: 45605, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5378, offset: 31, otp_b0: 0, otp_a0: 610, otpreg_add: 2915, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2916: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_550, reg_addr: 45606, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5379, offset: 7, otp_b0: 0, otp_a0: 611, otpreg_add: 2916, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2917: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_551, reg_addr: 45607, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5380, offset: 15, otp_b0: 0, otp_a0: 611, otpreg_add: 2917, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2918: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_552, reg_addr: 45608, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5381, offset: 23, otp_b0: 0, otp_a0: 611, otpreg_add: 2918, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2919: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_553, reg_addr: 45609, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5382, offset: 31, otp_b0: 0, otp_a0: 611, otpreg_add: 2919, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2920: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_554, reg_addr: 45610, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5383, offset: 7, otp_b0: 0, otp_a0: 612, otpreg_add: 2920, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2921: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_555, reg_addr: 45611, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5384, offset: 15, otp_b0: 0, otp_a0: 612, otpreg_add: 2921, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2922: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_556, reg_addr: 45612, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5385, offset: 23, otp_b0: 0, otp_a0: 612, otpreg_add: 2922, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2923: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_557, reg_addr: 45613, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5386, offset: 31, otp_b0: 0, otp_a0: 612, otpreg_add: 2923, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2924: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_558, reg_addr: 45614, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5387, offset: 7, otp_b0: 0, otp_a0: 613, otpreg_add: 2924, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2925: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_559, reg_addr: 45615, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5388, offset: 15, otp_b0: 0, otp_a0: 613, otpreg_add: 2925, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2926: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_560, reg_addr: 45616, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5389, offset: 23, otp_b0: 0, otp_a0: 613, otpreg_add: 2926, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2927: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_561, reg_addr: 45617, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5390, offset: 31, otp_b0: 0, otp_a0: 613, otpreg_add: 2927, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2928: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_562, reg_addr: 45618, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5391, offset: 7, otp_b0: 0, otp_a0: 614, otpreg_add: 2928, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2929: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_563, reg_addr: 45619, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5392, offset: 15, otp_b0: 0, otp_a0: 614, otpreg_add: 2929, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2930: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_564, reg_addr: 45620, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5393, offset: 23, otp_b0: 0, otp_a0: 614, otpreg_add: 2930, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2931: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_565, reg_addr: 45621, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5394, offset: 31, otp_b0: 0, otp_a0: 614, otpreg_add: 2931, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2932: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_566, reg_addr: 45622, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5395, offset: 7, otp_b0: 0, otp_a0: 615, otpreg_add: 2932, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2933: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_567, reg_addr: 45623, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5396, offset: 15, otp_b0: 0, otp_a0: 615, otpreg_add: 2933, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2934: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_568, reg_addr: 45624, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5397, offset: 23, otp_b0: 0, otp_a0: 615, otpreg_add: 2934, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2935: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_569, reg_addr: 45625, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5398, offset: 31, otp_b0: 0, otp_a0: 615, otpreg_add: 2935, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2936: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_570, reg_addr: 45626, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5399, offset: 7, otp_b0: 0, otp_a0: 616, otpreg_add: 2936, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2937: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_571, reg_addr: 45627, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5400, offset: 15, otp_b0: 0, otp_a0: 616, otpreg_add: 2937, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2938: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_572, reg_addr: 45628, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5401, offset: 23, otp_b0: 0, otp_a0: 616, otpreg_add: 2938, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2939: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_573, reg_addr: 45629, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5402, offset: 31, otp_b0: 0, otp_a0: 616, otpreg_add: 2939, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2940: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_574, reg_addr: 45630, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5403, offset: 7, otp_b0: 0, otp_a0: 617, otpreg_add: 2940, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2941: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_575, reg_addr: 45631, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5404, offset: 15, otp_b0: 0, otp_a0: 617, otpreg_add: 2941, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2942: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_576, reg_addr: 45632, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5405, offset: 23, otp_b0: 0, otp_a0: 617, otpreg_add: 2942, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2943: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_577, reg_addr: 45633, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5406, offset: 31, otp_b0: 0, otp_a0: 617, otpreg_add: 2943, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2944: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_578, reg_addr: 45634, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5407, offset: 7, otp_b0: 0, otp_a0: 618, otpreg_add: 2944, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2945: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_579, reg_addr: 45635, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5408, offset: 15, otp_b0: 0, otp_a0: 618, otpreg_add: 2945, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2946: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_580, reg_addr: 45636, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5409, offset: 23, otp_b0: 0, otp_a0: 618, otpreg_add: 2946, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2947: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_581, reg_addr: 45637, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5410, offset: 31, otp_b0: 0, otp_a0: 618, otpreg_add: 2947, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2948: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_582, reg_addr: 45638, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5411, offset: 7, otp_b0: 0, otp_a0: 619, otpreg_add: 2948, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2949: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_583, reg_addr: 45639, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5412, offset: 15, otp_b0: 0, otp_a0: 619, otpreg_add: 2949, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2950: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_584, reg_addr: 45640, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5413, offset: 23, otp_b0: 0, otp_a0: 619, otpreg_add: 2950, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2951: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_585, reg_addr: 45641, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5414, offset: 31, otp_b0: 0, otp_a0: 619, otpreg_add: 2951, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2952: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_586, reg_addr: 45642, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5415, offset: 7, otp_b0: 0, otp_a0: 620, otpreg_add: 2952, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2953: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_587, reg_addr: 45643, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5416, offset: 15, otp_b0: 0, otp_a0: 620, otpreg_add: 2953, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2954: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_588, reg_addr: 45644, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5417, offset: 23, otp_b0: 0, otp_a0: 620, otpreg_add: 2954, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2955: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_589, reg_addr: 45645, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5418, offset: 31, otp_b0: 0, otp_a0: 620, otpreg_add: 2955, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2956: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_590, reg_addr: 45646, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5419, offset: 7, otp_b0: 0, otp_a0: 621, otpreg_add: 2956, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2957: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_591, reg_addr: 45647, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5420, offset: 15, otp_b0: 0, otp_a0: 621, otpreg_add: 2957, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2958: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_592, reg_addr: 45648, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5421, offset: 23, otp_b0: 0, otp_a0: 621, otpreg_add: 2958, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2959: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_593, reg_addr: 45649, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5422, offset: 31, otp_b0: 0, otp_a0: 621, otpreg_add: 2959, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2960: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_594, reg_addr: 45650, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5423, offset: 7, otp_b0: 0, otp_a0: 622, otpreg_add: 2960, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2961: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_595, reg_addr: 45651, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5424, offset: 15, otp_b0: 0, otp_a0: 622, otpreg_add: 2961, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2962: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_596, reg_addr: 45652, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5425, offset: 23, otp_b0: 0, otp_a0: 622, otpreg_add: 2962, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2963: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_597, reg_addr: 45653, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5426, offset: 31, otp_b0: 0, otp_a0: 622, otpreg_add: 2963, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2964: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_598, reg_addr: 45654, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5427, offset: 7, otp_b0: 0, otp_a0: 623, otpreg_add: 2964, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2965: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_599, reg_addr: 45655, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5428, offset: 15, otp_b0: 0, otp_a0: 623, otpreg_add: 2965, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2966: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_600, reg_addr: 45656, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5429, offset: 23, otp_b0: 0, otp_a0: 623, otpreg_add: 2966, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2967: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_601, reg_addr: 45657, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5430, offset: 31, otp_b0: 0, otp_a0: 623, otpreg_add: 2967, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2968: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_602, reg_addr: 45658, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5431, offset: 7, otp_b0: 0, otp_a0: 624, otpreg_add: 2968, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2969: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_603, reg_addr: 45659, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5432, offset: 15, otp_b0: 0, otp_a0: 624, otpreg_add: 2969, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2970: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_604, reg_addr: 45660, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5433, offset: 23, otp_b0: 0, otp_a0: 624, otpreg_add: 2970, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2971: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_605, reg_addr: 45661, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5434, offset: 31, otp_b0: 0, otp_a0: 624, otpreg_add: 2971, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2972: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_606, reg_addr: 45662, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5435, offset: 7, otp_b0: 0, otp_a0: 625, otpreg_add: 2972, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2973: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_607, reg_addr: 45663, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5436, offset: 15, otp_b0: 0, otp_a0: 625, otpreg_add: 2973, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2974: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_608, reg_addr: 45664, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5437, offset: 23, otp_b0: 0, otp_a0: 625, otpreg_add: 2974, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2975: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_609, reg_addr: 45665, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5438, offset: 31, otp_b0: 0, otp_a0: 625, otpreg_add: 2975, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2976: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_610, reg_addr: 45666, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5439, offset: 7, otp_b0: 0, otp_a0: 626, otpreg_add: 2976, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2977: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_611, reg_addr: 45667, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5440, offset: 15, otp_b0: 0, otp_a0: 626, otpreg_add: 2977, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2978: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_612, reg_addr: 45668, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5441, offset: 23, otp_b0: 0, otp_a0: 626, otpreg_add: 2978, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2979: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_613, reg_addr: 45669, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5442, offset: 31, otp_b0: 0, otp_a0: 626, otpreg_add: 2979, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2980: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_614, reg_addr: 45670, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5443, offset: 7, otp_b0: 0, otp_a0: 627, otpreg_add: 2980, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2981: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_615, reg_addr: 45671, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5444, offset: 15, otp_b0: 0, otp_a0: 627, otpreg_add: 2981, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2982: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_616, reg_addr: 45672, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5445, offset: 23, otp_b0: 0, otp_a0: 627, otpreg_add: 2982, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2983: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_617, reg_addr: 45673, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5446, offset: 31, otp_b0: 0, otp_a0: 627, otpreg_add: 2983, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2984: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_618, reg_addr: 45674, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5447, offset: 7, otp_b0: 0, otp_a0: 628, otpreg_add: 2984, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2985: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_619, reg_addr: 45675, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5448, offset: 15, otp_b0: 0, otp_a0: 628, otpreg_add: 2985, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2986: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_620, reg_addr: 45676, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5449, offset: 23, otp_b0: 0, otp_a0: 628, otpreg_add: 2986, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2987: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_621, reg_addr: 45677, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5450, offset: 31, otp_b0: 0, otp_a0: 628, otpreg_add: 2987, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2988: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_622, reg_addr: 45678, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5451, offset: 7, otp_b0: 0, otp_a0: 629, otpreg_add: 2988, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2989: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_623, reg_addr: 45679, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5452, offset: 15, otp_b0: 0, otp_a0: 629, otpreg_add: 2989, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2990: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_624, reg_addr: 45680, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5453, offset: 23, otp_b0: 0, otp_a0: 629, otpreg_add: 2990, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2991: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_625, reg_addr: 45681, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5454, offset: 31, otp_b0: 0, otp_a0: 629, otpreg_add: 2991, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2992: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_626, reg_addr: 45682, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5455, offset: 7, otp_b0: 0, otp_a0: 630, otpreg_add: 2992, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2993: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_627, reg_addr: 45683, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5456, offset: 15, otp_b0: 0, otp_a0: 630, otpreg_add: 2993, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2994: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_628, reg_addr: 45684, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5457, offset: 23, otp_b0: 0, otp_a0: 630, otpreg_add: 2994, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2995: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_629, reg_addr: 45685, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5458, offset: 31, otp_b0: 0, otp_a0: 630, otpreg_add: 2995, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2996: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_630, reg_addr: 45686, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5459, offset: 7, otp_b0: 0, otp_a0: 631, otpreg_add: 2996, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2997: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_631, reg_addr: 45687, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5460, offset: 15, otp_b0: 0, otp_a0: 631, otpreg_add: 2997, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2998: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_632, reg_addr: 45688, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5461, offset: 23, otp_b0: 0, otp_a0: 631, otpreg_add: 2998, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_2999: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_633, reg_addr: 45689, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5462, offset: 31, otp_b0: 0, otp_a0: 631, otpreg_add: 2999, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3000: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_634, reg_addr: 45690, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5463, offset: 7, otp_b0: 0, otp_a0: 632, otpreg_add: 3000, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3001: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_635, reg_addr: 45691, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5464, offset: 15, otp_b0: 0, otp_a0: 632, otpreg_add: 3001, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3002: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_636, reg_addr: 45692, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5465, offset: 23, otp_b0: 0, otp_a0: 632, otpreg_add: 3002, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3003: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_637, reg_addr: 45693, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5466, offset: 31, otp_b0: 0, otp_a0: 632, otpreg_add: 3003, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3004: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_638, reg_addr: 45694, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5467, offset: 7, otp_b0: 0, otp_a0: 633, otpreg_add: 3004, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3005: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_639, reg_addr: 45695, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5468, offset: 15, otp_b0: 0, otp_a0: 633, otpreg_add: 3005, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3006: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_640, reg_addr: 45696, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5469, offset: 23, otp_b0: 0, otp_a0: 633, otpreg_add: 3006, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3007: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_641, reg_addr: 45697, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5470, offset: 31, otp_b0: 0, otp_a0: 633, otpreg_add: 3007, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3008: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_642, reg_addr: 45698, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5471, offset: 7, otp_b0: 0, otp_a0: 634, otpreg_add: 3008, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3009: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_643, reg_addr: 45699, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5472, offset: 15, otp_b0: 0, otp_a0: 634, otpreg_add: 3009, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3010: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_644, reg_addr: 45700, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5473, offset: 23, otp_b0: 0, otp_a0: 634, otpreg_add: 3010, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3011: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_645, reg_addr: 45701, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5474, offset: 31, otp_b0: 0, otp_a0: 634, otpreg_add: 3011, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3012: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_646, reg_addr: 45702, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5475, offset: 7, otp_b0: 0, otp_a0: 635, otpreg_add: 3012, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3013: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_647, reg_addr: 45703, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5476, offset: 15, otp_b0: 0, otp_a0: 635, otpreg_add: 3013, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3014: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_648, reg_addr: 45704, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5477, offset: 23, otp_b0: 0, otp_a0: 635, otpreg_add: 3014, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3015: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_649, reg_addr: 45705, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5478, offset: 31, otp_b0: 0, otp_a0: 635, otpreg_add: 3015, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3016: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_650, reg_addr: 45706, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5479, offset: 7, otp_b0: 0, otp_a0: 636, otpreg_add: 3016, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3017: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_651, reg_addr: 45707, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5480, offset: 15, otp_b0: 0, otp_a0: 636, otpreg_add: 3017, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3018: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_652, reg_addr: 45708, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5481, offset: 23, otp_b0: 0, otp_a0: 636, otpreg_add: 3018, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3019: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_653, reg_addr: 45709, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5482, offset: 31, otp_b0: 0, otp_a0: 636, otpreg_add: 3019, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3020: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_654, reg_addr: 45710, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5483, offset: 7, otp_b0: 0, otp_a0: 637, otpreg_add: 3020, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3021: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_655, reg_addr: 45711, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5484, offset: 15, otp_b0: 0, otp_a0: 637, otpreg_add: 3021, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3022: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_656, reg_addr: 45712, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5485, offset: 23, otp_b0: 0, otp_a0: 637, otpreg_add: 3022, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3023: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_657, reg_addr: 45713, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5486, offset: 31, otp_b0: 0, otp_a0: 637, otpreg_add: 3023, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3024: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_658, reg_addr: 45714, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5487, offset: 7, otp_b0: 0, otp_a0: 638, otpreg_add: 3024, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3025: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_659, reg_addr: 45715, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5488, offset: 15, otp_b0: 0, otp_a0: 638, otpreg_add: 3025, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3026: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_660, reg_addr: 45716, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5489, offset: 23, otp_b0: 0, otp_a0: 638, otpreg_add: 3026, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3027: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_661, reg_addr: 45717, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5490, offset: 31, otp_b0: 0, otp_a0: 638, otpreg_add: 3027, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3028: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_662, reg_addr: 45718, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5491, offset: 7, otp_b0: 0, otp_a0: 639, otpreg_add: 3028, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3029: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_663, reg_addr: 45719, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5492, offset: 15, otp_b0: 0, otp_a0: 639, otpreg_add: 3029, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3030: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_664, reg_addr: 45720, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5493, offset: 23, otp_b0: 0, otp_a0: 639, otpreg_add: 3030, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3031: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_665, reg_addr: 45721, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5494, offset: 31, otp_b0: 0, otp_a0: 639, otpreg_add: 3031, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3032: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_666, reg_addr: 45722, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5495, offset: 7, otp_b0: 0, otp_a0: 640, otpreg_add: 3032, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3033: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_667, reg_addr: 45723, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5496, offset: 15, otp_b0: 0, otp_a0: 640, otpreg_add: 3033, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3034: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_668, reg_addr: 45724, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5497, offset: 23, otp_b0: 0, otp_a0: 640, otpreg_add: 3034, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3035: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_669, reg_addr: 45725, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5498, offset: 31, otp_b0: 0, otp_a0: 640, otpreg_add: 3035, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3036: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_670, reg_addr: 45726, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5499, offset: 7, otp_b0: 0, otp_a0: 641, otpreg_add: 3036, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3037: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_671, reg_addr: 45727, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5500, offset: 15, otp_b0: 0, otp_a0: 641, otpreg_add: 3037, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3038: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_672, reg_addr: 45728, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5501, offset: 23, otp_b0: 0, otp_a0: 641, otpreg_add: 3038, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3039: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_673, reg_addr: 45729, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5502, offset: 31, otp_b0: 0, otp_a0: 641, otpreg_add: 3039, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3040: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_674, reg_addr: 45730, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5503, offset: 7, otp_b0: 0, otp_a0: 642, otpreg_add: 3040, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3041: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_675, reg_addr: 45731, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5504, offset: 15, otp_b0: 0, otp_a0: 642, otpreg_add: 3041, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3042: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_676, reg_addr: 45732, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5505, offset: 23, otp_b0: 0, otp_a0: 642, otpreg_add: 3042, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3043: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_677, reg_addr: 45733, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5506, offset: 31, otp_b0: 0, otp_a0: 642, otpreg_add: 3043, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3044: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_678, reg_addr: 45734, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5507, offset: 7, otp_b0: 0, otp_a0: 643, otpreg_add: 3044, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3045: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_679, reg_addr: 45735, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5508, offset: 15, otp_b0: 0, otp_a0: 643, otpreg_add: 3045, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3046: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_680, reg_addr: 45736, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5509, offset: 23, otp_b0: 0, otp_a0: 643, otpreg_add: 3046, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3047: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_681, reg_addr: 45737, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5510, offset: 31, otp_b0: 0, otp_a0: 643, otpreg_add: 3047, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3048: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_682, reg_addr: 45738, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5511, offset: 7, otp_b0: 0, otp_a0: 644, otpreg_add: 3048, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3049: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_683, reg_addr: 45739, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5512, offset: 15, otp_b0: 0, otp_a0: 644, otpreg_add: 3049, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3050: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_684, reg_addr: 45740, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5513, offset: 23, otp_b0: 0, otp_a0: 644, otpreg_add: 3050, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3051: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_685, reg_addr: 45741, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5514, offset: 31, otp_b0: 0, otp_a0: 644, otpreg_add: 3051, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3052: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_686, reg_addr: 45742, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5515, offset: 7, otp_b0: 0, otp_a0: 645, otpreg_add: 3052, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3053: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_687, reg_addr: 45743, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5516, offset: 15, otp_b0: 0, otp_a0: 645, otpreg_add: 3053, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3054: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_688, reg_addr: 45744, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5517, offset: 23, otp_b0: 0, otp_a0: 645, otpreg_add: 3054, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3055: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_689, reg_addr: 45745, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5518, offset: 31, otp_b0: 0, otp_a0: 645, otpreg_add: 3055, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3056: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_690, reg_addr: 45746, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5519, offset: 7, otp_b0: 0, otp_a0: 646, otpreg_add: 3056, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3057: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_691, reg_addr: 45747, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5520, offset: 15, otp_b0: 0, otp_a0: 646, otpreg_add: 3057, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3058: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_692, reg_addr: 45748, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5521, offset: 23, otp_b0: 0, otp_a0: 646, otpreg_add: 3058, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3059: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_693, reg_addr: 45749, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5522, offset: 31, otp_b0: 0, otp_a0: 646, otpreg_add: 3059, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3060: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_694, reg_addr: 45750, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5523, offset: 7, otp_b0: 0, otp_a0: 647, otpreg_add: 3060, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3061: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_695, reg_addr: 45751, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5524, offset: 15, otp_b0: 0, otp_a0: 647, otpreg_add: 3061, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3062: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_696, reg_addr: 45752, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5525, offset: 23, otp_b0: 0, otp_a0: 647, otpreg_add: 3062, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3063: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_697, reg_addr: 45753, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5526, offset: 31, otp_b0: 0, otp_a0: 647, otpreg_add: 3063, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3064: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_698, reg_addr: 45754, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5527, offset: 7, otp_b0: 0, otp_a0: 648, otpreg_add: 3064, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3065: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_699, reg_addr: 45755, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5528, offset: 15, otp_b0: 0, otp_a0: 648, otpreg_add: 3065, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3066: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_700, reg_addr: 45756, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5529, offset: 23, otp_b0: 0, otp_a0: 648, otpreg_add: 3066, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3067: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_701, reg_addr: 45757, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5530, offset: 31, otp_b0: 0, otp_a0: 648, otpreg_add: 3067, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3068: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_702, reg_addr: 45758, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5531, offset: 7, otp_b0: 0, otp_a0: 649, otpreg_add: 3068, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3069: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_703, reg_addr: 45759, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5532, offset: 15, otp_b0: 0, otp_a0: 649, otpreg_add: 3069, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3070: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_704, reg_addr: 45760, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5533, offset: 23, otp_b0: 0, otp_a0: 649, otpreg_add: 3070, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3071: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_705, reg_addr: 45761, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5534, offset: 31, otp_b0: 0, otp_a0: 649, otpreg_add: 3071, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3072: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_706, reg_addr: 45762, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5535, offset: 7, otp_b0: 0, otp_a0: 650, otpreg_add: 3072, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3073: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_707, reg_addr: 45763, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5536, offset: 15, otp_b0: 0, otp_a0: 650, otpreg_add: 3073, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3074: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_708, reg_addr: 45764, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5537, offset: 23, otp_b0: 0, otp_a0: 650, otpreg_add: 3074, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3075: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_709, reg_addr: 45765, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5538, offset: 31, otp_b0: 0, otp_a0: 650, otpreg_add: 3075, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3076: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_710, reg_addr: 45766, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5539, offset: 7, otp_b0: 0, otp_a0: 651, otpreg_add: 3076, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3077: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_711, reg_addr: 45767, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5540, offset: 15, otp_b0: 0, otp_a0: 651, otpreg_add: 3077, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3078: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_712, reg_addr: 45768, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5541, offset: 23, otp_b0: 0, otp_a0: 651, otpreg_add: 3078, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3079: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_713, reg_addr: 45769, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5542, offset: 31, otp_b0: 0, otp_a0: 651, otpreg_add: 3079, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3080: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_714, reg_addr: 45770, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5543, offset: 7, otp_b0: 0, otp_a0: 652, otpreg_add: 3080, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3081: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_715, reg_addr: 45771, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5544, offset: 15, otp_b0: 0, otp_a0: 652, otpreg_add: 3081, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3082: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_716, reg_addr: 45772, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5545, offset: 23, otp_b0: 0, otp_a0: 652, otpreg_add: 3082, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3083: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_717, reg_addr: 45773, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5546, offset: 31, otp_b0: 0, otp_a0: 652, otpreg_add: 3083, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3084: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_718, reg_addr: 45774, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5547, offset: 7, otp_b0: 0, otp_a0: 653, otpreg_add: 3084, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3085: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_719, reg_addr: 45775, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5548, offset: 15, otp_b0: 0, otp_a0: 653, otpreg_add: 3085, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3086: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_720, reg_addr: 45776, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5549, offset: 23, otp_b0: 0, otp_a0: 653, otpreg_add: 3086, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3087: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_721, reg_addr: 45777, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5550, offset: 31, otp_b0: 0, otp_a0: 653, otpreg_add: 3087, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3088: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_722, reg_addr: 45778, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5551, offset: 7, otp_b0: 0, otp_a0: 654, otpreg_add: 3088, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3089: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_723, reg_addr: 45779, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5552, offset: 15, otp_b0: 0, otp_a0: 654, otpreg_add: 3089, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3090: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_724, reg_addr: 45780, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5553, offset: 23, otp_b0: 0, otp_a0: 654, otpreg_add: 3090, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3091: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_725, reg_addr: 45781, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5554, offset: 31, otp_b0: 0, otp_a0: 654, otpreg_add: 3091, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3092: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_726, reg_addr: 45782, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5555, offset: 7, otp_b0: 0, otp_a0: 655, otpreg_add: 3092, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3093: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_727, reg_addr: 45783, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5556, offset: 15, otp_b0: 0, otp_a0: 655, otpreg_add: 3093, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3094: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_728, reg_addr: 45784, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5557, offset: 23, otp_b0: 0, otp_a0: 655, otpreg_add: 3094, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3095: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_729, reg_addr: 45785, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5558, offset: 31, otp_b0: 0, otp_a0: 655, otpreg_add: 3095, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3096: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_730, reg_addr: 45786, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5559, offset: 7, otp_b0: 0, otp_a0: 656, otpreg_add: 3096, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3097: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_731, reg_addr: 45787, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5560, offset: 15, otp_b0: 0, otp_a0: 656, otpreg_add: 3097, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3098: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_732, reg_addr: 45788, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5561, offset: 23, otp_b0: 0, otp_a0: 656, otpreg_add: 3098, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3099: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_733, reg_addr: 45789, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5562, offset: 31, otp_b0: 0, otp_a0: 656, otpreg_add: 3099, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3100: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_734, reg_addr: 45790, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5563, offset: 7, otp_b0: 0, otp_a0: 657, otpreg_add: 3100, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3101: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_735, reg_addr: 45791, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5564, offset: 15, otp_b0: 0, otp_a0: 657, otpreg_add: 3101, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3102: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_736, reg_addr: 45792, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5565, offset: 23, otp_b0: 0, otp_a0: 657, otpreg_add: 3102, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3103: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_737, reg_addr: 45793, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5566, offset: 31, otp_b0: 0, otp_a0: 657, otpreg_add: 3103, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3104: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_738, reg_addr: 45794, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5567, offset: 7, otp_b0: 0, otp_a0: 658, otpreg_add: 3104, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3105: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_739, reg_addr: 45795, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5568, offset: 15, otp_b0: 0, otp_a0: 658, otpreg_add: 3105, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3106: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_740, reg_addr: 45796, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5569, offset: 23, otp_b0: 0, otp_a0: 658, otpreg_add: 3106, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3107: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_741, reg_addr: 45797, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5570, offset: 31, otp_b0: 0, otp_a0: 658, otpreg_add: 3107, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3108: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_742, reg_addr: 45798, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5571, offset: 7, otp_b0: 0, otp_a0: 659, otpreg_add: 3108, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3109: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_743, reg_addr: 45799, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5572, offset: 15, otp_b0: 0, otp_a0: 659, otpreg_add: 3109, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3110: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_744, reg_addr: 45800, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5573, offset: 23, otp_b0: 0, otp_a0: 659, otpreg_add: 3110, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3111: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_745, reg_addr: 45801, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5574, offset: 31, otp_b0: 0, otp_a0: 659, otpreg_add: 3111, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3112: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_746, reg_addr: 45802, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5575, offset: 7, otp_b0: 0, otp_a0: 660, otpreg_add: 3112, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3113: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_747, reg_addr: 45803, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5576, offset: 15, otp_b0: 0, otp_a0: 660, otpreg_add: 3113, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3114: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_748, reg_addr: 45804, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5577, offset: 23, otp_b0: 0, otp_a0: 660, otpreg_add: 3114, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3115: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_749, reg_addr: 45805, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5578, offset: 31, otp_b0: 0, otp_a0: 660, otpreg_add: 3115, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3116: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_750, reg_addr: 45806, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5579, offset: 7, otp_b0: 0, otp_a0: 661, otpreg_add: 3116, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3117: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_751, reg_addr: 45807, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5580, offset: 15, otp_b0: 0, otp_a0: 661, otpreg_add: 3117, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3118: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_752, reg_addr: 45808, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5581, offset: 23, otp_b0: 0, otp_a0: 661, otpreg_add: 3118, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3119: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_753, reg_addr: 45809, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5582, offset: 31, otp_b0: 0, otp_a0: 661, otpreg_add: 3119, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3120: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_754, reg_addr: 45810, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5583, offset: 7, otp_b0: 0, otp_a0: 662, otpreg_add: 3120, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3121: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_755, reg_addr: 45811, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5584, offset: 15, otp_b0: 0, otp_a0: 662, otpreg_add: 3121, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3122: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_756, reg_addr: 45812, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5585, offset: 23, otp_b0: 0, otp_a0: 662, otpreg_add: 3122, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3123: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_757, reg_addr: 45813, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5586, offset: 31, otp_b0: 0, otp_a0: 662, otpreg_add: 3123, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3124: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_758, reg_addr: 45814, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5587, offset: 7, otp_b0: 0, otp_a0: 663, otpreg_add: 3124, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3125: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_759, reg_addr: 45815, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5588, offset: 15, otp_b0: 0, otp_a0: 663, otpreg_add: 3125, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3126: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_760, reg_addr: 45816, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5589, offset: 23, otp_b0: 0, otp_a0: 663, otpreg_add: 3126, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3127: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_761, reg_addr: 45817, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5590, offset: 31, otp_b0: 0, otp_a0: 663, otpreg_add: 3127, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3128: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_762, reg_addr: 45818, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5591, offset: 7, otp_b0: 0, otp_a0: 664, otpreg_add: 3128, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3129: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_763, reg_addr: 45819, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5592, offset: 15, otp_b0: 0, otp_a0: 664, otpreg_add: 3129, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3130: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_764, reg_addr: 45820, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5593, offset: 23, otp_b0: 0, otp_a0: 664, otpreg_add: 3130, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3131: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_765, reg_addr: 45821, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5594, offset: 31, otp_b0: 0, otp_a0: 664, otpreg_add: 3131, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3132: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_766, reg_addr: 45822, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5595, offset: 7, otp_b0: 0, otp_a0: 665, otpreg_add: 3132, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3133: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_767, reg_addr: 45823, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5596, offset: 15, otp_b0: 0, otp_a0: 665, otpreg_add: 3133, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3134: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_768, reg_addr: 45824, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5597, offset: 23, otp_b0: 0, otp_a0: 665, otpreg_add: 3134, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3135: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_769, reg_addr: 45825, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5598, offset: 31, otp_b0: 0, otp_a0: 665, otpreg_add: 3135, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3136: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_770, reg_addr: 45826, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5599, offset: 7, otp_b0: 0, otp_a0: 666, otpreg_add: 3136, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3137: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_771, reg_addr: 45827, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5600, offset: 15, otp_b0: 0, otp_a0: 666, otpreg_add: 3137, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3138: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_772, reg_addr: 45828, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5601, offset: 23, otp_b0: 0, otp_a0: 666, otpreg_add: 3138, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3139: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_773, reg_addr: 45829, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5602, offset: 31, otp_b0: 0, otp_a0: 666, otpreg_add: 3139, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3140: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_774, reg_addr: 45830, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5603, offset: 7, otp_b0: 0, otp_a0: 667, otpreg_add: 3140, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3141: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_775, reg_addr: 45831, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5604, offset: 15, otp_b0: 0, otp_a0: 667, otpreg_add: 3141, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3142: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_776, reg_addr: 45832, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5605, offset: 23, otp_b0: 0, otp_a0: 667, otpreg_add: 3142, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3143: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_777, reg_addr: 45833, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5606, offset: 31, otp_b0: 0, otp_a0: 667, otpreg_add: 3143, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3144: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_778, reg_addr: 45834, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5607, offset: 7, otp_b0: 0, otp_a0: 668, otpreg_add: 3144, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3145: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_779, reg_addr: 45835, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5608, offset: 15, otp_b0: 0, otp_a0: 668, otpreg_add: 3145, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3146: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_780, reg_addr: 45836, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5609, offset: 23, otp_b0: 0, otp_a0: 668, otpreg_add: 3146, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3147: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_781, reg_addr: 45837, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5610, offset: 31, otp_b0: 0, otp_a0: 668, otpreg_add: 3147, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3148: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_782, reg_addr: 45838, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5611, offset: 7, otp_b0: 0, otp_a0: 669, otpreg_add: 3148, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3149: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_783, reg_addr: 45839, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5612, offset: 15, otp_b0: 0, otp_a0: 669, otpreg_add: 3149, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3150: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_784, reg_addr: 45840, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5613, offset: 23, otp_b0: 0, otp_a0: 669, otpreg_add: 3150, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3151: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_785, reg_addr: 45841, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5614, offset: 31, otp_b0: 0, otp_a0: 669, otpreg_add: 3151, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3152: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_786, reg_addr: 45842, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5615, offset: 7, otp_b0: 0, otp_a0: 670, otpreg_add: 3152, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3153: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_787, reg_addr: 45843, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5616, offset: 15, otp_b0: 0, otp_a0: 670, otpreg_add: 3153, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3154: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_788, reg_addr: 45844, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5617, offset: 23, otp_b0: 0, otp_a0: 670, otpreg_add: 3154, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3155: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_789, reg_addr: 45845, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5618, offset: 31, otp_b0: 0, otp_a0: 670, otpreg_add: 3155, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3156: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_790, reg_addr: 45846, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5619, offset: 7, otp_b0: 0, otp_a0: 671, otpreg_add: 3156, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3157: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_791, reg_addr: 45847, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5620, offset: 15, otp_b0: 0, otp_a0: 671, otpreg_add: 3157, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3158: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_792, reg_addr: 45848, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5621, offset: 23, otp_b0: 0, otp_a0: 671, otpreg_add: 3158, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3159: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_793, reg_addr: 45849, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5622, offset: 31, otp_b0: 0, otp_a0: 671, otpreg_add: 3159, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3160: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_794, reg_addr: 45850, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5623, offset: 7, otp_b0: 0, otp_a0: 672, otpreg_add: 3160, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3161: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_795, reg_addr: 45851, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5624, offset: 15, otp_b0: 0, otp_a0: 672, otpreg_add: 3161, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3162: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_796, reg_addr: 45852, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5625, offset: 23, otp_b0: 0, otp_a0: 672, otpreg_add: 3162, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3163: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_797, reg_addr: 45853, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5626, offset: 31, otp_b0: 0, otp_a0: 672, otpreg_add: 3163, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3164: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_798, reg_addr: 45854, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5627, offset: 7, otp_b0: 0, otp_a0: 673, otpreg_add: 3164, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3165: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_799, reg_addr: 45855, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5628, offset: 15, otp_b0: 0, otp_a0: 673, otpreg_add: 3165, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3166: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_800, reg_addr: 45856, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5629, offset: 23, otp_b0: 0, otp_a0: 673, otpreg_add: 3166, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3167: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_801, reg_addr: 45857, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5630, offset: 31, otp_b0: 0, otp_a0: 673, otpreg_add: 3167, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3168: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_802, reg_addr: 45858, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5631, offset: 7, otp_b0: 0, otp_a0: 674, otpreg_add: 3168, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3169: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_803, reg_addr: 45859, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5632, offset: 15, otp_b0: 0, otp_a0: 674, otpreg_add: 3169, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3170: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_804, reg_addr: 45860, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5633, offset: 23, otp_b0: 0, otp_a0: 674, otpreg_add: 3170, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3171: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_805, reg_addr: 45861, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5634, offset: 31, otp_b0: 0, otp_a0: 674, otpreg_add: 3171, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3172: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_806, reg_addr: 45862, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5635, offset: 7, otp_b0: 0, otp_a0: 675, otpreg_add: 3172, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3173: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_807, reg_addr: 45863, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5636, offset: 15, otp_b0: 0, otp_a0: 675, otpreg_add: 3173, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3174: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_808, reg_addr: 45864, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5637, offset: 23, otp_b0: 0, otp_a0: 675, otpreg_add: 3174, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3175: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_809, reg_addr: 45865, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5638, offset: 31, otp_b0: 0, otp_a0: 675, otpreg_add: 3175, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3176: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_810, reg_addr: 45866, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5639, offset: 7, otp_b0: 0, otp_a0: 676, otpreg_add: 3176, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3177: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_811, reg_addr: 45867, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5640, offset: 15, otp_b0: 0, otp_a0: 676, otpreg_add: 3177, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3178: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_812, reg_addr: 45868, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5641, offset: 23, otp_b0: 0, otp_a0: 676, otpreg_add: 3178, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3179: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_813, reg_addr: 45869, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5642, offset: 31, otp_b0: 0, otp_a0: 676, otpreg_add: 3179, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3180: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_814, reg_addr: 45870, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5643, offset: 7, otp_b0: 0, otp_a0: 677, otpreg_add: 3180, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3181: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_815, reg_addr: 45871, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5644, offset: 15, otp_b0: 0, otp_a0: 677, otpreg_add: 3181, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3182: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_816, reg_addr: 45872, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5645, offset: 23, otp_b0: 0, otp_a0: 677, otpreg_add: 3182, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3183: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_817, reg_addr: 45873, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5646, offset: 31, otp_b0: 0, otp_a0: 677, otpreg_add: 3183, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3184: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_818, reg_addr: 45874, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5647, offset: 7, otp_b0: 0, otp_a0: 678, otpreg_add: 3184, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3185: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_819, reg_addr: 45875, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5648, offset: 15, otp_b0: 0, otp_a0: 678, otpreg_add: 3185, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3186: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_820, reg_addr: 45876, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5649, offset: 23, otp_b0: 0, otp_a0: 678, otpreg_add: 3186, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3187: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_821, reg_addr: 45877, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5650, offset: 31, otp_b0: 0, otp_a0: 678, otpreg_add: 3187, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3188: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_822, reg_addr: 45878, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5651, offset: 7, otp_b0: 0, otp_a0: 679, otpreg_add: 3188, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3189: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_823, reg_addr: 45879, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5652, offset: 15, otp_b0: 0, otp_a0: 679, otpreg_add: 3189, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3190: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_824, reg_addr: 45880, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5653, offset: 23, otp_b0: 0, otp_a0: 679, otpreg_add: 3190, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3191: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_825, reg_addr: 45881, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5654, offset: 31, otp_b0: 0, otp_a0: 679, otpreg_add: 3191, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3192: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_826, reg_addr: 45882, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5655, offset: 7, otp_b0: 0, otp_a0: 680, otpreg_add: 3192, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3193: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_827, reg_addr: 45883, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5656, offset: 15, otp_b0: 0, otp_a0: 680, otpreg_add: 3193, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3194: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_828, reg_addr: 45884, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5657, offset: 23, otp_b0: 0, otp_a0: 680, otpreg_add: 3194, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3195: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_829, reg_addr: 45885, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5658, offset: 31, otp_b0: 0, otp_a0: 680, otpreg_add: 3195, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3196: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_830, reg_addr: 45886, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5659, offset: 7, otp_b0: 0, otp_a0: 681, otpreg_add: 3196, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3197: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_831, reg_addr: 45887, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5660, offset: 15, otp_b0: 0, otp_a0: 681, otpreg_add: 3197, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3198: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_832, reg_addr: 45888, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5661, offset: 23, otp_b0: 0, otp_a0: 681, otpreg_add: 3198, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3199: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_833, reg_addr: 45889, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5662, offset: 31, otp_b0: 0, otp_a0: 681, otpreg_add: 3199, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3200: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_834, reg_addr: 45890, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5663, offset: 7, otp_b0: 0, otp_a0: 682, otpreg_add: 3200, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3201: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_835, reg_addr: 45891, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5664, offset: 15, otp_b0: 0, otp_a0: 682, otpreg_add: 3201, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3202: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_836, reg_addr: 45892, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5665, offset: 23, otp_b0: 0, otp_a0: 682, otpreg_add: 3202, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3203: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_837, reg_addr: 45893, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5666, offset: 31, otp_b0: 0, otp_a0: 682, otpreg_add: 3203, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3204: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_838, reg_addr: 45894, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5667, offset: 7, otp_b0: 0, otp_a0: 683, otpreg_add: 3204, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3205: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_839, reg_addr: 45895, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5668, offset: 15, otp_b0: 0, otp_a0: 683, otpreg_add: 3205, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3206: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_840, reg_addr: 45896, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5669, offset: 23, otp_b0: 0, otp_a0: 683, otpreg_add: 3206, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3207: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_841, reg_addr: 45897, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5670, offset: 31, otp_b0: 0, otp_a0: 683, otpreg_add: 3207, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3208: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_842, reg_addr: 45898, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5671, offset: 7, otp_b0: 0, otp_a0: 684, otpreg_add: 3208, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3209: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_843, reg_addr: 45899, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5672, offset: 15, otp_b0: 0, otp_a0: 684, otpreg_add: 3209, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3210: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_844, reg_addr: 45900, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5673, offset: 23, otp_b0: 0, otp_a0: 684, otpreg_add: 3210, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3211: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_845, reg_addr: 45901, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5674, offset: 31, otp_b0: 0, otp_a0: 684, otpreg_add: 3211, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3212: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_846, reg_addr: 45902, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5675, offset: 7, otp_b0: 0, otp_a0: 685, otpreg_add: 3212, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3213: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_847, reg_addr: 45903, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5676, offset: 15, otp_b0: 0, otp_a0: 685, otpreg_add: 3213, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3214: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_848, reg_addr: 45904, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5677, offset: 23, otp_b0: 0, otp_a0: 685, otpreg_add: 3214, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3215: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_849, reg_addr: 45905, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5678, offset: 31, otp_b0: 0, otp_a0: 685, otpreg_add: 3215, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3216: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_850, reg_addr: 45906, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5679, offset: 7, otp_b0: 0, otp_a0: 686, otpreg_add: 3216, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3217: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_851, reg_addr: 45907, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5680, offset: 15, otp_b0: 0, otp_a0: 686, otpreg_add: 3217, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3218: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_852, reg_addr: 45908, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5681, offset: 23, otp_b0: 0, otp_a0: 686, otpreg_add: 3218, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3219: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_853, reg_addr: 45909, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5682, offset: 31, otp_b0: 0, otp_a0: 686, otpreg_add: 3219, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3220: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_854, reg_addr: 45910, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5683, offset: 7, otp_b0: 0, otp_a0: 687, otpreg_add: 3220, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3221: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_855, reg_addr: 45911, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5684, offset: 15, otp_b0: 0, otp_a0: 687, otpreg_add: 3221, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3222: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_856, reg_addr: 45912, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5685, offset: 23, otp_b0: 0, otp_a0: 687, otpreg_add: 3222, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3223: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_857, reg_addr: 45913, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5686, offset: 31, otp_b0: 0, otp_a0: 687, otpreg_add: 3223, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3224: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_858, reg_addr: 45914, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5687, offset: 7, otp_b0: 0, otp_a0: 688, otpreg_add: 3224, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3225: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_859, reg_addr: 45915, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5688, offset: 15, otp_b0: 0, otp_a0: 688, otpreg_add: 3225, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3226: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_860, reg_addr: 45916, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5689, offset: 23, otp_b0: 0, otp_a0: 688, otpreg_add: 3226, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3227: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_861, reg_addr: 45917, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5690, offset: 31, otp_b0: 0, otp_a0: 688, otpreg_add: 3227, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3228: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_862, reg_addr: 45918, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5691, offset: 7, otp_b0: 0, otp_a0: 689, otpreg_add: 3228, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3229: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_863, reg_addr: 45919, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5692, offset: 15, otp_b0: 0, otp_a0: 689, otpreg_add: 3229, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3230: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_864, reg_addr: 45920, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5693, offset: 23, otp_b0: 0, otp_a0: 689, otpreg_add: 3230, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3231: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_865, reg_addr: 45921, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5694, offset: 31, otp_b0: 0, otp_a0: 689, otpreg_add: 3231, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3232: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_866, reg_addr: 45922, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5695, offset: 7, otp_b0: 0, otp_a0: 690, otpreg_add: 3232, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3233: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_867, reg_addr: 45923, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5696, offset: 15, otp_b0: 0, otp_a0: 690, otpreg_add: 3233, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3234: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_868, reg_addr: 45924, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5697, offset: 23, otp_b0: 0, otp_a0: 690, otpreg_add: 3234, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3235: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_869, reg_addr: 45925, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5698, offset: 31, otp_b0: 0, otp_a0: 690, otpreg_add: 3235, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3236: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_870, reg_addr: 45926, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5699, offset: 7, otp_b0: 0, otp_a0: 691, otpreg_add: 3236, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3237: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_871, reg_addr: 45927, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5700, offset: 15, otp_b0: 0, otp_a0: 691, otpreg_add: 3237, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3238: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_872, reg_addr: 45928, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5701, offset: 23, otp_b0: 0, otp_a0: 691, otpreg_add: 3238, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3239: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_873, reg_addr: 45929, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5702, offset: 31, otp_b0: 0, otp_a0: 691, otpreg_add: 3239, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3240: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_874, reg_addr: 45930, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5703, offset: 7, otp_b0: 0, otp_a0: 692, otpreg_add: 3240, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3241: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_875, reg_addr: 45931, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5704, offset: 15, otp_b0: 0, otp_a0: 692, otpreg_add: 3241, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3242: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_876, reg_addr: 45932, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5705, offset: 23, otp_b0: 0, otp_a0: 692, otpreg_add: 3242, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3243: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_877, reg_addr: 45933, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5706, offset: 31, otp_b0: 0, otp_a0: 692, otpreg_add: 3243, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3244: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_878, reg_addr: 45934, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5707, offset: 7, otp_b0: 0, otp_a0: 693, otpreg_add: 3244, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3245: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_879, reg_addr: 45935, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5708, offset: 15, otp_b0: 0, otp_a0: 693, otpreg_add: 3245, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3246: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_880, reg_addr: 45936, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5709, offset: 23, otp_b0: 0, otp_a0: 693, otpreg_add: 3246, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3247: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_881, reg_addr: 45937, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5710, offset: 31, otp_b0: 0, otp_a0: 693, otpreg_add: 3247, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3248: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_882, reg_addr: 45938, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5711, offset: 7, otp_b0: 0, otp_a0: 694, otpreg_add: 3248, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3249: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_883, reg_addr: 45939, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5712, offset: 15, otp_b0: 0, otp_a0: 694, otpreg_add: 3249, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3250: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_884, reg_addr: 45940, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5713, offset: 23, otp_b0: 0, otp_a0: 694, otpreg_add: 3250, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3251: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_885, reg_addr: 45941, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5714, offset: 31, otp_b0: 0, otp_a0: 694, otpreg_add: 3251, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3252: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_886, reg_addr: 45942, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5715, offset: 7, otp_b0: 0, otp_a0: 695, otpreg_add: 3252, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3253: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_887, reg_addr: 45943, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5716, offset: 15, otp_b0: 0, otp_a0: 695, otpreg_add: 3253, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3254: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_888, reg_addr: 45944, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5717, offset: 23, otp_b0: 0, otp_a0: 695, otpreg_add: 3254, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3255: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_889, reg_addr: 45945, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5718, offset: 31, otp_b0: 0, otp_a0: 695, otpreg_add: 3255, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3256: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_890, reg_addr: 45946, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5719, offset: 7, otp_b0: 0, otp_a0: 696, otpreg_add: 3256, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3257: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_891, reg_addr: 45947, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5720, offset: 15, otp_b0: 0, otp_a0: 696, otpreg_add: 3257, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3258: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_892, reg_addr: 45948, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5721, offset: 23, otp_b0: 0, otp_a0: 696, otpreg_add: 3258, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3259: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_893, reg_addr: 45949, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5722, offset: 31, otp_b0: 0, otp_a0: 696, otpreg_add: 3259, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3260: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_894, reg_addr: 45950, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5723, offset: 7, otp_b0: 0, otp_a0: 697, otpreg_add: 3260, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3261: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_895, reg_addr: 45951, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5724, offset: 15, otp_b0: 0, otp_a0: 697, otpreg_add: 3261, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3262: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_896, reg_addr: 45952, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5725, offset: 23, otp_b0: 0, otp_a0: 697, otpreg_add: 3262, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3263: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_897, reg_addr: 45953, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5726, offset: 31, otp_b0: 0, otp_a0: 697, otpreg_add: 3263, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3264: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_898, reg_addr: 45954, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5727, offset: 7, otp_b0: 0, otp_a0: 698, otpreg_add: 3264, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3265: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_899, reg_addr: 45955, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5728, offset: 15, otp_b0: 0, otp_a0: 698, otpreg_add: 3265, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3266: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_900, reg_addr: 45956, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5729, offset: 23, otp_b0: 0, otp_a0: 698, otpreg_add: 3266, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3267: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_901, reg_addr: 45957, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5730, offset: 31, otp_b0: 0, otp_a0: 698, otpreg_add: 3267, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3268: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_902, reg_addr: 45958, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5731, offset: 7, otp_b0: 0, otp_a0: 699, otpreg_add: 3268, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3269: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_903, reg_addr: 45959, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5732, offset: 15, otp_b0: 0, otp_a0: 699, otpreg_add: 3269, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3270: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_904, reg_addr: 45960, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5733, offset: 23, otp_b0: 0, otp_a0: 699, otpreg_add: 3270, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3271: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_905, reg_addr: 45961, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5734, offset: 31, otp_b0: 0, otp_a0: 699, otpreg_add: 3271, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3272: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_906, reg_addr: 45962, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5735, offset: 7, otp_b0: 0, otp_a0: 700, otpreg_add: 3272, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3273: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_907, reg_addr: 45963, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5736, offset: 15, otp_b0: 0, otp_a0: 700, otpreg_add: 3273, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3274: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_908, reg_addr: 45964, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5737, offset: 23, otp_b0: 0, otp_a0: 700, otpreg_add: 3274, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3275: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_909, reg_addr: 45965, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5738, offset: 31, otp_b0: 0, otp_a0: 700, otpreg_add: 3275, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3276: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_910, reg_addr: 45966, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5739, offset: 7, otp_b0: 0, otp_a0: 701, otpreg_add: 3276, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3277: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_911, reg_addr: 45967, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5740, offset: 15, otp_b0: 0, otp_a0: 701, otpreg_add: 3277, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3278: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_912, reg_addr: 45968, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5741, offset: 23, otp_b0: 0, otp_a0: 701, otpreg_add: 3278, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3279: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_913, reg_addr: 45969, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5742, offset: 31, otp_b0: 0, otp_a0: 701, otpreg_add: 3279, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3280: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_914, reg_addr: 45970, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5743, offset: 7, otp_b0: 0, otp_a0: 702, otpreg_add: 3280, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3281: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_915, reg_addr: 45971, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5744, offset: 15, otp_b0: 0, otp_a0: 702, otpreg_add: 3281, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3282: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_916, reg_addr: 45972, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5745, offset: 23, otp_b0: 0, otp_a0: 702, otpreg_add: 3282, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3283: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_917, reg_addr: 45973, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5746, offset: 31, otp_b0: 0, otp_a0: 702, otpreg_add: 3283, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3284: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_918, reg_addr: 45974, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5747, offset: 7, otp_b0: 0, otp_a0: 703, otpreg_add: 3284, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3285: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_919, reg_addr: 45975, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5748, offset: 15, otp_b0: 0, otp_a0: 703, otpreg_add: 3285, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3286: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_920, reg_addr: 45976, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5749, offset: 23, otp_b0: 0, otp_a0: 703, otpreg_add: 3286, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3287: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_921, reg_addr: 45977, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5750, offset: 31, otp_b0: 0, otp_a0: 703, otpreg_add: 3287, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3288: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_922, reg_addr: 45978, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5751, offset: 7, otp_b0: 0, otp_a0: 704, otpreg_add: 3288, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3289: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_923, reg_addr: 45979, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5752, offset: 15, otp_b0: 0, otp_a0: 704, otpreg_add: 3289, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3290: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_924, reg_addr: 45980, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5753, offset: 23, otp_b0: 0, otp_a0: 704, otpreg_add: 3290, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3291: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_925, reg_addr: 45981, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5754, offset: 31, otp_b0: 0, otp_a0: 704, otpreg_add: 3291, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3292: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_926, reg_addr: 45982, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5755, offset: 7, otp_b0: 0, otp_a0: 705, otpreg_add: 3292, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3293: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_927, reg_addr: 45983, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5756, offset: 15, otp_b0: 0, otp_a0: 705, otpreg_add: 3293, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3294: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_928, reg_addr: 45984, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5757, offset: 23, otp_b0: 0, otp_a0: 705, otpreg_add: 3294, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3295: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_929, reg_addr: 45985, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5758, offset: 31, otp_b0: 0, otp_a0: 705, otpreg_add: 3295, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3296: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_930, reg_addr: 45986, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5759, offset: 7, otp_b0: 0, otp_a0: 706, otpreg_add: 3296, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3297: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_931, reg_addr: 45987, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5760, offset: 15, otp_b0: 0, otp_a0: 706, otpreg_add: 3297, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3298: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_932, reg_addr: 45988, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5761, offset: 23, otp_b0: 0, otp_a0: 706, otpreg_add: 3298, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3299: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_933, reg_addr: 45989, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5762, offset: 31, otp_b0: 0, otp_a0: 706, otpreg_add: 3299, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3300: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_934, reg_addr: 45990, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5763, offset: 7, otp_b0: 0, otp_a0: 707, otpreg_add: 3300, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3301: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_935, reg_addr: 45991, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5764, offset: 15, otp_b0: 0, otp_a0: 707, otpreg_add: 3301, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3302: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_936, reg_addr: 45992, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5765, offset: 23, otp_b0: 0, otp_a0: 707, otpreg_add: 3302, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3303: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_937, reg_addr: 45993, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5766, offset: 31, otp_b0: 0, otp_a0: 707, otpreg_add: 3303, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3304: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_938, reg_addr: 45994, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5767, offset: 7, otp_b0: 0, otp_a0: 708, otpreg_add: 3304, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3305: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_939, reg_addr: 45995, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5768, offset: 15, otp_b0: 0, otp_a0: 708, otpreg_add: 3305, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3306: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_940, reg_addr: 45996, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5769, offset: 23, otp_b0: 0, otp_a0: 708, otpreg_add: 3306, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3307: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_941, reg_addr: 45997, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5770, offset: 31, otp_b0: 0, otp_a0: 708, otpreg_add: 3307, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3308: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_942, reg_addr: 45998, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5771, offset: 7, otp_b0: 0, otp_a0: 709, otpreg_add: 3308, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3309: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_943, reg_addr: 45999, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5772, offset: 15, otp_b0: 0, otp_a0: 709, otpreg_add: 3309, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3310: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_944, reg_addr: 46000, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5773, offset: 23, otp_b0: 0, otp_a0: 709, otpreg_add: 3310, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3311: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_945, reg_addr: 46001, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5774, offset: 31, otp_b0: 0, otp_a0: 709, otpreg_add: 3311, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3312: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_946, reg_addr: 46002, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5775, offset: 7, otp_b0: 0, otp_a0: 710, otpreg_add: 3312, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3313: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_947, reg_addr: 46003, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5776, offset: 15, otp_b0: 0, otp_a0: 710, otpreg_add: 3313, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3314: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_948, reg_addr: 46004, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5777, offset: 23, otp_b0: 0, otp_a0: 710, otpreg_add: 3314, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3315: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_949, reg_addr: 46005, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5778, offset: 31, otp_b0: 0, otp_a0: 710, otpreg_add: 3315, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3316: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_950, reg_addr: 46006, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5779, offset: 7, otp_b0: 0, otp_a0: 711, otpreg_add: 3316, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3317: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_951, reg_addr: 46007, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5780, offset: 15, otp_b0: 0, otp_a0: 711, otpreg_add: 3317, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3318: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_952, reg_addr: 46008, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5781, offset: 23, otp_b0: 0, otp_a0: 711, otpreg_add: 3318, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3319: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_953, reg_addr: 46009, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5782, offset: 31, otp_b0: 0, otp_a0: 711, otpreg_add: 3319, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3320: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_954, reg_addr: 46010, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5783, offset: 7, otp_b0: 0, otp_a0: 712, otpreg_add: 3320, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3321: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_955, reg_addr: 46011, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5784, offset: 15, otp_b0: 0, otp_a0: 712, otpreg_add: 3321, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3322: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_956, reg_addr: 46012, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5785, offset: 23, otp_b0: 0, otp_a0: 712, otpreg_add: 3322, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3323: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_957, reg_addr: 46013, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5786, offset: 31, otp_b0: 0, otp_a0: 712, otpreg_add: 3323, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3324: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_958, reg_addr: 46014, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5787, offset: 7, otp_b0: 0, otp_a0: 713, otpreg_add: 3324, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3325: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_959, reg_addr: 46015, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5788, offset: 15, otp_b0: 0, otp_a0: 713, otpreg_add: 3325, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3326: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_960, reg_addr: 46016, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5789, offset: 23, otp_b0: 0, otp_a0: 713, otpreg_add: 3326, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3327: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_961, reg_addr: 46017, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5790, offset: 31, otp_b0: 0, otp_a0: 713, otpreg_add: 3327, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3328: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_962, reg_addr: 46018, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5791, offset: 7, otp_b0: 0, otp_a0: 714, otpreg_add: 3328, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3329: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_963, reg_addr: 46019, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5792, offset: 15, otp_b0: 0, otp_a0: 714, otpreg_add: 3329, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3330: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_964, reg_addr: 46020, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5793, offset: 23, otp_b0: 0, otp_a0: 714, otpreg_add: 3330, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3331: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_965, reg_addr: 46021, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5794, offset: 31, otp_b0: 0, otp_a0: 714, otpreg_add: 3331, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3332: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_966, reg_addr: 46022, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5795, offset: 7, otp_b0: 0, otp_a0: 715, otpreg_add: 3332, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3333: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_967, reg_addr: 46023, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5796, offset: 15, otp_b0: 0, otp_a0: 715, otpreg_add: 3333, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3334: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_968, reg_addr: 46024, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5797, offset: 23, otp_b0: 0, otp_a0: 715, otpreg_add: 3334, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3335: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_969, reg_addr: 46025, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5798, offset: 31, otp_b0: 0, otp_a0: 715, otpreg_add: 3335, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3336: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_970, reg_addr: 46026, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5799, offset: 7, otp_b0: 0, otp_a0: 716, otpreg_add: 3336, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3337: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_971, reg_addr: 46027, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5800, offset: 15, otp_b0: 0, otp_a0: 716, otpreg_add: 3337, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3338: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_972, reg_addr: 46028, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5801, offset: 23, otp_b0: 0, otp_a0: 716, otpreg_add: 3338, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3339: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_973, reg_addr: 46029, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5802, offset: 31, otp_b0: 0, otp_a0: 716, otpreg_add: 3339, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3340: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_974, reg_addr: 46030, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5803, offset: 7, otp_b0: 0, otp_a0: 717, otpreg_add: 3340, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3341: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_975, reg_addr: 46031, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5804, offset: 15, otp_b0: 0, otp_a0: 717, otpreg_add: 3341, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3342: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_976, reg_addr: 46032, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5805, offset: 23, otp_b0: 0, otp_a0: 717, otpreg_add: 3342, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3343: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_977, reg_addr: 46033, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5806, offset: 31, otp_b0: 0, otp_a0: 717, otpreg_add: 3343, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3344: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_978, reg_addr: 46034, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5807, offset: 7, otp_b0: 0, otp_a0: 718, otpreg_add: 3344, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3345: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_979, reg_addr: 46035, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5808, offset: 15, otp_b0: 0, otp_a0: 718, otpreg_add: 3345, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3346: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_980, reg_addr: 46036, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5809, offset: 23, otp_b0: 0, otp_a0: 718, otpreg_add: 3346, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3347: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_981, reg_addr: 46037, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5810, offset: 31, otp_b0: 0, otp_a0: 718, otpreg_add: 3347, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3348: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_982, reg_addr: 46038, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5811, offset: 7, otp_b0: 0, otp_a0: 719, otpreg_add: 3348, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3349: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_983, reg_addr: 46039, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5812, offset: 15, otp_b0: 0, otp_a0: 719, otpreg_add: 3349, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3350: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_984, reg_addr: 46040, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5813, offset: 23, otp_b0: 0, otp_a0: 719, otpreg_add: 3350, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3351: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_985, reg_addr: 46041, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5814, offset: 31, otp_b0: 0, otp_a0: 719, otpreg_add: 3351, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3352: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_986, reg_addr: 46042, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5815, offset: 7, otp_b0: 0, otp_a0: 720, otpreg_add: 3352, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3353: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_987, reg_addr: 46043, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5816, offset: 15, otp_b0: 0, otp_a0: 720, otpreg_add: 3353, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3354: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_988, reg_addr: 46044, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5817, offset: 23, otp_b0: 0, otp_a0: 720, otpreg_add: 3354, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3355: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_989, reg_addr: 46045, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5818, offset: 31, otp_b0: 0, otp_a0: 720, otpreg_add: 3355, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3356: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_990, reg_addr: 46046, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5819, offset: 7, otp_b0: 0, otp_a0: 721, otpreg_add: 3356, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3357: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_991, reg_addr: 46047, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5820, offset: 15, otp_b0: 0, otp_a0: 721, otpreg_add: 3357, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3358: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_992, reg_addr: 46048, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5821, offset: 23, otp_b0: 0, otp_a0: 721, otpreg_add: 3358, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3359: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_993, reg_addr: 46049, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5822, offset: 31, otp_b0: 0, otp_a0: 721, otpreg_add: 3359, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3360: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_994, reg_addr: 46050, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5823, offset: 7, otp_b0: 0, otp_a0: 722, otpreg_add: 3360, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3361: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_995, reg_addr: 46051, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5824, offset: 15, otp_b0: 0, otp_a0: 722, otpreg_add: 3361, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3362: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_996, reg_addr: 46052, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5825, offset: 23, otp_b0: 0, otp_a0: 722, otpreg_add: 3362, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3363: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_997, reg_addr: 46053, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5826, offset: 31, otp_b0: 0, otp_a0: 722, otpreg_add: 3363, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3364: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_998, reg_addr: 46054, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5827, offset: 7, otp_b0: 0, otp_a0: 723, otpreg_add: 3364, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3365: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_999, reg_addr: 46055, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5828, offset: 15, otp_b0: 0, otp_a0: 723, otpreg_add: 3365, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3366: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1000, reg_addr: 46056, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5829, offset: 23, otp_b0: 0, otp_a0: 723, otpreg_add: 3366, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3367: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1001, reg_addr: 46057, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5830, offset: 31, otp_b0: 0, otp_a0: 723, otpreg_add: 3367, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3368: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1002, reg_addr: 46058, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5831, offset: 7, otp_b0: 0, otp_a0: 724, otpreg_add: 3368, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3369: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1003, reg_addr: 46059, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5832, offset: 15, otp_b0: 0, otp_a0: 724, otpreg_add: 3369, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3370: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1004, reg_addr: 46060, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5833, offset: 23, otp_b0: 0, otp_a0: 724, otpreg_add: 3370, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3371: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1005, reg_addr: 46061, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5834, offset: 31, otp_b0: 0, otp_a0: 724, otpreg_add: 3371, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3372: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1006, reg_addr: 46062, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5835, offset: 7, otp_b0: 0, otp_a0: 725, otpreg_add: 3372, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3373: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1007, reg_addr: 46063, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5836, offset: 15, otp_b0: 0, otp_a0: 725, otpreg_add: 3373, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3374: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1008, reg_addr: 46064, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5837, offset: 23, otp_b0: 0, otp_a0: 725, otpreg_add: 3374, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3375: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1009, reg_addr: 46065, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5838, offset: 31, otp_b0: 0, otp_a0: 725, otpreg_add: 3375, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3376: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1010, reg_addr: 46066, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5839, offset: 7, otp_b0: 0, otp_a0: 726, otpreg_add: 3376, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3377: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1011, reg_addr: 46067, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5840, offset: 15, otp_b0: 0, otp_a0: 726, otpreg_add: 3377, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3378: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1012, reg_addr: 46068, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5841, offset: 23, otp_b0: 0, otp_a0: 726, otpreg_add: 3378, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3379: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1013, reg_addr: 46069, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5842, offset: 31, otp_b0: 0, otp_a0: 726, otpreg_add: 3379, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3380: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1014, reg_addr: 46070, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5843, offset: 7, otp_b0: 0, otp_a0: 727, otpreg_add: 3380, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3381: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1015, reg_addr: 46071, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5844, offset: 15, otp_b0: 0, otp_a0: 727, otpreg_add: 3381, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3382: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1016, reg_addr: 46072, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5845, offset: 23, otp_b0: 0, otp_a0: 727, otpreg_add: 3382, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3383: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1017, reg_addr: 46073, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5846, offset: 31, otp_b0: 0, otp_a0: 727, otpreg_add: 3383, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3384: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1018, reg_addr: 46074, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5847, offset: 7, otp_b0: 0, otp_a0: 728, otpreg_add: 3384, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3385: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1019, reg_addr: 46075, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5848, offset: 15, otp_b0: 0, otp_a0: 728, otpreg_add: 3385, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3386: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1020, reg_addr: 46076, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5849, offset: 23, otp_b0: 0, otp_a0: 728, otpreg_add: 3386, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3387: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1021, reg_addr: 46077, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5850, offset: 31, otp_b0: 0, otp_a0: 728, otpreg_add: 3387, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3388: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1022, reg_addr: 46078, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5851, offset: 7, otp_b0: 0, otp_a0: 729, otpreg_add: 3388, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3389: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1023, reg_addr: 46079, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5852, offset: 15, otp_b0: 0, otp_a0: 729, otpreg_add: 3389, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3390: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1024, reg_addr: 46080, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5853, offset: 23, otp_b0: 0, otp_a0: 729, otpreg_add: 3390, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3391: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1025, reg_addr: 46081, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5854, offset: 31, otp_b0: 0, otp_a0: 729, otpreg_add: 3391, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3392: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1026, reg_addr: 46082, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5855, offset: 7, otp_b0: 0, otp_a0: 730, otpreg_add: 3392, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3393: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1027, reg_addr: 46083, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5856, offset: 15, otp_b0: 0, otp_a0: 730, otpreg_add: 3393, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3394: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1028, reg_addr: 46084, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5857, offset: 23, otp_b0: 0, otp_a0: 730, otpreg_add: 3394, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3395: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1029, reg_addr: 46085, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5858, offset: 31, otp_b0: 0, otp_a0: 730, otpreg_add: 3395, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3396: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1030, reg_addr: 46086, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5859, offset: 7, otp_b0: 0, otp_a0: 731, otpreg_add: 3396, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3397: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1031, reg_addr: 46087, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5860, offset: 15, otp_b0: 0, otp_a0: 731, otpreg_add: 3397, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3398: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1032, reg_addr: 46088, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5861, offset: 23, otp_b0: 0, otp_a0: 731, otpreg_add: 3398, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3399: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1033, reg_addr: 46089, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5862, offset: 31, otp_b0: 0, otp_a0: 731, otpreg_add: 3399, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3400: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1034, reg_addr: 46090, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5863, offset: 7, otp_b0: 0, otp_a0: 732, otpreg_add: 3400, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3401: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1035, reg_addr: 46091, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5864, offset: 15, otp_b0: 0, otp_a0: 732, otpreg_add: 3401, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3402: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1036, reg_addr: 46092, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5865, offset: 23, otp_b0: 0, otp_a0: 732, otpreg_add: 3402, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3403: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1037, reg_addr: 46093, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5866, offset: 31, otp_b0: 0, otp_a0: 732, otpreg_add: 3403, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3404: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1038, reg_addr: 46094, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5867, offset: 7, otp_b0: 0, otp_a0: 733, otpreg_add: 3404, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3405: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1039, reg_addr: 46095, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5868, offset: 15, otp_b0: 0, otp_a0: 733, otpreg_add: 3405, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3406: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1040, reg_addr: 46096, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5869, offset: 23, otp_b0: 0, otp_a0: 733, otpreg_add: 3406, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3407: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1041, reg_addr: 46097, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5870, offset: 31, otp_b0: 0, otp_a0: 733, otpreg_add: 3407, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3408: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1042, reg_addr: 46098, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5871, offset: 7, otp_b0: 0, otp_a0: 734, otpreg_add: 3408, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3409: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1043, reg_addr: 46099, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5872, offset: 15, otp_b0: 0, otp_a0: 734, otpreg_add: 3409, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3410: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1044, reg_addr: 46100, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5873, offset: 23, otp_b0: 0, otp_a0: 734, otpreg_add: 3410, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3411: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1045, reg_addr: 46101, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5874, offset: 31, otp_b0: 0, otp_a0: 734, otpreg_add: 3411, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3412: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1046, reg_addr: 46102, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5875, offset: 7, otp_b0: 0, otp_a0: 735, otpreg_add: 3412, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3413: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1047, reg_addr: 46103, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5876, offset: 15, otp_b0: 0, otp_a0: 735, otpreg_add: 3413, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3414: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1048, reg_addr: 46104, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5877, offset: 23, otp_b0: 0, otp_a0: 735, otpreg_add: 3414, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3415: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1049, reg_addr: 46105, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5878, offset: 31, otp_b0: 0, otp_a0: 735, otpreg_add: 3415, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3416: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1050, reg_addr: 46106, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5879, offset: 7, otp_b0: 0, otp_a0: 736, otpreg_add: 3416, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3417: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1051, reg_addr: 46107, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5880, offset: 15, otp_b0: 0, otp_a0: 736, otpreg_add: 3417, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3418: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1052, reg_addr: 46108, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5881, offset: 23, otp_b0: 0, otp_a0: 736, otpreg_add: 3418, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3419: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1053, reg_addr: 46109, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5882, offset: 31, otp_b0: 0, otp_a0: 736, otpreg_add: 3419, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3420: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1054, reg_addr: 46110, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5883, offset: 7, otp_b0: 0, otp_a0: 737, otpreg_add: 3420, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3421: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1055, reg_addr: 46111, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5884, offset: 15, otp_b0: 0, otp_a0: 737, otpreg_add: 3421, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3422: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1056, reg_addr: 46112, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5885, offset: 23, otp_b0: 0, otp_a0: 737, otpreg_add: 3422, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3423: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1057, reg_addr: 46113, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5886, offset: 31, otp_b0: 0, otp_a0: 737, otpreg_add: 3423, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3424: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1058, reg_addr: 46114, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5887, offset: 7, otp_b0: 0, otp_a0: 738, otpreg_add: 3424, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3425: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1059, reg_addr: 46115, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5888, offset: 15, otp_b0: 0, otp_a0: 738, otpreg_add: 3425, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3426: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1060, reg_addr: 46116, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5889, offset: 23, otp_b0: 0, otp_a0: 738, otpreg_add: 3426, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3427: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1061, reg_addr: 46117, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5890, offset: 31, otp_b0: 0, otp_a0: 738, otpreg_add: 3427, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3428: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1062, reg_addr: 46118, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5891, offset: 7, otp_b0: 0, otp_a0: 739, otpreg_add: 3428, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3429: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1063, reg_addr: 46119, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5892, offset: 15, otp_b0: 0, otp_a0: 739, otpreg_add: 3429, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3430: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1064, reg_addr: 46120, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5893, offset: 23, otp_b0: 0, otp_a0: 739, otpreg_add: 3430, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3431: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1065, reg_addr: 46121, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5894, offset: 31, otp_b0: 0, otp_a0: 739, otpreg_add: 3431, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3432: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1066, reg_addr: 46122, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5895, offset: 7, otp_b0: 0, otp_a0: 740, otpreg_add: 3432, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3433: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1067, reg_addr: 46123, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5896, offset: 15, otp_b0: 0, otp_a0: 740, otpreg_add: 3433, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3434: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1068, reg_addr: 46124, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5897, offset: 23, otp_b0: 0, otp_a0: 740, otpreg_add: 3434, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3435: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1069, reg_addr: 46125, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5898, offset: 31, otp_b0: 0, otp_a0: 740, otpreg_add: 3435, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3436: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1070, reg_addr: 46126, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5899, offset: 7, otp_b0: 0, otp_a0: 741, otpreg_add: 3436, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3437: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1071, reg_addr: 46127, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5900, offset: 15, otp_b0: 0, otp_a0: 741, otpreg_add: 3437, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3438: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1072, reg_addr: 46128, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5901, offset: 23, otp_b0: 0, otp_a0: 741, otpreg_add: 3438, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3439: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1073, reg_addr: 46129, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5902, offset: 31, otp_b0: 0, otp_a0: 741, otpreg_add: 3439, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3440: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1074, reg_addr: 46130, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5903, offset: 7, otp_b0: 0, otp_a0: 742, otpreg_add: 3440, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3441: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1075, reg_addr: 46131, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5904, offset: 15, otp_b0: 0, otp_a0: 742, otpreg_add: 3441, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3442: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1076, reg_addr: 46132, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5905, offset: 23, otp_b0: 0, otp_a0: 742, otpreg_add: 3442, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3443: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1077, reg_addr: 46133, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5906, offset: 31, otp_b0: 0, otp_a0: 742, otpreg_add: 3443, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3444: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1078, reg_addr: 46134, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5907, offset: 7, otp_b0: 0, otp_a0: 743, otpreg_add: 3444, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3445: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1079, reg_addr: 46135, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5908, offset: 15, otp_b0: 0, otp_a0: 743, otpreg_add: 3445, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3446: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1080, reg_addr: 46136, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5909, offset: 23, otp_b0: 0, otp_a0: 743, otpreg_add: 3446, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3447: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1081, reg_addr: 46137, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5910, offset: 31, otp_b0: 0, otp_a0: 743, otpreg_add: 3447, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3448: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1082, reg_addr: 46138, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5911, offset: 7, otp_b0: 0, otp_a0: 744, otpreg_add: 3448, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3449: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1083, reg_addr: 46139, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5912, offset: 15, otp_b0: 0, otp_a0: 744, otpreg_add: 3449, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3450: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1084, reg_addr: 46140, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5913, offset: 23, otp_b0: 0, otp_a0: 744, otpreg_add: 3450, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3451: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1085, reg_addr: 46141, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5914, offset: 31, otp_b0: 0, otp_a0: 744, otpreg_add: 3451, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3452: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1086, reg_addr: 46142, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5915, offset: 7, otp_b0: 0, otp_a0: 745, otpreg_add: 3452, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3453: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1087, reg_addr: 46143, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5916, offset: 15, otp_b0: 0, otp_a0: 745, otpreg_add: 3453, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3454: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1088, reg_addr: 46144, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5917, offset: 23, otp_b0: 0, otp_a0: 745, otpreg_add: 3454, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3455: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1089, reg_addr: 46145, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5918, offset: 31, otp_b0: 0, otp_a0: 745, otpreg_add: 3455, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3456: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1090, reg_addr: 46146, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5919, offset: 7, otp_b0: 0, otp_a0: 746, otpreg_add: 3456, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3457: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1091, reg_addr: 46147, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5920, offset: 15, otp_b0: 0, otp_a0: 746, otpreg_add: 3457, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3458: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1092, reg_addr: 46148, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5921, offset: 23, otp_b0: 0, otp_a0: 746, otpreg_add: 3458, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3459: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1093, reg_addr: 46149, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5922, offset: 31, otp_b0: 0, otp_a0: 746, otpreg_add: 3459, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3460: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1094, reg_addr: 46150, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5923, offset: 7, otp_b0: 0, otp_a0: 747, otpreg_add: 3460, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3461: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1095, reg_addr: 46151, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5924, offset: 15, otp_b0: 0, otp_a0: 747, otpreg_add: 3461, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3462: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1096, reg_addr: 46152, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5925, offset: 23, otp_b0: 0, otp_a0: 747, otpreg_add: 3462, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3463: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1097, reg_addr: 46153, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5926, offset: 31, otp_b0: 0, otp_a0: 747, otpreg_add: 3463, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3464: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1098, reg_addr: 46154, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5927, offset: 7, otp_b0: 0, otp_a0: 748, otpreg_add: 3464, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3465: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1099, reg_addr: 46155, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5928, offset: 15, otp_b0: 0, otp_a0: 748, otpreg_add: 3465, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3466: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1100, reg_addr: 46156, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5929, offset: 23, otp_b0: 0, otp_a0: 748, otpreg_add: 3466, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3467: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1101, reg_addr: 46157, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5930, offset: 31, otp_b0: 0, otp_a0: 748, otpreg_add: 3467, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3468: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1102, reg_addr: 46158, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5931, offset: 7, otp_b0: 0, otp_a0: 749, otpreg_add: 3468, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3469: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1103, reg_addr: 46159, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5932, offset: 15, otp_b0: 0, otp_a0: 749, otpreg_add: 3469, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3470: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1104, reg_addr: 46160, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5933, offset: 23, otp_b0: 0, otp_a0: 749, otpreg_add: 3470, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3471: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1105, reg_addr: 46161, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5934, offset: 31, otp_b0: 0, otp_a0: 749, otpreg_add: 3471, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3472: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1106, reg_addr: 46162, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5935, offset: 7, otp_b0: 0, otp_a0: 750, otpreg_add: 3472, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3473: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1107, reg_addr: 46163, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5936, offset: 15, otp_b0: 0, otp_a0: 750, otpreg_add: 3473, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3474: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1108, reg_addr: 46164, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5937, offset: 23, otp_b0: 0, otp_a0: 750, otpreg_add: 3474, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3475: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1109, reg_addr: 46165, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5938, offset: 31, otp_b0: 0, otp_a0: 750, otpreg_add: 3475, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3476: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1110, reg_addr: 46166, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5939, offset: 7, otp_b0: 0, otp_a0: 751, otpreg_add: 3476, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3477: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1111, reg_addr: 46167, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5940, offset: 15, otp_b0: 0, otp_a0: 751, otpreg_add: 3477, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3478: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1112, reg_addr: 46168, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5941, offset: 23, otp_b0: 0, otp_a0: 751, otpreg_add: 3478, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3479: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1113, reg_addr: 46169, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5942, offset: 31, otp_b0: 0, otp_a0: 751, otpreg_add: 3479, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3480: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1114, reg_addr: 46170, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5943, offset: 7, otp_b0: 0, otp_a0: 752, otpreg_add: 3480, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3481: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1115, reg_addr: 46171, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5944, offset: 15, otp_b0: 0, otp_a0: 752, otpreg_add: 3481, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3482: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1116, reg_addr: 46172, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5945, offset: 23, otp_b0: 0, otp_a0: 752, otpreg_add: 3482, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3483: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1117, reg_addr: 46173, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5946, offset: 31, otp_b0: 0, otp_a0: 752, otpreg_add: 3483, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3484: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1118, reg_addr: 46174, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5947, offset: 7, otp_b0: 0, otp_a0: 753, otpreg_add: 3484, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3485: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1119, reg_addr: 46175, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5948, offset: 15, otp_b0: 0, otp_a0: 753, otpreg_add: 3485, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3486: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1120, reg_addr: 46176, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5949, offset: 23, otp_b0: 0, otp_a0: 753, otpreg_add: 3486, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3487: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1121, reg_addr: 46177, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5950, offset: 31, otp_b0: 0, otp_a0: 753, otpreg_add: 3487, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3488: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1122, reg_addr: 46178, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5951, offset: 7, otp_b0: 0, otp_a0: 754, otpreg_add: 3488, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3489: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1123, reg_addr: 46179, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5952, offset: 15, otp_b0: 0, otp_a0: 754, otpreg_add: 3489, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3490: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1124, reg_addr: 46180, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5953, offset: 23, otp_b0: 0, otp_a0: 754, otpreg_add: 3490, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3491: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1125, reg_addr: 46181, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5954, offset: 31, otp_b0: 0, otp_a0: 754, otpreg_add: 3491, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3492: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1126, reg_addr: 46182, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5955, offset: 7, otp_b0: 0, otp_a0: 755, otpreg_add: 3492, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3493: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1127, reg_addr: 46183, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5956, offset: 15, otp_b0: 0, otp_a0: 755, otpreg_add: 3493, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3494: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1128, reg_addr: 46184, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5957, offset: 23, otp_b0: 0, otp_a0: 755, otpreg_add: 3494, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3495: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1129, reg_addr: 46185, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5958, offset: 31, otp_b0: 0, otp_a0: 755, otpreg_add: 3495, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3496: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1130, reg_addr: 46186, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5959, offset: 7, otp_b0: 0, otp_a0: 756, otpreg_add: 3496, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3497: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1131, reg_addr: 46187, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5960, offset: 15, otp_b0: 0, otp_a0: 756, otpreg_add: 3497, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3498: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1132, reg_addr: 46188, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5961, offset: 23, otp_b0: 0, otp_a0: 756, otpreg_add: 3498, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3499: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1133, reg_addr: 46189, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5962, offset: 31, otp_b0: 0, otp_a0: 756, otpreg_add: 3499, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3500: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1134, reg_addr: 46190, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5963, offset: 7, otp_b0: 0, otp_a0: 757, otpreg_add: 3500, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3501: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1135, reg_addr: 46191, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5964, offset: 15, otp_b0: 0, otp_a0: 757, otpreg_add: 3501, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3502: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1136, reg_addr: 46192, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5965, offset: 23, otp_b0: 0, otp_a0: 757, otpreg_add: 3502, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3503: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1137, reg_addr: 46193, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5966, offset: 31, otp_b0: 0, otp_a0: 757, otpreg_add: 3503, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3504: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1138, reg_addr: 46194, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5967, offset: 7, otp_b0: 0, otp_a0: 758, otpreg_add: 3504, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3505: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1139, reg_addr: 46195, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5968, offset: 15, otp_b0: 0, otp_a0: 758, otpreg_add: 3505, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3506: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1140, reg_addr: 46196, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5969, offset: 23, otp_b0: 0, otp_a0: 758, otpreg_add: 3506, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3507: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1141, reg_addr: 46197, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5970, offset: 31, otp_b0: 0, otp_a0: 758, otpreg_add: 3507, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3508: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1142, reg_addr: 46198, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5971, offset: 7, otp_b0: 0, otp_a0: 759, otpreg_add: 3508, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3509: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1143, reg_addr: 46199, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5972, offset: 15, otp_b0: 0, otp_a0: 759, otpreg_add: 3509, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3510: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1144, reg_addr: 46200, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5973, offset: 23, otp_b0: 0, otp_a0: 759, otpreg_add: 3510, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3511: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1145, reg_addr: 46201, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5974, offset: 31, otp_b0: 0, otp_a0: 759, otpreg_add: 3511, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3512: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1146, reg_addr: 46202, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5975, offset: 7, otp_b0: 0, otp_a0: 760, otpreg_add: 3512, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3513: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1147, reg_addr: 46203, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5976, offset: 15, otp_b0: 0, otp_a0: 760, otpreg_add: 3513, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3514: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1148, reg_addr: 46204, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5977, offset: 23, otp_b0: 0, otp_a0: 760, otpreg_add: 3514, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3515: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1149, reg_addr: 46205, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5978, offset: 31, otp_b0: 0, otp_a0: 760, otpreg_add: 3515, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3516: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1150, reg_addr: 46206, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5979, offset: 7, otp_b0: 0, otp_a0: 761, otpreg_add: 3516, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3517: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1151, reg_addr: 46207, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5980, offset: 15, otp_b0: 0, otp_a0: 761, otpreg_add: 3517, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3518: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1152, reg_addr: 46208, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5981, offset: 23, otp_b0: 0, otp_a0: 761, otpreg_add: 3518, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3519: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1153, reg_addr: 46209, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5982, offset: 31, otp_b0: 0, otp_a0: 761, otpreg_add: 3519, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3520: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1154, reg_addr: 46210, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5983, offset: 7, otp_b0: 0, otp_a0: 762, otpreg_add: 3520, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3521: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1155, reg_addr: 46211, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5984, offset: 15, otp_b0: 0, otp_a0: 762, otpreg_add: 3521, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3522: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1156, reg_addr: 46212, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5985, offset: 23, otp_b0: 0, otp_a0: 762, otpreg_add: 3522, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3523: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1157, reg_addr: 46213, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5986, offset: 31, otp_b0: 0, otp_a0: 762, otpreg_add: 3523, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3524: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1158, reg_addr: 46214, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5987, offset: 7, otp_b0: 0, otp_a0: 763, otpreg_add: 3524, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3525: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1159, reg_addr: 46215, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5988, offset: 15, otp_b0: 0, otp_a0: 763, otpreg_add: 3525, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3526: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1160, reg_addr: 46216, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5989, offset: 23, otp_b0: 0, otp_a0: 763, otpreg_add: 3526, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3527: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1161, reg_addr: 46217, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5990, offset: 31, otp_b0: 0, otp_a0: 763, otpreg_add: 3527, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3528: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1162, reg_addr: 46218, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5991, offset: 7, otp_b0: 0, otp_a0: 764, otpreg_add: 3528, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3529: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1163, reg_addr: 46219, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5992, offset: 15, otp_b0: 0, otp_a0: 764, otpreg_add: 3529, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3530: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1164, reg_addr: 46220, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5993, offset: 23, otp_b0: 0, otp_a0: 764, otpreg_add: 3530, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3531: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1165, reg_addr: 46221, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5994, offset: 31, otp_b0: 0, otp_a0: 764, otpreg_add: 3531, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3532: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1166, reg_addr: 46222, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5995, offset: 7, otp_b0: 0, otp_a0: 765, otpreg_add: 3532, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3533: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1167, reg_addr: 46223, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5996, offset: 15, otp_b0: 0, otp_a0: 765, otpreg_add: 3533, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3534: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1168, reg_addr: 46224, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5997, offset: 23, otp_b0: 0, otp_a0: 765, otpreg_add: 3534, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3535: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1169, reg_addr: 46225, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5998, offset: 31, otp_b0: 0, otp_a0: 765, otpreg_add: 3535, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3536: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1170, reg_addr: 46226, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 5999, offset: 7, otp_b0: 0, otp_a0: 766, otpreg_add: 3536, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3537: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1171, reg_addr: 46227, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6000, offset: 15, otp_b0: 0, otp_a0: 766, otpreg_add: 3537, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3538: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1172, reg_addr: 46228, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6001, offset: 23, otp_b0: 0, otp_a0: 766, otpreg_add: 3538, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3539: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1173, reg_addr: 46229, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6002, offset: 31, otp_b0: 0, otp_a0: 766, otpreg_add: 3539, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3540: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1174, reg_addr: 46230, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6003, offset: 7, otp_b0: 0, otp_a0: 767, otpreg_add: 3540, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3541: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1175, reg_addr: 46231, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6004, offset: 15, otp_b0: 0, otp_a0: 767, otpreg_add: 3541, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3542: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1176, reg_addr: 46232, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6005, offset: 23, otp_b0: 0, otp_a0: 767, otpreg_add: 3542, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3543: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1177, reg_addr: 46233, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6006, offset: 31, otp_b0: 0, otp_a0: 767, otpreg_add: 3543, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3544: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1178, reg_addr: 46234, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6007, offset: 7, otp_b0: 0, otp_a0: 768, otpreg_add: 3544, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3545: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1179, reg_addr: 46235, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6008, offset: 15, otp_b0: 0, otp_a0: 768, otpreg_add: 3545, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3546: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1180, reg_addr: 46236, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6009, offset: 23, otp_b0: 0, otp_a0: 768, otpreg_add: 3546, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3547: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1181, reg_addr: 46237, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6010, offset: 31, otp_b0: 0, otp_a0: 768, otpreg_add: 3547, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3548: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1182, reg_addr: 46238, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6011, offset: 7, otp_b0: 0, otp_a0: 769, otpreg_add: 3548, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3549: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1183, reg_addr: 46239, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6012, offset: 15, otp_b0: 0, otp_a0: 769, otpreg_add: 3549, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3550: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1184, reg_addr: 46240, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6013, offset: 23, otp_b0: 0, otp_a0: 769, otpreg_add: 3550, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3551: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1185, reg_addr: 46241, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6014, offset: 31, otp_b0: 0, otp_a0: 769, otpreg_add: 3551, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3552: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1186, reg_addr: 46242, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6015, offset: 7, otp_b0: 0, otp_a0: 770, otpreg_add: 3552, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3553: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1187, reg_addr: 46243, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6016, offset: 15, otp_b0: 0, otp_a0: 770, otpreg_add: 3553, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3554: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1188, reg_addr: 46244, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6017, offset: 23, otp_b0: 0, otp_a0: 770, otpreg_add: 3554, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3555: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1189, reg_addr: 46245, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6018, offset: 31, otp_b0: 0, otp_a0: 770, otpreg_add: 3555, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3556: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1190, reg_addr: 46246, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6019, offset: 7, otp_b0: 0, otp_a0: 771, otpreg_add: 3556, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3557: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1191, reg_addr: 46247, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6020, offset: 15, otp_b0: 0, otp_a0: 771, otpreg_add: 3557, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3558: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1192, reg_addr: 46248, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6021, offset: 23, otp_b0: 0, otp_a0: 771, otpreg_add: 3558, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3559: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1193, reg_addr: 46249, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6022, offset: 31, otp_b0: 0, otp_a0: 771, otpreg_add: 3559, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3560: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1194, reg_addr: 46250, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6023, offset: 7, otp_b0: 0, otp_a0: 772, otpreg_add: 3560, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3561: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1195, reg_addr: 46251, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6024, offset: 15, otp_b0: 0, otp_a0: 772, otpreg_add: 3561, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3562: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1196, reg_addr: 46252, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6025, offset: 23, otp_b0: 0, otp_a0: 772, otpreg_add: 3562, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3563: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1197, reg_addr: 46253, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6026, offset: 31, otp_b0: 0, otp_a0: 772, otpreg_add: 3563, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3564: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1198, reg_addr: 46254, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6027, offset: 7, otp_b0: 0, otp_a0: 773, otpreg_add: 3564, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3565: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1199, reg_addr: 46255, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6028, offset: 15, otp_b0: 0, otp_a0: 773, otpreg_add: 3565, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3566: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1200, reg_addr: 46256, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6029, offset: 23, otp_b0: 0, otp_a0: 773, otpreg_add: 3566, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3567: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1201, reg_addr: 46257, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6030, offset: 31, otp_b0: 0, otp_a0: 773, otpreg_add: 3567, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3568: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1202, reg_addr: 46258, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6031, offset: 7, otp_b0: 0, otp_a0: 774, otpreg_add: 3568, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3569: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1203, reg_addr: 46259, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6032, offset: 15, otp_b0: 0, otp_a0: 774, otpreg_add: 3569, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3570: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1204, reg_addr: 46260, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6033, offset: 23, otp_b0: 0, otp_a0: 774, otpreg_add: 3570, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3571: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1205, reg_addr: 46261, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6034, offset: 31, otp_b0: 0, otp_a0: 774, otpreg_add: 3571, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3572: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1206, reg_addr: 46262, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6035, offset: 7, otp_b0: 0, otp_a0: 775, otpreg_add: 3572, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3573: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1207, reg_addr: 46263, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6036, offset: 15, otp_b0: 0, otp_a0: 775, otpreg_add: 3573, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3574: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1208, reg_addr: 46264, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6037, offset: 23, otp_b0: 0, otp_a0: 775, otpreg_add: 3574, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3575: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1209, reg_addr: 46265, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6038, offset: 31, otp_b0: 0, otp_a0: 775, otpreg_add: 3575, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3576: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1210, reg_addr: 46266, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6039, offset: 7, otp_b0: 0, otp_a0: 776, otpreg_add: 3576, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3577: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1211, reg_addr: 46267, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6040, offset: 15, otp_b0: 0, otp_a0: 776, otpreg_add: 3577, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3578: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1212, reg_addr: 46268, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6041, offset: 23, otp_b0: 0, otp_a0: 776, otpreg_add: 3578, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3579: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1213, reg_addr: 46269, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6042, offset: 31, otp_b0: 0, otp_a0: 776, otpreg_add: 3579, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3580: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1214, reg_addr: 46270, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6043, offset: 7, otp_b0: 0, otp_a0: 777, otpreg_add: 3580, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3581: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1215, reg_addr: 46271, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6044, offset: 15, otp_b0: 0, otp_a0: 777, otpreg_add: 3581, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3582: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1216, reg_addr: 46272, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6045, offset: 23, otp_b0: 0, otp_a0: 777, otpreg_add: 3582, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3583: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1217, reg_addr: 46273, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6046, offset: 31, otp_b0: 0, otp_a0: 777, otpreg_add: 3583, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3584: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1218, reg_addr: 46274, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6047, offset: 7, otp_b0: 0, otp_a0: 778, otpreg_add: 3584, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3585: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1219, reg_addr: 46275, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6048, offset: 15, otp_b0: 0, otp_a0: 778, otpreg_add: 3585, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3586: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1220, reg_addr: 46276, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6049, offset: 23, otp_b0: 0, otp_a0: 778, otpreg_add: 3586, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3587: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1221, reg_addr: 46277, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6050, offset: 31, otp_b0: 0, otp_a0: 778, otpreg_add: 3587, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3588: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1222, reg_addr: 46278, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6051, offset: 7, otp_b0: 0, otp_a0: 779, otpreg_add: 3588, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3589: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1223, reg_addr: 46279, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6052, offset: 15, otp_b0: 0, otp_a0: 779, otpreg_add: 3589, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3590: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1224, reg_addr: 46280, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6053, offset: 23, otp_b0: 0, otp_a0: 779, otpreg_add: 3590, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3591: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1225, reg_addr: 46281, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6054, offset: 31, otp_b0: 0, otp_a0: 779, otpreg_add: 3591, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3592: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1226, reg_addr: 46282, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6055, offset: 7, otp_b0: 0, otp_a0: 780, otpreg_add: 3592, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3593: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1227, reg_addr: 46283, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6056, offset: 15, otp_b0: 0, otp_a0: 780, otpreg_add: 3593, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3594: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1228, reg_addr: 46284, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6057, offset: 23, otp_b0: 0, otp_a0: 780, otpreg_add: 3594, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3595: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1229, reg_addr: 46285, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6058, offset: 31, otp_b0: 0, otp_a0: 780, otpreg_add: 3595, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3596: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1230, reg_addr: 46286, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6059, offset: 7, otp_b0: 0, otp_a0: 781, otpreg_add: 3596, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3597: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1231, reg_addr: 46287, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6060, offset: 15, otp_b0: 0, otp_a0: 781, otpreg_add: 3597, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3598: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1232, reg_addr: 46288, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6061, offset: 23, otp_b0: 0, otp_a0: 781, otpreg_add: 3598, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3599: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1233, reg_addr: 46289, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6062, offset: 31, otp_b0: 0, otp_a0: 781, otpreg_add: 3599, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3600: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1234, reg_addr: 46290, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6063, offset: 7, otp_b0: 0, otp_a0: 782, otpreg_add: 3600, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3601: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1235, reg_addr: 46291, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6064, offset: 15, otp_b0: 0, otp_a0: 782, otpreg_add: 3601, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3602: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1236, reg_addr: 46292, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6065, offset: 23, otp_b0: 0, otp_a0: 782, otpreg_add: 3602, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3603: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1237, reg_addr: 46293, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6066, offset: 31, otp_b0: 0, otp_a0: 782, otpreg_add: 3603, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3604: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1238, reg_addr: 46294, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6067, offset: 7, otp_b0: 0, otp_a0: 783, otpreg_add: 3604, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3605: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1239, reg_addr: 46295, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6068, offset: 15, otp_b0: 0, otp_a0: 783, otpreg_add: 3605, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3606: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1240, reg_addr: 46296, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6069, offset: 23, otp_b0: 0, otp_a0: 783, otpreg_add: 3606, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3607: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1241, reg_addr: 46297, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6070, offset: 31, otp_b0: 0, otp_a0: 783, otpreg_add: 3607, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3608: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1242, reg_addr: 46298, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6071, offset: 7, otp_b0: 0, otp_a0: 784, otpreg_add: 3608, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3609: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1243, reg_addr: 46299, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6072, offset: 15, otp_b0: 0, otp_a0: 784, otpreg_add: 3609, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3610: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1244, reg_addr: 46300, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6073, offset: 23, otp_b0: 0, otp_a0: 784, otpreg_add: 3610, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3611: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1245, reg_addr: 46301, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6074, offset: 31, otp_b0: 0, otp_a0: 784, otpreg_add: 3611, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3612: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1246, reg_addr: 46302, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6075, offset: 7, otp_b0: 0, otp_a0: 785, otpreg_add: 3612, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3613: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1247, reg_addr: 46303, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6076, offset: 15, otp_b0: 0, otp_a0: 785, otpreg_add: 3613, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3614: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1248, reg_addr: 46304, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6077, offset: 23, otp_b0: 0, otp_a0: 785, otpreg_add: 3614, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3615: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1249, reg_addr: 46305, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6078, offset: 31, otp_b0: 0, otp_a0: 785, otpreg_add: 3615, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3616: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1250, reg_addr: 46306, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6079, offset: 7, otp_b0: 0, otp_a0: 786, otpreg_add: 3616, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3617: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1251, reg_addr: 46307, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6080, offset: 15, otp_b0: 0, otp_a0: 786, otpreg_add: 3617, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3618: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1252, reg_addr: 46308, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6081, offset: 23, otp_b0: 0, otp_a0: 786, otpreg_add: 3618, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3619: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1253, reg_addr: 46309, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6082, offset: 31, otp_b0: 0, otp_a0: 786, otpreg_add: 3619, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3620: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1254, reg_addr: 46310, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6083, offset: 7, otp_b0: 0, otp_a0: 787, otpreg_add: 3620, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3621: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1255, reg_addr: 46311, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6084, offset: 15, otp_b0: 0, otp_a0: 787, otpreg_add: 3621, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3622: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1256, reg_addr: 46312, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6085, offset: 23, otp_b0: 0, otp_a0: 787, otpreg_add: 3622, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3623: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1257, reg_addr: 46313, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6086, offset: 31, otp_b0: 0, otp_a0: 787, otpreg_add: 3623, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3624: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1258, reg_addr: 46314, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6087, offset: 7, otp_b0: 0, otp_a0: 788, otpreg_add: 3624, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3625: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1259, reg_addr: 46315, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6088, offset: 15, otp_b0: 0, otp_a0: 788, otpreg_add: 3625, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3626: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1260, reg_addr: 46316, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6089, offset: 23, otp_b0: 0, otp_a0: 788, otpreg_add: 3626, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3627: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1261, reg_addr: 46317, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6090, offset: 31, otp_b0: 0, otp_a0: 788, otpreg_add: 3627, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3628: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1262, reg_addr: 46318, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6091, offset: 7, otp_b0: 0, otp_a0: 789, otpreg_add: 3628, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3629: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1263, reg_addr: 46319, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6092, offset: 15, otp_b0: 0, otp_a0: 789, otpreg_add: 3629, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3630: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1264, reg_addr: 46320, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6093, offset: 23, otp_b0: 0, otp_a0: 789, otpreg_add: 3630, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3631: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1265, reg_addr: 46321, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6094, offset: 31, otp_b0: 0, otp_a0: 789, otpreg_add: 3631, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3632: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1266, reg_addr: 46322, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6095, offset: 7, otp_b0: 0, otp_a0: 790, otpreg_add: 3632, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3633: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1267, reg_addr: 46323, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6096, offset: 15, otp_b0: 0, otp_a0: 790, otpreg_add: 3633, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3634: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1268, reg_addr: 46324, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6097, offset: 23, otp_b0: 0, otp_a0: 790, otpreg_add: 3634, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3635: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1269, reg_addr: 46325, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6098, offset: 31, otp_b0: 0, otp_a0: 790, otpreg_add: 3635, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3636: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1270, reg_addr: 46326, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6099, offset: 7, otp_b0: 0, otp_a0: 791, otpreg_add: 3636, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3637: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1271, reg_addr: 46327, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6100, offset: 15, otp_b0: 0, otp_a0: 791, otpreg_add: 3637, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3638: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1272, reg_addr: 46328, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6101, offset: 23, otp_b0: 0, otp_a0: 791, otpreg_add: 3638, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3639: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1273, reg_addr: 46329, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6102, offset: 31, otp_b0: 0, otp_a0: 791, otpreg_add: 3639, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3640: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1274, reg_addr: 46330, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6103, offset: 7, otp_b0: 0, otp_a0: 792, otpreg_add: 3640, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3641: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1275, reg_addr: 46331, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6104, offset: 15, otp_b0: 0, otp_a0: 792, otpreg_add: 3641, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3642: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1276, reg_addr: 46332, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6105, offset: 23, otp_b0: 0, otp_a0: 792, otpreg_add: 3642, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3643: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1277, reg_addr: 46333, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6106, offset: 31, otp_b0: 0, otp_a0: 792, otpreg_add: 3643, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3644: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1278, reg_addr: 46334, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6107, offset: 7, otp_b0: 0, otp_a0: 793, otpreg_add: 3644, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3645: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1279, reg_addr: 46335, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6108, offset: 15, otp_b0: 0, otp_a0: 793, otpreg_add: 3645, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3646: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1280, reg_addr: 46336, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6109, offset: 23, otp_b0: 0, otp_a0: 793, otpreg_add: 3646, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3647: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1281, reg_addr: 46337, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6110, offset: 31, otp_b0: 0, otp_a0: 793, otpreg_add: 3647, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3648: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1282, reg_addr: 46338, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6111, offset: 7, otp_b0: 0, otp_a0: 794, otpreg_add: 3648, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3649: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1283, reg_addr: 46339, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6112, offset: 15, otp_b0: 0, otp_a0: 794, otpreg_add: 3649, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3650: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1284, reg_addr: 46340, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6113, offset: 23, otp_b0: 0, otp_a0: 794, otpreg_add: 3650, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3651: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1285, reg_addr: 46341, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6114, offset: 31, otp_b0: 0, otp_a0: 794, otpreg_add: 3651, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3652: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1286, reg_addr: 46342, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6115, offset: 7, otp_b0: 0, otp_a0: 795, otpreg_add: 3652, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3653: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1287, reg_addr: 46343, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6116, offset: 15, otp_b0: 0, otp_a0: 795, otpreg_add: 3653, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3654: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1288, reg_addr: 46344, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6117, offset: 23, otp_b0: 0, otp_a0: 795, otpreg_add: 3654, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3655: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1289, reg_addr: 46345, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6118, offset: 31, otp_b0: 0, otp_a0: 795, otpreg_add: 3655, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3656: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1290, reg_addr: 46346, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6119, offset: 7, otp_b0: 0, otp_a0: 796, otpreg_add: 3656, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3657: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1291, reg_addr: 46347, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6120, offset: 15, otp_b0: 0, otp_a0: 796, otpreg_add: 3657, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3658: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1292, reg_addr: 46348, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6121, offset: 23, otp_b0: 0, otp_a0: 796, otpreg_add: 3658, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3659: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1293, reg_addr: 46349, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6122, offset: 31, otp_b0: 0, otp_a0: 796, otpreg_add: 3659, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3660: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1294, reg_addr: 46350, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6123, offset: 7, otp_b0: 0, otp_a0: 797, otpreg_add: 3660, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3661: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1295, reg_addr: 46351, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6124, offset: 15, otp_b0: 0, otp_a0: 797, otpreg_add: 3661, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3662: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1296, reg_addr: 46352, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6125, offset: 23, otp_b0: 0, otp_a0: 797, otpreg_add: 3662, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3663: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1297, reg_addr: 46353, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6126, offset: 31, otp_b0: 0, otp_a0: 797, otpreg_add: 3663, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3664: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1298, reg_addr: 46354, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6127, offset: 7, otp_b0: 0, otp_a0: 798, otpreg_add: 3664, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3665: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1299, reg_addr: 46355, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6128, offset: 15, otp_b0: 0, otp_a0: 798, otpreg_add: 3665, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3666: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1300, reg_addr: 46356, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6129, offset: 23, otp_b0: 0, otp_a0: 798, otpreg_add: 3666, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3667: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1301, reg_addr: 46357, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6130, offset: 31, otp_b0: 0, otp_a0: 798, otpreg_add: 3667, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3668: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1302, reg_addr: 46358, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6131, offset: 7, otp_b0: 0, otp_a0: 799, otpreg_add: 3668, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3669: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1303, reg_addr: 46359, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6132, offset: 15, otp_b0: 0, otp_a0: 799, otpreg_add: 3669, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3670: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1304, reg_addr: 46360, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6133, offset: 23, otp_b0: 0, otp_a0: 799, otpreg_add: 3670, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3671: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1305, reg_addr: 46361, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6134, offset: 31, otp_b0: 0, otp_a0: 799, otpreg_add: 3671, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3672: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1306, reg_addr: 46362, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6135, offset: 7, otp_b0: 0, otp_a0: 800, otpreg_add: 3672, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3673: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1307, reg_addr: 46363, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6136, offset: 15, otp_b0: 0, otp_a0: 800, otpreg_add: 3673, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3674: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1308, reg_addr: 46364, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6137, offset: 23, otp_b0: 0, otp_a0: 800, otpreg_add: 3674, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3675: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1309, reg_addr: 46365, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6138, offset: 31, otp_b0: 0, otp_a0: 800, otpreg_add: 3675, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3676: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1310, reg_addr: 46366, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6139, offset: 7, otp_b0: 0, otp_a0: 801, otpreg_add: 3676, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3677: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1311, reg_addr: 46367, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6140, offset: 15, otp_b0: 0, otp_a0: 801, otpreg_add: 3677, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3678: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1312, reg_addr: 46368, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6141, offset: 23, otp_b0: 0, otp_a0: 801, otpreg_add: 3678, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3679: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1313, reg_addr: 46369, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6142, offset: 31, otp_b0: 0, otp_a0: 801, otpreg_add: 3679, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3680: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1314, reg_addr: 46370, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6143, offset: 7, otp_b0: 0, otp_a0: 802, otpreg_add: 3680, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3681: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1315, reg_addr: 46371, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6144, offset: 15, otp_b0: 0, otp_a0: 802, otpreg_add: 3681, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3682: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1316, reg_addr: 46372, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6145, offset: 23, otp_b0: 0, otp_a0: 802, otpreg_add: 3682, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3683: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1317, reg_addr: 46373, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6146, offset: 31, otp_b0: 0, otp_a0: 802, otpreg_add: 3683, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3684: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1318, reg_addr: 46374, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6147, offset: 7, otp_b0: 0, otp_a0: 803, otpreg_add: 3684, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3685: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1319, reg_addr: 46375, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6148, offset: 15, otp_b0: 0, otp_a0: 803, otpreg_add: 3685, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3686: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1320, reg_addr: 46376, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6149, offset: 23, otp_b0: 0, otp_a0: 803, otpreg_add: 3686, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3687: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1321, reg_addr: 46377, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6150, offset: 31, otp_b0: 0, otp_a0: 803, otpreg_add: 3687, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3688: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1322, reg_addr: 46378, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6151, offset: 7, otp_b0: 0, otp_a0: 804, otpreg_add: 3688, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3689: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1323, reg_addr: 46379, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6152, offset: 15, otp_b0: 0, otp_a0: 804, otpreg_add: 3689, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3690: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1324, reg_addr: 46380, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6153, offset: 23, otp_b0: 0, otp_a0: 804, otpreg_add: 3690, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3691: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1325, reg_addr: 46381, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6154, offset: 31, otp_b0: 0, otp_a0: 804, otpreg_add: 3691, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3692: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1326, reg_addr: 46382, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6155, offset: 7, otp_b0: 0, otp_a0: 805, otpreg_add: 3692, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3693: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1327, reg_addr: 46383, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6156, offset: 15, otp_b0: 0, otp_a0: 805, otpreg_add: 3693, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3694: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1328, reg_addr: 46384, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6157, offset: 23, otp_b0: 0, otp_a0: 805, otpreg_add: 3694, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3695: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1329, reg_addr: 46385, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6158, offset: 31, otp_b0: 0, otp_a0: 805, otpreg_add: 3695, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3696: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1330, reg_addr: 46386, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6159, offset: 7, otp_b0: 0, otp_a0: 806, otpreg_add: 3696, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3697: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1331, reg_addr: 46387, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6160, offset: 15, otp_b0: 0, otp_a0: 806, otpreg_add: 3697, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3698: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1332, reg_addr: 46388, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6161, offset: 23, otp_b0: 0, otp_a0: 806, otpreg_add: 3698, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3699: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1333, reg_addr: 46389, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6162, offset: 31, otp_b0: 0, otp_a0: 806, otpreg_add: 3699, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3700: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1334, reg_addr: 46390, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6163, offset: 7, otp_b0: 0, otp_a0: 807, otpreg_add: 3700, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3701: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1335, reg_addr: 46391, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6164, offset: 15, otp_b0: 0, otp_a0: 807, otpreg_add: 3701, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3702: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1336, reg_addr: 46392, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6165, offset: 23, otp_b0: 0, otp_a0: 807, otpreg_add: 3702, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3703: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1337, reg_addr: 46393, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6166, offset: 31, otp_b0: 0, otp_a0: 807, otpreg_add: 3703, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3704: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1338, reg_addr: 46394, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6167, offset: 7, otp_b0: 0, otp_a0: 808, otpreg_add: 3704, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3705: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1339, reg_addr: 46395, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6168, offset: 15, otp_b0: 0, otp_a0: 808, otpreg_add: 3705, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3706: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1340, reg_addr: 46396, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6169, offset: 23, otp_b0: 0, otp_a0: 808, otpreg_add: 3706, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3707: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1341, reg_addr: 46397, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6170, offset: 31, otp_b0: 0, otp_a0: 808, otpreg_add: 3707, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3708: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1342, reg_addr: 46398, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6171, offset: 7, otp_b0: 0, otp_a0: 809, otpreg_add: 3708, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3709: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1343, reg_addr: 46399, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6172, offset: 15, otp_b0: 0, otp_a0: 809, otpreg_add: 3709, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3710: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1344, reg_addr: 46400, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6173, offset: 23, otp_b0: 0, otp_a0: 809, otpreg_add: 3710, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3711: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1345, reg_addr: 46401, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6174, offset: 31, otp_b0: 0, otp_a0: 809, otpreg_add: 3711, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3712: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1346, reg_addr: 46402, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6175, offset: 7, otp_b0: 0, otp_a0: 810, otpreg_add: 3712, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3713: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1347, reg_addr: 46403, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6176, offset: 15, otp_b0: 0, otp_a0: 810, otpreg_add: 3713, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3714: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1348, reg_addr: 46404, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6177, offset: 23, otp_b0: 0, otp_a0: 810, otpreg_add: 3714, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3715: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1349, reg_addr: 46405, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6178, offset: 31, otp_b0: 0, otp_a0: 810, otpreg_add: 3715, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3716: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1350, reg_addr: 46406, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6179, offset: 7, otp_b0: 0, otp_a0: 811, otpreg_add: 3716, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3717: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1351, reg_addr: 46407, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6180, offset: 15, otp_b0: 0, otp_a0: 811, otpreg_add: 3717, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3718: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1352, reg_addr: 46408, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6181, offset: 23, otp_b0: 0, otp_a0: 811, otpreg_add: 3718, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3719: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1353, reg_addr: 46409, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6182, offset: 31, otp_b0: 0, otp_a0: 811, otpreg_add: 3719, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3720: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1354, reg_addr: 46410, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6183, offset: 7, otp_b0: 0, otp_a0: 812, otpreg_add: 3720, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3721: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1355, reg_addr: 46411, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6184, offset: 15, otp_b0: 0, otp_a0: 812, otpreg_add: 3721, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3722: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1356, reg_addr: 46412, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6185, offset: 23, otp_b0: 0, otp_a0: 812, otpreg_add: 3722, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3723: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1357, reg_addr: 46413, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6186, offset: 31, otp_b0: 0, otp_a0: 812, otpreg_add: 3723, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3724: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1358, reg_addr: 46414, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6187, offset: 7, otp_b0: 0, otp_a0: 813, otpreg_add: 3724, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3725: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1359, reg_addr: 46415, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6188, offset: 15, otp_b0: 0, otp_a0: 813, otpreg_add: 3725, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3726: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1360, reg_addr: 46416, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6189, offset: 23, otp_b0: 0, otp_a0: 813, otpreg_add: 3726, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3727: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1361, reg_addr: 46417, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6190, offset: 31, otp_b0: 0, otp_a0: 813, otpreg_add: 3727, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3728: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1362, reg_addr: 46418, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6191, offset: 7, otp_b0: 0, otp_a0: 814, otpreg_add: 3728, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3729: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1363, reg_addr: 46419, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6192, offset: 15, otp_b0: 0, otp_a0: 814, otpreg_add: 3729, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3730: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1364, reg_addr: 46420, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6193, offset: 23, otp_b0: 0, otp_a0: 814, otpreg_add: 3730, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3731: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1365, reg_addr: 46421, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6194, offset: 31, otp_b0: 0, otp_a0: 814, otpreg_add: 3731, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3732: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1366, reg_addr: 46422, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6195, offset: 7, otp_b0: 0, otp_a0: 815, otpreg_add: 3732, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3733: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1367, reg_addr: 46423, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6196, offset: 15, otp_b0: 0, otp_a0: 815, otpreg_add: 3733, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3734: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1368, reg_addr: 46424, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6197, offset: 23, otp_b0: 0, otp_a0: 815, otpreg_add: 3734, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3735: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1369, reg_addr: 46425, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6198, offset: 31, otp_b0: 0, otp_a0: 815, otpreg_add: 3735, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3736: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1370, reg_addr: 46426, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6199, offset: 7, otp_b0: 0, otp_a0: 816, otpreg_add: 3736, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3737: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1371, reg_addr: 46427, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6200, offset: 15, otp_b0: 0, otp_a0: 816, otpreg_add: 3737, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3738: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1372, reg_addr: 46428, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6201, offset: 23, otp_b0: 0, otp_a0: 816, otpreg_add: 3738, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3739: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1373, reg_addr: 46429, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6202, offset: 31, otp_b0: 0, otp_a0: 816, otpreg_add: 3739, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3740: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1374, reg_addr: 46430, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6203, offset: 7, otp_b0: 0, otp_a0: 817, otpreg_add: 3740, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3741: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1375, reg_addr: 46431, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6204, offset: 15, otp_b0: 0, otp_a0: 817, otpreg_add: 3741, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3742: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1376, reg_addr: 46432, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6205, offset: 23, otp_b0: 0, otp_a0: 817, otpreg_add: 3742, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3743: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1377, reg_addr: 46433, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6206, offset: 31, otp_b0: 0, otp_a0: 817, otpreg_add: 3743, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3744: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1378, reg_addr: 46434, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6207, offset: 7, otp_b0: 0, otp_a0: 818, otpreg_add: 3744, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3745: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1379, reg_addr: 46435, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6208, offset: 15, otp_b0: 0, otp_a0: 818, otpreg_add: 3745, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3746: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1380, reg_addr: 46436, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6209, offset: 23, otp_b0: 0, otp_a0: 818, otpreg_add: 3746, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3747: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1381, reg_addr: 46437, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6210, offset: 31, otp_b0: 0, otp_a0: 818, otpreg_add: 3747, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3748: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1382, reg_addr: 46438, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6211, offset: 7, otp_b0: 0, otp_a0: 819, otpreg_add: 3748, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3749: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1383, reg_addr: 46439, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6212, offset: 15, otp_b0: 0, otp_a0: 819, otpreg_add: 3749, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3750: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1384, reg_addr: 46440, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6213, offset: 23, otp_b0: 0, otp_a0: 819, otpreg_add: 3750, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3751: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1385, reg_addr: 46441, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6214, offset: 31, otp_b0: 0, otp_a0: 819, otpreg_add: 3751, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3752: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1386, reg_addr: 46442, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6215, offset: 7, otp_b0: 0, otp_a0: 820, otpreg_add: 3752, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3753: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1387, reg_addr: 46443, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6216, offset: 15, otp_b0: 0, otp_a0: 820, otpreg_add: 3753, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3754: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1388, reg_addr: 46444, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6217, offset: 23, otp_b0: 0, otp_a0: 820, otpreg_add: 3754, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3755: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1389, reg_addr: 46445, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6218, offset: 31, otp_b0: 0, otp_a0: 820, otpreg_add: 3755, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3756: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1390, reg_addr: 46446, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6219, offset: 7, otp_b0: 0, otp_a0: 821, otpreg_add: 3756, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3757: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1391, reg_addr: 46447, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6220, offset: 15, otp_b0: 0, otp_a0: 821, otpreg_add: 3757, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3758: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1392, reg_addr: 46448, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6221, offset: 23, otp_b0: 0, otp_a0: 821, otpreg_add: 3758, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3759: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1393, reg_addr: 46449, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6222, offset: 31, otp_b0: 0, otp_a0: 821, otpreg_add: 3759, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3760: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1394, reg_addr: 46450, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6223, offset: 7, otp_b0: 0, otp_a0: 822, otpreg_add: 3760, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3761: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1395, reg_addr: 46451, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6224, offset: 15, otp_b0: 0, otp_a0: 822, otpreg_add: 3761, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3762: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1396, reg_addr: 46452, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6225, offset: 23, otp_b0: 0, otp_a0: 822, otpreg_add: 3762, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3763: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1397, reg_addr: 46453, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6226, offset: 31, otp_b0: 0, otp_a0: 822, otpreg_add: 3763, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3764: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1398, reg_addr: 46454, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6227, offset: 7, otp_b0: 0, otp_a0: 823, otpreg_add: 3764, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3765: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1399, reg_addr: 46455, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6228, offset: 15, otp_b0: 0, otp_a0: 823, otpreg_add: 3765, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3766: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1400, reg_addr: 46456, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6229, offset: 23, otp_b0: 0, otp_a0: 823, otpreg_add: 3766, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3767: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1401, reg_addr: 46457, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6230, offset: 31, otp_b0: 0, otp_a0: 823, otpreg_add: 3767, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3768: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1402, reg_addr: 46458, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6231, offset: 7, otp_b0: 0, otp_a0: 824, otpreg_add: 3768, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3769: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1403, reg_addr: 46459, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6232, offset: 15, otp_b0: 0, otp_a0: 824, otpreg_add: 3769, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3770: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1404, reg_addr: 46460, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6233, offset: 23, otp_b0: 0, otp_a0: 824, otpreg_add: 3770, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3771: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1405, reg_addr: 46461, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6234, offset: 31, otp_b0: 0, otp_a0: 824, otpreg_add: 3771, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3772: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1406, reg_addr: 46462, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6235, offset: 7, otp_b0: 0, otp_a0: 825, otpreg_add: 3772, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3773: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1407, reg_addr: 46463, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6236, offset: 15, otp_b0: 0, otp_a0: 825, otpreg_add: 3773, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3774: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1408, reg_addr: 46464, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6237, offset: 23, otp_b0: 0, otp_a0: 825, otpreg_add: 3774, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3775: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1409, reg_addr: 46465, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6238, offset: 31, otp_b0: 0, otp_a0: 825, otpreg_add: 3775, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3776: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1410, reg_addr: 46466, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6239, offset: 7, otp_b0: 0, otp_a0: 826, otpreg_add: 3776, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3777: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1411, reg_addr: 46467, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6240, offset: 15, otp_b0: 0, otp_a0: 826, otpreg_add: 3777, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3778: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1412, reg_addr: 46468, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6241, offset: 23, otp_b0: 0, otp_a0: 826, otpreg_add: 3778, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3779: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1413, reg_addr: 46469, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6242, offset: 31, otp_b0: 0, otp_a0: 826, otpreg_add: 3779, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3780: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1414, reg_addr: 46470, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6243, offset: 7, otp_b0: 0, otp_a0: 827, otpreg_add: 3780, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3781: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1415, reg_addr: 46471, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6244, offset: 15, otp_b0: 0, otp_a0: 827, otpreg_add: 3781, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3782: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1416, reg_addr: 46472, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6245, offset: 23, otp_b0: 0, otp_a0: 827, otpreg_add: 3782, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3783: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1417, reg_addr: 46473, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6246, offset: 31, otp_b0: 0, otp_a0: 827, otpreg_add: 3783, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3784: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1418, reg_addr: 46474, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6247, offset: 7, otp_b0: 0, otp_a0: 828, otpreg_add: 3784, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3785: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1419, reg_addr: 46475, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6248, offset: 15, otp_b0: 0, otp_a0: 828, otpreg_add: 3785, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3786: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1420, reg_addr: 46476, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6249, offset: 23, otp_b0: 0, otp_a0: 828, otpreg_add: 3786, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3787: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1421, reg_addr: 46477, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6250, offset: 31, otp_b0: 0, otp_a0: 828, otpreg_add: 3787, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3788: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1422, reg_addr: 46478, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6251, offset: 7, otp_b0: 0, otp_a0: 829, otpreg_add: 3788, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3789: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1423, reg_addr: 46479, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6252, offset: 15, otp_b0: 0, otp_a0: 829, otpreg_add: 3789, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3790: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1424, reg_addr: 46480, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6253, offset: 23, otp_b0: 0, otp_a0: 829, otpreg_add: 3790, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3791: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1425, reg_addr: 46481, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6254, offset: 31, otp_b0: 0, otp_a0: 829, otpreg_add: 3791, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3792: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1426, reg_addr: 46482, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6255, offset: 7, otp_b0: 0, otp_a0: 830, otpreg_add: 3792, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3793: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1427, reg_addr: 46483, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6256, offset: 15, otp_b0: 0, otp_a0: 830, otpreg_add: 3793, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3794: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1428, reg_addr: 46484, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6257, offset: 23, otp_b0: 0, otp_a0: 830, otpreg_add: 3794, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3795: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1429, reg_addr: 46485, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6258, offset: 31, otp_b0: 0, otp_a0: 830, otpreg_add: 3795, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3796: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1430, reg_addr: 46486, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6259, offset: 7, otp_b0: 0, otp_a0: 831, otpreg_add: 3796, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3797: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1431, reg_addr: 46487, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6260, offset: 15, otp_b0: 0, otp_a0: 831, otpreg_add: 3797, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3798: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1432, reg_addr: 46488, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6261, offset: 23, otp_b0: 0, otp_a0: 831, otpreg_add: 3798, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3799: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1433, reg_addr: 46489, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6262, offset: 31, otp_b0: 0, otp_a0: 831, otpreg_add: 3799, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3800: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1434, reg_addr: 46490, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6263, offset: 7, otp_b0: 0, otp_a0: 832, otpreg_add: 3800, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3801: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1435, reg_addr: 46491, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6264, offset: 15, otp_b0: 0, otp_a0: 832, otpreg_add: 3801, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3802: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1436, reg_addr: 46492, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6265, offset: 23, otp_b0: 0, otp_a0: 832, otpreg_add: 3802, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3803: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1437, reg_addr: 46493, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6266, offset: 31, otp_b0: 0, otp_a0: 832, otpreg_add: 3803, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3804: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1438, reg_addr: 46494, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6267, offset: 7, otp_b0: 0, otp_a0: 833, otpreg_add: 3804, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3805: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1439, reg_addr: 46495, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6268, offset: 15, otp_b0: 0, otp_a0: 833, otpreg_add: 3805, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3806: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1440, reg_addr: 46496, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6269, offset: 23, otp_b0: 0, otp_a0: 833, otpreg_add: 3806, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3807: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1441, reg_addr: 46497, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6270, offset: 31, otp_b0: 0, otp_a0: 833, otpreg_add: 3807, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3808: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1442, reg_addr: 46498, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6271, offset: 7, otp_b0: 0, otp_a0: 834, otpreg_add: 3808, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3809: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1443, reg_addr: 46499, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6272, offset: 15, otp_b0: 0, otp_a0: 834, otpreg_add: 3809, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3810: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1444, reg_addr: 46500, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6273, offset: 23, otp_b0: 0, otp_a0: 834, otpreg_add: 3810, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3811: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1445, reg_addr: 46501, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6274, offset: 31, otp_b0: 0, otp_a0: 834, otpreg_add: 3811, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3812: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1446, reg_addr: 46502, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6275, offset: 7, otp_b0: 0, otp_a0: 835, otpreg_add: 3812, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3813: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1447, reg_addr: 46503, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6276, offset: 15, otp_b0: 0, otp_a0: 835, otpreg_add: 3813, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3814: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1448, reg_addr: 46504, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6277, offset: 23, otp_b0: 0, otp_a0: 835, otpreg_add: 3814, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3815: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1449, reg_addr: 46505, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6278, offset: 31, otp_b0: 0, otp_a0: 835, otpreg_add: 3815, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3816: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1450, reg_addr: 46506, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6279, offset: 7, otp_b0: 0, otp_a0: 836, otpreg_add: 3816, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3817: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1451, reg_addr: 46507, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6280, offset: 15, otp_b0: 0, otp_a0: 836, otpreg_add: 3817, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3818: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1452, reg_addr: 46508, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6281, offset: 23, otp_b0: 0, otp_a0: 836, otpreg_add: 3818, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3819: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1453, reg_addr: 46509, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6282, offset: 31, otp_b0: 0, otp_a0: 836, otpreg_add: 3819, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3820: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1454, reg_addr: 46510, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6283, offset: 7, otp_b0: 0, otp_a0: 837, otpreg_add: 3820, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3821: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1455, reg_addr: 46511, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6284, offset: 15, otp_b0: 0, otp_a0: 837, otpreg_add: 3821, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3822: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1456, reg_addr: 46512, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6285, offset: 23, otp_b0: 0, otp_a0: 837, otpreg_add: 3822, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3823: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1457, reg_addr: 46513, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6286, offset: 31, otp_b0: 0, otp_a0: 837, otpreg_add: 3823, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3824: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1458, reg_addr: 46514, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6287, offset: 7, otp_b0: 0, otp_a0: 838, otpreg_add: 3824, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3825: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1459, reg_addr: 46515, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6288, offset: 15, otp_b0: 0, otp_a0: 838, otpreg_add: 3825, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3826: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1460, reg_addr: 46516, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6289, offset: 23, otp_b0: 0, otp_a0: 838, otpreg_add: 3826, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3827: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1461, reg_addr: 46517, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6290, offset: 31, otp_b0: 0, otp_a0: 838, otpreg_add: 3827, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3828: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1462, reg_addr: 46518, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6291, offset: 7, otp_b0: 0, otp_a0: 839, otpreg_add: 3828, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3829: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1463, reg_addr: 46519, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6292, offset: 15, otp_b0: 0, otp_a0: 839, otpreg_add: 3829, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3830: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1464, reg_addr: 46520, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6293, offset: 23, otp_b0: 0, otp_a0: 839, otpreg_add: 3830, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3831: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1465, reg_addr: 46521, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6294, offset: 31, otp_b0: 0, otp_a0: 839, otpreg_add: 3831, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3832: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1466, reg_addr: 46522, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6295, offset: 7, otp_b0: 0, otp_a0: 840, otpreg_add: 3832, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3833: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1467, reg_addr: 46523, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6296, offset: 15, otp_b0: 0, otp_a0: 840, otpreg_add: 3833, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3834: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1468, reg_addr: 46524, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6297, offset: 23, otp_b0: 0, otp_a0: 840, otpreg_add: 3834, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3835: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1469, reg_addr: 46525, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6298, offset: 31, otp_b0: 0, otp_a0: 840, otpreg_add: 3835, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3836: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1470, reg_addr: 46526, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6299, offset: 7, otp_b0: 0, otp_a0: 841, otpreg_add: 3836, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3837: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1471, reg_addr: 46527, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6300, offset: 15, otp_b0: 0, otp_a0: 841, otpreg_add: 3837, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3838: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1472, reg_addr: 46528, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6301, offset: 23, otp_b0: 0, otp_a0: 841, otpreg_add: 3838, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3839: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1473, reg_addr: 46529, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6302, offset: 31, otp_b0: 0, otp_a0: 841, otpreg_add: 3839, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3840: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1474, reg_addr: 46530, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6303, offset: 7, otp_b0: 0, otp_a0: 842, otpreg_add: 3840, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3841: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1475, reg_addr: 46531, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6304, offset: 15, otp_b0: 0, otp_a0: 842, otpreg_add: 3841, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3842: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1476, reg_addr: 46532, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6305, offset: 23, otp_b0: 0, otp_a0: 842, otpreg_add: 3842, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3843: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1477, reg_addr: 46533, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6306, offset: 31, otp_b0: 0, otp_a0: 842, otpreg_add: 3843, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3844: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1478, reg_addr: 46534, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6307, offset: 7, otp_b0: 0, otp_a0: 843, otpreg_add: 3844, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3845: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1479, reg_addr: 46535, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6308, offset: 15, otp_b0: 0, otp_a0: 843, otpreg_add: 3845, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3846: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1480, reg_addr: 46536, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6309, offset: 23, otp_b0: 0, otp_a0: 843, otpreg_add: 3846, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3847: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1481, reg_addr: 46537, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6310, offset: 31, otp_b0: 0, otp_a0: 843, otpreg_add: 3847, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3848: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1482, reg_addr: 46538, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6311, offset: 7, otp_b0: 0, otp_a0: 844, otpreg_add: 3848, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3849: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1483, reg_addr: 46539, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6312, offset: 15, otp_b0: 0, otp_a0: 844, otpreg_add: 3849, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3850: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1484, reg_addr: 46540, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6313, offset: 23, otp_b0: 0, otp_a0: 844, otpreg_add: 3850, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3851: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1485, reg_addr: 46541, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6314, offset: 31, otp_b0: 0, otp_a0: 844, otpreg_add: 3851, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3852: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1486, reg_addr: 46542, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6315, offset: 7, otp_b0: 0, otp_a0: 845, otpreg_add: 3852, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3853: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1487, reg_addr: 46543, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6316, offset: 15, otp_b0: 0, otp_a0: 845, otpreg_add: 3853, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3854: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1488, reg_addr: 46544, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6317, offset: 23, otp_b0: 0, otp_a0: 845, otpreg_add: 3854, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3855: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1489, reg_addr: 46545, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6318, offset: 31, otp_b0: 0, otp_a0: 845, otpreg_add: 3855, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3856: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1490, reg_addr: 46546, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6319, offset: 7, otp_b0: 0, otp_a0: 846, otpreg_add: 3856, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3857: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1491, reg_addr: 46547, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6320, offset: 15, otp_b0: 0, otp_a0: 846, otpreg_add: 3857, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3858: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1492, reg_addr: 46548, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6321, offset: 23, otp_b0: 0, otp_a0: 846, otpreg_add: 3858, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3859: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1493, reg_addr: 46549, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6322, offset: 31, otp_b0: 0, otp_a0: 846, otpreg_add: 3859, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3860: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1494, reg_addr: 46550, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6323, offset: 7, otp_b0: 0, otp_a0: 847, otpreg_add: 3860, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3861: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1495, reg_addr: 46551, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6324, offset: 15, otp_b0: 0, otp_a0: 847, otpreg_add: 3861, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3862: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1496, reg_addr: 46552, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6325, offset: 23, otp_b0: 0, otp_a0: 847, otpreg_add: 3862, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3863: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1497, reg_addr: 46553, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6326, offset: 31, otp_b0: 0, otp_a0: 847, otpreg_add: 3863, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3864: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1498, reg_addr: 46554, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6327, offset: 7, otp_b0: 0, otp_a0: 848, otpreg_add: 3864, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3865: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1499, reg_addr: 46555, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6328, offset: 15, otp_b0: 0, otp_a0: 848, otpreg_add: 3865, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3866: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1500, reg_addr: 46556, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6329, offset: 23, otp_b0: 0, otp_a0: 848, otpreg_add: 3866, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3867: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1501, reg_addr: 46557, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6330, offset: 31, otp_b0: 0, otp_a0: 848, otpreg_add: 3867, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3868: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1502, reg_addr: 46558, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6331, offset: 7, otp_b0: 0, otp_a0: 849, otpreg_add: 3868, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3869: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1503, reg_addr: 46559, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6332, offset: 15, otp_b0: 0, otp_a0: 849, otpreg_add: 3869, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3870: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1504, reg_addr: 46560, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6333, offset: 23, otp_b0: 0, otp_a0: 849, otpreg_add: 3870, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3871: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1505, reg_addr: 46561, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6334, offset: 31, otp_b0: 0, otp_a0: 849, otpreg_add: 3871, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3872: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1506, reg_addr: 46562, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6335, offset: 7, otp_b0: 0, otp_a0: 850, otpreg_add: 3872, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3873: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1507, reg_addr: 46563, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6336, offset: 15, otp_b0: 0, otp_a0: 850, otpreg_add: 3873, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3874: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1508, reg_addr: 46564, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6337, offset: 23, otp_b0: 0, otp_a0: 850, otpreg_add: 3874, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3875: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1509, reg_addr: 46565, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6338, offset: 31, otp_b0: 0, otp_a0: 850, otpreg_add: 3875, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3876: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1510, reg_addr: 46566, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6339, offset: 7, otp_b0: 0, otp_a0: 851, otpreg_add: 3876, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3877: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1511, reg_addr: 46567, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6340, offset: 15, otp_b0: 0, otp_a0: 851, otpreg_add: 3877, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3878: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1512, reg_addr: 46568, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6341, offset: 23, otp_b0: 0, otp_a0: 851, otpreg_add: 3878, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3879: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1513, reg_addr: 46569, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6342, offset: 31, otp_b0: 0, otp_a0: 851, otpreg_add: 3879, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3880: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1514, reg_addr: 46570, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6343, offset: 7, otp_b0: 0, otp_a0: 852, otpreg_add: 3880, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3881: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1515, reg_addr: 46571, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6344, offset: 15, otp_b0: 0, otp_a0: 852, otpreg_add: 3881, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3882: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1516, reg_addr: 46572, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6345, offset: 23, otp_b0: 0, otp_a0: 852, otpreg_add: 3882, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3883: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1517, reg_addr: 46573, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6346, offset: 31, otp_b0: 0, otp_a0: 852, otpreg_add: 3883, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3884: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1518, reg_addr: 46574, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6347, offset: 7, otp_b0: 0, otp_a0: 853, otpreg_add: 3884, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3885: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1519, reg_addr: 46575, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6348, offset: 15, otp_b0: 0, otp_a0: 853, otpreg_add: 3885, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3886: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1520, reg_addr: 46576, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6349, offset: 23, otp_b0: 0, otp_a0: 853, otpreg_add: 3886, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3887: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1521, reg_addr: 46577, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6350, offset: 31, otp_b0: 0, otp_a0: 853, otpreg_add: 3887, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3888: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1522, reg_addr: 46578, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6351, offset: 7, otp_b0: 0, otp_a0: 854, otpreg_add: 3888, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3889: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1523, reg_addr: 46579, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6352, offset: 15, otp_b0: 0, otp_a0: 854, otpreg_add: 3889, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3890: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1524, reg_addr: 46580, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6353, offset: 23, otp_b0: 0, otp_a0: 854, otpreg_add: 3890, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3891: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1525, reg_addr: 46581, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6354, offset: 31, otp_b0: 0, otp_a0: 854, otpreg_add: 3891, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3892: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1526, reg_addr: 46582, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6355, offset: 7, otp_b0: 0, otp_a0: 855, otpreg_add: 3892, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3893: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1527, reg_addr: 46583, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6356, offset: 15, otp_b0: 0, otp_a0: 855, otpreg_add: 3893, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3894: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1528, reg_addr: 46584, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6357, offset: 23, otp_b0: 0, otp_a0: 855, otpreg_add: 3894, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3895: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1529, reg_addr: 46585, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6358, offset: 31, otp_b0: 0, otp_a0: 855, otpreg_add: 3895, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3896: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1530, reg_addr: 46586, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6359, offset: 7, otp_b0: 0, otp_a0: 856, otpreg_add: 3896, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3897: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1531, reg_addr: 46587, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6360, offset: 15, otp_b0: 0, otp_a0: 856, otpreg_add: 3897, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3898: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1532, reg_addr: 46588, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6361, offset: 23, otp_b0: 0, otp_a0: 856, otpreg_add: 3898, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3899: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1533, reg_addr: 46589, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6362, offset: 31, otp_b0: 0, otp_a0: 856, otpreg_add: 3899, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3900: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1534, reg_addr: 46590, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6363, offset: 7, otp_b0: 0, otp_a0: 857, otpreg_add: 3900, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3901: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1535, reg_addr: 46591, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6364, offset: 15, otp_b0: 0, otp_a0: 857, otpreg_add: 3901, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3902: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1536, reg_addr: 46592, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6365, offset: 23, otp_b0: 0, otp_a0: 857, otpreg_add: 3902, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3903: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1537, reg_addr: 46593, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6366, offset: 31, otp_b0: 0, otp_a0: 857, otpreg_add: 3903, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3904: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1538, reg_addr: 46594, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6367, offset: 7, otp_b0: 0, otp_a0: 858, otpreg_add: 3904, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3905: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1539, reg_addr: 46595, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6368, offset: 15, otp_b0: 0, otp_a0: 858, otpreg_add: 3905, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3906: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1540, reg_addr: 46596, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6369, offset: 23, otp_b0: 0, otp_a0: 858, otpreg_add: 3906, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3907: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1541, reg_addr: 46597, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6370, offset: 31, otp_b0: 0, otp_a0: 858, otpreg_add: 3907, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3908: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1542, reg_addr: 46598, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6371, offset: 7, otp_b0: 0, otp_a0: 859, otpreg_add: 3908, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3909: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1543, reg_addr: 46599, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6372, offset: 15, otp_b0: 0, otp_a0: 859, otpreg_add: 3909, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3910: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1544, reg_addr: 46600, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6373, offset: 23, otp_b0: 0, otp_a0: 859, otpreg_add: 3910, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3911: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1545, reg_addr: 46601, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6374, offset: 31, otp_b0: 0, otp_a0: 859, otpreg_add: 3911, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3912: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1546, reg_addr: 46602, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6375, offset: 7, otp_b0: 0, otp_a0: 860, otpreg_add: 3912, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3913: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1547, reg_addr: 46603, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6376, offset: 15, otp_b0: 0, otp_a0: 860, otpreg_add: 3913, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3914: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1548, reg_addr: 46604, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6377, offset: 23, otp_b0: 0, otp_a0: 860, otpreg_add: 3914, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3915: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1549, reg_addr: 46605, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6378, offset: 31, otp_b0: 0, otp_a0: 860, otpreg_add: 3915, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3916: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1550, reg_addr: 46606, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6379, offset: 7, otp_b0: 0, otp_a0: 861, otpreg_add: 3916, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3917: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1551, reg_addr: 46607, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6380, offset: 15, otp_b0: 0, otp_a0: 861, otpreg_add: 3917, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3918: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1552, reg_addr: 46608, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6381, offset: 23, otp_b0: 0, otp_a0: 861, otpreg_add: 3918, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3919: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1553, reg_addr: 46609, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6382, offset: 31, otp_b0: 0, otp_a0: 861, otpreg_add: 3919, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3920: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1554, reg_addr: 46610, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6383, offset: 7, otp_b0: 0, otp_a0: 862, otpreg_add: 3920, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3921: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1555, reg_addr: 46611, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6384, offset: 15, otp_b0: 0, otp_a0: 862, otpreg_add: 3921, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3922: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1556, reg_addr: 46612, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6385, offset: 23, otp_b0: 0, otp_a0: 862, otpreg_add: 3922, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3923: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1557, reg_addr: 46613, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6386, offset: 31, otp_b0: 0, otp_a0: 862, otpreg_add: 3923, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3924: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1558, reg_addr: 46614, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6387, offset: 7, otp_b0: 0, otp_a0: 863, otpreg_add: 3924, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3925: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1559, reg_addr: 46615, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6388, offset: 15, otp_b0: 0, otp_a0: 863, otpreg_add: 3925, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3926: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1560, reg_addr: 46616, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6389, offset: 23, otp_b0: 0, otp_a0: 863, otpreg_add: 3926, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3927: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1561, reg_addr: 46617, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6390, offset: 31, otp_b0: 0, otp_a0: 863, otpreg_add: 3927, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3928: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1562, reg_addr: 46618, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6391, offset: 7, otp_b0: 0, otp_a0: 864, otpreg_add: 3928, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3929: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1563, reg_addr: 46619, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6392, offset: 15, otp_b0: 0, otp_a0: 864, otpreg_add: 3929, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3930: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1564, reg_addr: 46620, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6393, offset: 23, otp_b0: 0, otp_a0: 864, otpreg_add: 3930, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3931: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1565, reg_addr: 46621, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6394, offset: 31, otp_b0: 0, otp_a0: 864, otpreg_add: 3931, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3932: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1566, reg_addr: 46622, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6395, offset: 7, otp_b0: 0, otp_a0: 865, otpreg_add: 3932, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3933: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1567, reg_addr: 46623, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6396, offset: 15, otp_b0: 0, otp_a0: 865, otpreg_add: 3933, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3934: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1568, reg_addr: 46624, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6397, offset: 23, otp_b0: 0, otp_a0: 865, otpreg_add: 3934, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3935: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1569, reg_addr: 46625, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6398, offset: 31, otp_b0: 0, otp_a0: 865, otpreg_add: 3935, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3936: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1570, reg_addr: 46626, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6399, offset: 7, otp_b0: 0, otp_a0: 866, otpreg_add: 3936, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3937: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1571, reg_addr: 46627, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6400, offset: 15, otp_b0: 0, otp_a0: 866, otpreg_add: 3937, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3938: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1572, reg_addr: 46628, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6401, offset: 23, otp_b0: 0, otp_a0: 866, otpreg_add: 3938, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3939: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1573, reg_addr: 46629, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6402, offset: 31, otp_b0: 0, otp_a0: 866, otpreg_add: 3939, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3940: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1574, reg_addr: 46630, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6403, offset: 7, otp_b0: 0, otp_a0: 867, otpreg_add: 3940, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3941: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1575, reg_addr: 46631, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6404, offset: 15, otp_b0: 0, otp_a0: 867, otpreg_add: 3941, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3942: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1576, reg_addr: 46632, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6405, offset: 23, otp_b0: 0, otp_a0: 867, otpreg_add: 3942, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3943: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1577, reg_addr: 46633, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6406, offset: 31, otp_b0: 0, otp_a0: 867, otpreg_add: 3943, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3944: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1578, reg_addr: 46634, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6407, offset: 7, otp_b0: 0, otp_a0: 868, otpreg_add: 3944, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3945: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1579, reg_addr: 46635, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6408, offset: 15, otp_b0: 0, otp_a0: 868, otpreg_add: 3945, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3946: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1580, reg_addr: 46636, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6409, offset: 23, otp_b0: 0, otp_a0: 868, otpreg_add: 3946, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3947: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1581, reg_addr: 46637, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6410, offset: 31, otp_b0: 0, otp_a0: 868, otpreg_add: 3947, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3948: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1582, reg_addr: 46638, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6411, offset: 7, otp_b0: 0, otp_a0: 869, otpreg_add: 3948, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3949: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1583, reg_addr: 46639, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6412, offset: 15, otp_b0: 0, otp_a0: 869, otpreg_add: 3949, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3950: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1584, reg_addr: 46640, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6413, offset: 23, otp_b0: 0, otp_a0: 869, otpreg_add: 3950, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3951: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1585, reg_addr: 46641, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6414, offset: 31, otp_b0: 0, otp_a0: 869, otpreg_add: 3951, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3952: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1586, reg_addr: 46642, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6415, offset: 7, otp_b0: 0, otp_a0: 870, otpreg_add: 3952, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3953: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1587, reg_addr: 46643, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6416, offset: 15, otp_b0: 0, otp_a0: 870, otpreg_add: 3953, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3954: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1588, reg_addr: 46644, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6417, offset: 23, otp_b0: 0, otp_a0: 870, otpreg_add: 3954, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3955: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1589, reg_addr: 46645, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6418, offset: 31, otp_b0: 0, otp_a0: 870, otpreg_add: 3955, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3956: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1590, reg_addr: 46646, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6419, offset: 7, otp_b0: 0, otp_a0: 871, otpreg_add: 3956, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3957: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1591, reg_addr: 46647, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6420, offset: 15, otp_b0: 0, otp_a0: 871, otpreg_add: 3957, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3958: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1592, reg_addr: 46648, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6421, offset: 23, otp_b0: 0, otp_a0: 871, otpreg_add: 3958, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3959: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1593, reg_addr: 46649, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6422, offset: 31, otp_b0: 0, otp_a0: 871, otpreg_add: 3959, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3960: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1594, reg_addr: 46650, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6423, offset: 7, otp_b0: 0, otp_a0: 872, otpreg_add: 3960, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3961: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1595, reg_addr: 46651, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6424, offset: 15, otp_b0: 0, otp_a0: 872, otpreg_add: 3961, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3962: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1596, reg_addr: 46652, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6425, offset: 23, otp_b0: 0, otp_a0: 872, otpreg_add: 3962, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3963: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1597, reg_addr: 46653, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6426, offset: 31, otp_b0: 0, otp_a0: 872, otpreg_add: 3963, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3964: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1598, reg_addr: 46654, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6427, offset: 7, otp_b0: 0, otp_a0: 873, otpreg_add: 3964, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3965: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1599, reg_addr: 46655, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6428, offset: 15, otp_b0: 0, otp_a0: 873, otpreg_add: 3965, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3966: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1600, reg_addr: 46656, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6429, offset: 23, otp_b0: 0, otp_a0: 873, otpreg_add: 3966, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3967: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1601, reg_addr: 46657, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6430, offset: 31, otp_b0: 0, otp_a0: 873, otpreg_add: 3967, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3968: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1602, reg_addr: 46658, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6431, offset: 7, otp_b0: 0, otp_a0: 874, otpreg_add: 3968, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3969: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1603, reg_addr: 46659, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6432, offset: 15, otp_b0: 0, otp_a0: 874, otpreg_add: 3969, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3970: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1604, reg_addr: 46660, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6433, offset: 23, otp_b0: 0, otp_a0: 874, otpreg_add: 3970, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3971: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1605, reg_addr: 46661, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6434, offset: 31, otp_b0: 0, otp_a0: 874, otpreg_add: 3971, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3972: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1606, reg_addr: 46662, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6435, offset: 7, otp_b0: 0, otp_a0: 875, otpreg_add: 3972, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3973: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1607, reg_addr: 46663, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6436, offset: 15, otp_b0: 0, otp_a0: 875, otpreg_add: 3973, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3974: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1608, reg_addr: 46664, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6437, offset: 23, otp_b0: 0, otp_a0: 875, otpreg_add: 3974, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3975: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1609, reg_addr: 46665, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6438, offset: 31, otp_b0: 0, otp_a0: 875, otpreg_add: 3975, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3976: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1610, reg_addr: 46666, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6439, offset: 7, otp_b0: 0, otp_a0: 876, otpreg_add: 3976, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3977: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1611, reg_addr: 46667, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6440, offset: 15, otp_b0: 0, otp_a0: 876, otpreg_add: 3977, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3978: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1612, reg_addr: 46668, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6441, offset: 23, otp_b0: 0, otp_a0: 876, otpreg_add: 3978, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3979: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1613, reg_addr: 46669, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6442, offset: 31, otp_b0: 0, otp_a0: 876, otpreg_add: 3979, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3980: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1614, reg_addr: 46670, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6443, offset: 7, otp_b0: 0, otp_a0: 877, otpreg_add: 3980, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3981: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1615, reg_addr: 46671, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6444, offset: 15, otp_b0: 0, otp_a0: 877, otpreg_add: 3981, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3982: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1616, reg_addr: 46672, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6445, offset: 23, otp_b0: 0, otp_a0: 877, otpreg_add: 3982, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3983: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1617, reg_addr: 46673, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6446, offset: 31, otp_b0: 0, otp_a0: 877, otpreg_add: 3983, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3984: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1618, reg_addr: 46674, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6447, offset: 7, otp_b0: 0, otp_a0: 878, otpreg_add: 3984, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3985: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1619, reg_addr: 46675, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6448, offset: 15, otp_b0: 0, otp_a0: 878, otpreg_add: 3985, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3986: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1620, reg_addr: 46676, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6449, offset: 23, otp_b0: 0, otp_a0: 878, otpreg_add: 3986, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3987: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1621, reg_addr: 46677, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6450, offset: 31, otp_b0: 0, otp_a0: 878, otpreg_add: 3987, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3988: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1622, reg_addr: 46678, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6451, offset: 7, otp_b0: 0, otp_a0: 879, otpreg_add: 3988, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3989: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1623, reg_addr: 46679, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6452, offset: 15, otp_b0: 0, otp_a0: 879, otpreg_add: 3989, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3990: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1624, reg_addr: 46680, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6453, offset: 23, otp_b0: 0, otp_a0: 879, otpreg_add: 3990, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3991: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1625, reg_addr: 46681, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6454, offset: 31, otp_b0: 0, otp_a0: 879, otpreg_add: 3991, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3992: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1626, reg_addr: 46682, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6455, offset: 7, otp_b0: 0, otp_a0: 880, otpreg_add: 3992, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3993: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1627, reg_addr: 46683, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6456, offset: 15, otp_b0: 0, otp_a0: 880, otpreg_add: 3993, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3994: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1628, reg_addr: 46684, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6457, offset: 23, otp_b0: 0, otp_a0: 880, otpreg_add: 3994, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3995: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1629, reg_addr: 46685, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6458, offset: 31, otp_b0: 0, otp_a0: 880, otpreg_add: 3995, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3996: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1630, reg_addr: 46686, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6459, offset: 7, otp_b0: 0, otp_a0: 881, otpreg_add: 3996, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3997: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1631, reg_addr: 46687, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6460, offset: 15, otp_b0: 0, otp_a0: 881, otpreg_add: 3997, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3998: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1632, reg_addr: 46688, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6461, offset: 23, otp_b0: 0, otp_a0: 881, otpreg_add: 3998, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_3999: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1633, reg_addr: 46689, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6462, offset: 31, otp_b0: 0, otp_a0: 881, otpreg_add: 3999, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4000: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1634, reg_addr: 46690, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6463, offset: 7, otp_b0: 0, otp_a0: 882, otpreg_add: 4000, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4001: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1635, reg_addr: 46691, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6464, offset: 15, otp_b0: 0, otp_a0: 882, otpreg_add: 4001, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4002: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1636, reg_addr: 46692, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6465, offset: 23, otp_b0: 0, otp_a0: 882, otpreg_add: 4002, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4003: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1637, reg_addr: 46693, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6466, offset: 31, otp_b0: 0, otp_a0: 882, otpreg_add: 4003, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4004: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1638, reg_addr: 46694, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6467, offset: 7, otp_b0: 0, otp_a0: 883, otpreg_add: 4004, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4005: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1639, reg_addr: 46695, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6468, offset: 15, otp_b0: 0, otp_a0: 883, otpreg_add: 4005, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4006: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1640, reg_addr: 46696, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6469, offset: 23, otp_b0: 0, otp_a0: 883, otpreg_add: 4006, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4007: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1641, reg_addr: 46697, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6470, offset: 31, otp_b0: 0, otp_a0: 883, otpreg_add: 4007, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4008: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1642, reg_addr: 46698, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6471, offset: 7, otp_b0: 0, otp_a0: 884, otpreg_add: 4008, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4009: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1643, reg_addr: 46699, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6472, offset: 15, otp_b0: 0, otp_a0: 884, otpreg_add: 4009, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4010: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1644, reg_addr: 46700, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6473, offset: 23, otp_b0: 0, otp_a0: 884, otpreg_add: 4010, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4011: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1645, reg_addr: 46701, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6474, offset: 31, otp_b0: 0, otp_a0: 884, otpreg_add: 4011, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4012: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1646, reg_addr: 46702, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6475, offset: 7, otp_b0: 0, otp_a0: 885, otpreg_add: 4012, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4013: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1647, reg_addr: 46703, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6476, offset: 15, otp_b0: 0, otp_a0: 885, otpreg_add: 4013, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4014: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1648, reg_addr: 46704, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6477, offset: 23, otp_b0: 0, otp_a0: 885, otpreg_add: 4014, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4015: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1649, reg_addr: 46705, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6478, offset: 31, otp_b0: 0, otp_a0: 885, otpreg_add: 4015, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4016: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1650, reg_addr: 46706, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6479, offset: 7, otp_b0: 0, otp_a0: 886, otpreg_add: 4016, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4017: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1651, reg_addr: 46707, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6480, offset: 15, otp_b0: 0, otp_a0: 886, otpreg_add: 4017, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4018: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1652, reg_addr: 46708, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6481, offset: 23, otp_b0: 0, otp_a0: 886, otpreg_add: 4018, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4019: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1653, reg_addr: 46709, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6482, offset: 31, otp_b0: 0, otp_a0: 886, otpreg_add: 4019, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4020: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1654, reg_addr: 46710, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6483, offset: 7, otp_b0: 0, otp_a0: 887, otpreg_add: 4020, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4021: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1655, reg_addr: 46711, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6484, offset: 15, otp_b0: 0, otp_a0: 887, otpreg_add: 4021, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4022: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1656, reg_addr: 46712, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6485, offset: 23, otp_b0: 0, otp_a0: 887, otpreg_add: 4022, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4023: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1657, reg_addr: 46713, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6486, offset: 31, otp_b0: 0, otp_a0: 887, otpreg_add: 4023, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4024: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1658, reg_addr: 46714, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6487, offset: 7, otp_b0: 0, otp_a0: 888, otpreg_add: 4024, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4025: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1659, reg_addr: 46715, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6488, offset: 15, otp_b0: 0, otp_a0: 888, otpreg_add: 4025, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4026: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1660, reg_addr: 46716, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6489, offset: 23, otp_b0: 0, otp_a0: 888, otpreg_add: 4026, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4027: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1661, reg_addr: 46717, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6490, offset: 31, otp_b0: 0, otp_a0: 888, otpreg_add: 4027, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4028: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1662, reg_addr: 46718, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6491, offset: 7, otp_b0: 0, otp_a0: 889, otpreg_add: 4028, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4029: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1663, reg_addr: 46719, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6492, offset: 15, otp_b0: 0, otp_a0: 889, otpreg_add: 4029, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4030: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1664, reg_addr: 46720, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6493, offset: 23, otp_b0: 0, otp_a0: 889, otpreg_add: 4030, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4031: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1665, reg_addr: 46721, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6494, offset: 31, otp_b0: 0, otp_a0: 889, otpreg_add: 4031, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4032: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1666, reg_addr: 46722, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6495, offset: 7, otp_b0: 0, otp_a0: 890, otpreg_add: 4032, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4033: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1667, reg_addr: 46723, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6496, offset: 15, otp_b0: 0, otp_a0: 890, otpreg_add: 4033, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4034: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1668, reg_addr: 46724, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6497, offset: 23, otp_b0: 0, otp_a0: 890, otpreg_add: 4034, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4035: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1669, reg_addr: 46725, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6498, offset: 31, otp_b0: 0, otp_a0: 890, otpreg_add: 4035, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4036: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1670, reg_addr: 46726, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6499, offset: 7, otp_b0: 0, otp_a0: 891, otpreg_add: 4036, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4037: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1671, reg_addr: 46727, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6500, offset: 15, otp_b0: 0, otp_a0: 891, otpreg_add: 4037, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4038: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1672, reg_addr: 46728, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6501, offset: 23, otp_b0: 0, otp_a0: 891, otpreg_add: 4038, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4039: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1673, reg_addr: 46729, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6502, offset: 31, otp_b0: 0, otp_a0: 891, otpreg_add: 4039, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4040: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1674, reg_addr: 46730, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6503, offset: 7, otp_b0: 0, otp_a0: 892, otpreg_add: 4040, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4041: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1675, reg_addr: 46731, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6504, offset: 15, otp_b0: 0, otp_a0: 892, otpreg_add: 4041, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4042: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1676, reg_addr: 46732, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6505, offset: 23, otp_b0: 0, otp_a0: 892, otpreg_add: 4042, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4043: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1677, reg_addr: 46733, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6506, offset: 31, otp_b0: 0, otp_a0: 892, otpreg_add: 4043, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4044: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1678, reg_addr: 46734, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6507, offset: 7, otp_b0: 0, otp_a0: 893, otpreg_add: 4044, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4045: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1679, reg_addr: 46735, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6508, offset: 15, otp_b0: 0, otp_a0: 893, otpreg_add: 4045, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4046: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1680, reg_addr: 46736, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6509, offset: 23, otp_b0: 0, otp_a0: 893, otpreg_add: 4046, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4047: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1681, reg_addr: 46737, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6510, offset: 31, otp_b0: 0, otp_a0: 893, otpreg_add: 4047, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4048: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1682, reg_addr: 46738, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6511, offset: 7, otp_b0: 0, otp_a0: 894, otpreg_add: 4048, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4049: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1683, reg_addr: 46739, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6512, offset: 15, otp_b0: 0, otp_a0: 894, otpreg_add: 4049, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4050: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1684, reg_addr: 46740, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6513, offset: 23, otp_b0: 0, otp_a0: 894, otpreg_add: 4050, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4051: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1685, reg_addr: 46741, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6514, offset: 31, otp_b0: 0, otp_a0: 894, otpreg_add: 4051, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4052: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1686, reg_addr: 46742, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6515, offset: 7, otp_b0: 0, otp_a0: 895, otpreg_add: 4052, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4053: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1687, reg_addr: 46743, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6516, offset: 15, otp_b0: 0, otp_a0: 895, otpreg_add: 4053, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4054: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1688, reg_addr: 46744, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6517, offset: 23, otp_b0: 0, otp_a0: 895, otpreg_add: 4054, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4055: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1689, reg_addr: 46745, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6518, offset: 31, otp_b0: 0, otp_a0: 895, otpreg_add: 4055, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4056: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1690, reg_addr: 46746, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6519, offset: 7, otp_b0: 0, otp_a0: 896, otpreg_add: 4056, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4057: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1691, reg_addr: 46747, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6520, offset: 15, otp_b0: 0, otp_a0: 896, otpreg_add: 4057, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4058: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1692, reg_addr: 46748, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6521, offset: 23, otp_b0: 0, otp_a0: 896, otpreg_add: 4058, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4059: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1693, reg_addr: 46749, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6522, offset: 31, otp_b0: 0, otp_a0: 896, otpreg_add: 4059, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4060: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1694, reg_addr: 46750, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6523, offset: 7, otp_b0: 0, otp_a0: 897, otpreg_add: 4060, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4061: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1695, reg_addr: 46751, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6524, offset: 15, otp_b0: 0, otp_a0: 897, otpreg_add: 4061, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4062: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1696, reg_addr: 46752, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6525, offset: 23, otp_b0: 0, otp_a0: 897, otpreg_add: 4062, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4063: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1697, reg_addr: 46753, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6526, offset: 31, otp_b0: 0, otp_a0: 897, otpreg_add: 4063, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4064: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1698, reg_addr: 46754, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6527, offset: 7, otp_b0: 0, otp_a0: 898, otpreg_add: 4064, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4065: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1699, reg_addr: 46755, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6528, offset: 15, otp_b0: 0, otp_a0: 898, otpreg_add: 4065, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4066: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1700, reg_addr: 46756, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6529, offset: 23, otp_b0: 0, otp_a0: 898, otpreg_add: 4066, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4067: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1701, reg_addr: 46757, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6530, offset: 31, otp_b0: 0, otp_a0: 898, otpreg_add: 4067, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4068: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1702, reg_addr: 46758, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6531, offset: 7, otp_b0: 0, otp_a0: 899, otpreg_add: 4068, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4069: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1703, reg_addr: 46759, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6532, offset: 15, otp_b0: 0, otp_a0: 899, otpreg_add: 4069, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4070: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1704, reg_addr: 46760, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6533, offset: 23, otp_b0: 0, otp_a0: 899, otpreg_add: 4070, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4071: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1705, reg_addr: 46761, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6534, offset: 31, otp_b0: 0, otp_a0: 899, otpreg_add: 4071, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4072: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1706, reg_addr: 46762, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6535, offset: 7, otp_b0: 0, otp_a0: 900, otpreg_add: 4072, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4073: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1707, reg_addr: 46763, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6536, offset: 15, otp_b0: 0, otp_a0: 900, otpreg_add: 4073, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4074: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1708, reg_addr: 46764, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6537, offset: 23, otp_b0: 0, otp_a0: 900, otpreg_add: 4074, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4075: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1709, reg_addr: 46765, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6538, offset: 31, otp_b0: 0, otp_a0: 900, otpreg_add: 4075, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4076: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1710, reg_addr: 46766, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6539, offset: 7, otp_b0: 0, otp_a0: 901, otpreg_add: 4076, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4077: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1711, reg_addr: 46767, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6540, offset: 15, otp_b0: 0, otp_a0: 901, otpreg_add: 4077, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4078: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1712, reg_addr: 46768, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6541, offset: 23, otp_b0: 0, otp_a0: 901, otpreg_add: 4078, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4079: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1713, reg_addr: 46769, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6542, offset: 31, otp_b0: 0, otp_a0: 901, otpreg_add: 4079, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4080: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1714, reg_addr: 46770, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6543, offset: 7, otp_b0: 0, otp_a0: 902, otpreg_add: 4080, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4081: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1715, reg_addr: 46771, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6544, offset: 15, otp_b0: 0, otp_a0: 902, otpreg_add: 4081, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4082: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1716, reg_addr: 46772, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6545, offset: 23, otp_b0: 0, otp_a0: 902, otpreg_add: 4082, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4083: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1717, reg_addr: 46773, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6546, offset: 31, otp_b0: 0, otp_a0: 902, otpreg_add: 4083, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4084: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1718, reg_addr: 46774, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6547, offset: 7, otp_b0: 0, otp_a0: 903, otpreg_add: 4084, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4085: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1719, reg_addr: 46775, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6548, offset: 15, otp_b0: 0, otp_a0: 903, otpreg_add: 4085, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4086: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1720, reg_addr: 46776, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6549, offset: 23, otp_b0: 0, otp_a0: 903, otpreg_add: 4086, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4087: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1721, reg_addr: 46777, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6550, offset: 31, otp_b0: 0, otp_a0: 903, otpreg_add: 4087, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4088: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1722, reg_addr: 46778, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6551, offset: 7, otp_b0: 0, otp_a0: 904, otpreg_add: 4088, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4089: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1723, reg_addr: 46779, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6552, offset: 15, otp_b0: 0, otp_a0: 904, otpreg_add: 4089, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4090: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1724, reg_addr: 46780, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6553, offset: 23, otp_b0: 0, otp_a0: 904, otpreg_add: 4090, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4091: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1725, reg_addr: 46781, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6554, offset: 31, otp_b0: 0, otp_a0: 904, otpreg_add: 4091, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4092: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1726, reg_addr: 46782, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6555, offset: 7, otp_b0: 0, otp_a0: 905, otpreg_add: 4092, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4093: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1727, reg_addr: 46783, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6556, offset: 15, otp_b0: 0, otp_a0: 905, otpreg_add: 4093, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4094: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1728, reg_addr: 46784, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6557, offset: 23, otp_b0: 0, otp_a0: 905, otpreg_add: 4094, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4095: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1729, reg_addr: 46785, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6558, offset: 31, otp_b0: 0, otp_a0: 905, otpreg_add: 4095, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4096: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1730, reg_addr: 46786, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6559, offset: 7, otp_b0: 0, otp_a0: 906, otpreg_add: 4096, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4097: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1731, reg_addr: 46787, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6560, offset: 15, otp_b0: 0, otp_a0: 906, otpreg_add: 4097, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4098: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1732, reg_addr: 46788, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6561, offset: 23, otp_b0: 0, otp_a0: 906, otpreg_add: 4098, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4099: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1733, reg_addr: 46789, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6562, offset: 31, otp_b0: 0, otp_a0: 906, otpreg_add: 4099, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4100: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1734, reg_addr: 46790, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6563, offset: 7, otp_b0: 0, otp_a0: 907, otpreg_add: 4100, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4101: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1735, reg_addr: 46791, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6564, offset: 15, otp_b0: 0, otp_a0: 907, otpreg_add: 4101, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4102: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1736, reg_addr: 46792, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6565, offset: 23, otp_b0: 0, otp_a0: 907, otpreg_add: 4102, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4103: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1737, reg_addr: 46793, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6566, offset: 31, otp_b0: 0, otp_a0: 907, otpreg_add: 4103, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4104: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1738, reg_addr: 46794, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6567, offset: 7, otp_b0: 0, otp_a0: 908, otpreg_add: 4104, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4105: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1739, reg_addr: 46795, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6568, offset: 15, otp_b0: 0, otp_a0: 908, otpreg_add: 4105, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4106: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1740, reg_addr: 46796, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6569, offset: 23, otp_b0: 0, otp_a0: 908, otpreg_add: 4106, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4107: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1741, reg_addr: 46797, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6570, offset: 31, otp_b0: 0, otp_a0: 908, otpreg_add: 4107, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4108: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1742, reg_addr: 46798, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6571, offset: 7, otp_b0: 0, otp_a0: 909, otpreg_add: 4108, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4109: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1743, reg_addr: 46799, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6572, offset: 15, otp_b0: 0, otp_a0: 909, otpreg_add: 4109, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4110: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1744, reg_addr: 46800, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6573, offset: 23, otp_b0: 0, otp_a0: 909, otpreg_add: 4110, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4111: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1745, reg_addr: 46801, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6574, offset: 31, otp_b0: 0, otp_a0: 909, otpreg_add: 4111, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4112: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1746, reg_addr: 46802, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6575, offset: 7, otp_b0: 0, otp_a0: 910, otpreg_add: 4112, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4113: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1747, reg_addr: 46803, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6576, offset: 15, otp_b0: 0, otp_a0: 910, otpreg_add: 4113, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4114: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1748, reg_addr: 46804, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6577, offset: 23, otp_b0: 0, otp_a0: 910, otpreg_add: 4114, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4115: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1749, reg_addr: 46805, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6578, offset: 31, otp_b0: 0, otp_a0: 910, otpreg_add: 4115, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4116: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1750, reg_addr: 46806, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6579, offset: 7, otp_b0: 0, otp_a0: 911, otpreg_add: 4116, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4117: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1751, reg_addr: 46807, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6580, offset: 15, otp_b0: 0, otp_a0: 911, otpreg_add: 4117, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4118: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1752, reg_addr: 46808, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6581, offset: 23, otp_b0: 0, otp_a0: 911, otpreg_add: 4118, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4119: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1753, reg_addr: 46809, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6582, offset: 31, otp_b0: 0, otp_a0: 911, otpreg_add: 4119, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4120: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1754, reg_addr: 46810, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6583, offset: 7, otp_b0: 0, otp_a0: 912, otpreg_add: 4120, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4121: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1755, reg_addr: 46811, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6584, offset: 15, otp_b0: 0, otp_a0: 912, otpreg_add: 4121, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4122: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1756, reg_addr: 46812, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6585, offset: 23, otp_b0: 0, otp_a0: 912, otpreg_add: 4122, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4123: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1757, reg_addr: 46813, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6586, offset: 31, otp_b0: 0, otp_a0: 912, otpreg_add: 4123, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4124: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1758, reg_addr: 46814, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6587, offset: 7, otp_b0: 0, otp_a0: 913, otpreg_add: 4124, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4125: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1759, reg_addr: 46815, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6588, offset: 15, otp_b0: 0, otp_a0: 913, otpreg_add: 4125, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4126: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1760, reg_addr: 46816, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6589, offset: 23, otp_b0: 0, otp_a0: 913, otpreg_add: 4126, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4127: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1761, reg_addr: 46817, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6590, offset: 31, otp_b0: 0, otp_a0: 913, otpreg_add: 4127, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4128: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1762, reg_addr: 46818, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6591, offset: 7, otp_b0: 0, otp_a0: 914, otpreg_add: 4128, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4129: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1763, reg_addr: 46819, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6592, offset: 15, otp_b0: 0, otp_a0: 914, otpreg_add: 4129, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4130: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1764, reg_addr: 46820, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6593, offset: 23, otp_b0: 0, otp_a0: 914, otpreg_add: 4130, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4131: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1765, reg_addr: 46821, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6594, offset: 31, otp_b0: 0, otp_a0: 914, otpreg_add: 4131, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4132: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1766, reg_addr: 46822, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6595, offset: 7, otp_b0: 0, otp_a0: 915, otpreg_add: 4132, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4133: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1767, reg_addr: 46823, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6596, offset: 15, otp_b0: 0, otp_a0: 915, otpreg_add: 4133, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4134: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1768, reg_addr: 46824, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6597, offset: 23, otp_b0: 0, otp_a0: 915, otpreg_add: 4134, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4135: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1769, reg_addr: 46825, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6598, offset: 31, otp_b0: 0, otp_a0: 915, otpreg_add: 4135, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4136: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1770, reg_addr: 46826, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6599, offset: 7, otp_b0: 0, otp_a0: 916, otpreg_add: 4136, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4137: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1771, reg_addr: 46827, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6600, offset: 15, otp_b0: 0, otp_a0: 916, otpreg_add: 4137, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4138: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1772, reg_addr: 46828, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6601, offset: 23, otp_b0: 0, otp_a0: 916, otpreg_add: 4138, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4139: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1773, reg_addr: 46829, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6602, offset: 31, otp_b0: 0, otp_a0: 916, otpreg_add: 4139, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4140: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1774, reg_addr: 46830, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6603, offset: 7, otp_b0: 0, otp_a0: 917, otpreg_add: 4140, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4141: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1775, reg_addr: 46831, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6604, offset: 15, otp_b0: 0, otp_a0: 917, otpreg_add: 4141, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4142: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1776, reg_addr: 46832, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6605, offset: 23, otp_b0: 0, otp_a0: 917, otpreg_add: 4142, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4143: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1777, reg_addr: 46833, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6606, offset: 31, otp_b0: 0, otp_a0: 917, otpreg_add: 4143, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4144: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1778, reg_addr: 46834, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6607, offset: 7, otp_b0: 0, otp_a0: 918, otpreg_add: 4144, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4145: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1779, reg_addr: 46835, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6608, offset: 15, otp_b0: 0, otp_a0: 918, otpreg_add: 4145, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4146: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1780, reg_addr: 46836, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6609, offset: 23, otp_b0: 0, otp_a0: 918, otpreg_add: 4146, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4147: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1781, reg_addr: 46837, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6610, offset: 31, otp_b0: 0, otp_a0: 918, otpreg_add: 4147, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4148: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1782, reg_addr: 46838, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6611, offset: 7, otp_b0: 0, otp_a0: 919, otpreg_add: 4148, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4149: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1783, reg_addr: 46839, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6612, offset: 15, otp_b0: 0, otp_a0: 919, otpreg_add: 4149, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4150: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1784, reg_addr: 46840, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6613, offset: 23, otp_b0: 0, otp_a0: 919, otpreg_add: 4150, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4151: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1785, reg_addr: 46841, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6614, offset: 31, otp_b0: 0, otp_a0: 919, otpreg_add: 4151, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4152: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1786, reg_addr: 46842, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6615, offset: 7, otp_b0: 0, otp_a0: 920, otpreg_add: 4152, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4153: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1787, reg_addr: 46843, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6616, offset: 15, otp_b0: 0, otp_a0: 920, otpreg_add: 4153, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4154: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1788, reg_addr: 46844, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6617, offset: 23, otp_b0: 0, otp_a0: 920, otpreg_add: 4154, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4155: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1789, reg_addr: 46845, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6618, offset: 31, otp_b0: 0, otp_a0: 920, otpreg_add: 4155, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4156: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1790, reg_addr: 46846, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6619, offset: 7, otp_b0: 0, otp_a0: 921, otpreg_add: 4156, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4157: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1791, reg_addr: 46847, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6620, offset: 15, otp_b0: 0, otp_a0: 921, otpreg_add: 4157, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4158: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1792, reg_addr: 46848, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6621, offset: 23, otp_b0: 0, otp_a0: 921, otpreg_add: 4158, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4159: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1793, reg_addr: 46849, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6622, offset: 31, otp_b0: 0, otp_a0: 921, otpreg_add: 4159, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4160: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1794, reg_addr: 46850, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6623, offset: 7, otp_b0: 0, otp_a0: 922, otpreg_add: 4160, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4161: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1795, reg_addr: 46851, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6624, offset: 15, otp_b0: 0, otp_a0: 922, otpreg_add: 4161, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4162: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1796, reg_addr: 46852, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6625, offset: 23, otp_b0: 0, otp_a0: 922, otpreg_add: 4162, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4163: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1797, reg_addr: 46853, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6626, offset: 31, otp_b0: 0, otp_a0: 922, otpreg_add: 4163, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4164: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1798, reg_addr: 46854, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6627, offset: 7, otp_b0: 0, otp_a0: 923, otpreg_add: 4164, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4165: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1799, reg_addr: 46855, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6628, offset: 15, otp_b0: 0, otp_a0: 923, otpreg_add: 4165, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4166: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1800, reg_addr: 46856, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6629, offset: 23, otp_b0: 0, otp_a0: 923, otpreg_add: 4166, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4167: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1801, reg_addr: 46857, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6630, offset: 31, otp_b0: 0, otp_a0: 923, otpreg_add: 4167, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4168: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1802, reg_addr: 46858, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6631, offset: 7, otp_b0: 0, otp_a0: 924, otpreg_add: 4168, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4169: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1803, reg_addr: 46859, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6632, offset: 15, otp_b0: 0, otp_a0: 924, otpreg_add: 4169, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4170: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1804, reg_addr: 46860, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6633, offset: 23, otp_b0: 0, otp_a0: 924, otpreg_add: 4170, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4171: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1805, reg_addr: 46861, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6634, offset: 31, otp_b0: 0, otp_a0: 924, otpreg_add: 4171, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4172: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1806, reg_addr: 46862, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6635, offset: 7, otp_b0: 0, otp_a0: 925, otpreg_add: 4172, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4173: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1807, reg_addr: 46863, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6636, offset: 15, otp_b0: 0, otp_a0: 925, otpreg_add: 4173, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4174: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1808, reg_addr: 46864, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6637, offset: 23, otp_b0: 0, otp_a0: 925, otpreg_add: 4174, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4175: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1809, reg_addr: 46865, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6638, offset: 31, otp_b0: 0, otp_a0: 925, otpreg_add: 4175, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4176: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1810, reg_addr: 46866, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6639, offset: 7, otp_b0: 0, otp_a0: 926, otpreg_add: 4176, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4177: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1811, reg_addr: 46867, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6640, offset: 15, otp_b0: 0, otp_a0: 926, otpreg_add: 4177, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4178: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1812, reg_addr: 46868, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6641, offset: 23, otp_b0: 0, otp_a0: 926, otpreg_add: 4178, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4179: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1813, reg_addr: 46869, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6642, offset: 31, otp_b0: 0, otp_a0: 926, otpreg_add: 4179, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4180: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1814, reg_addr: 46870, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6643, offset: 7, otp_b0: 0, otp_a0: 927, otpreg_add: 4180, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4181: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1815, reg_addr: 46871, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6644, offset: 15, otp_b0: 0, otp_a0: 927, otpreg_add: 4181, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4182: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1816, reg_addr: 46872, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6645, offset: 23, otp_b0: 0, otp_a0: 927, otpreg_add: 4182, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4183: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1817, reg_addr: 46873, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6646, offset: 31, otp_b0: 0, otp_a0: 927, otpreg_add: 4183, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4184: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1818, reg_addr: 46874, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6647, offset: 7, otp_b0: 0, otp_a0: 928, otpreg_add: 4184, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4185: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1819, reg_addr: 46875, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6648, offset: 15, otp_b0: 0, otp_a0: 928, otpreg_add: 4185, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4186: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1820, reg_addr: 46876, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6649, offset: 23, otp_b0: 0, otp_a0: 928, otpreg_add: 4186, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4187: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1821, reg_addr: 46877, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6650, offset: 31, otp_b0: 0, otp_a0: 928, otpreg_add: 4187, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4188: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1822, reg_addr: 46878, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6651, offset: 7, otp_b0: 0, otp_a0: 929, otpreg_add: 4188, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4189: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1823, reg_addr: 46879, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6652, offset: 15, otp_b0: 0, otp_a0: 929, otpreg_add: 4189, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4190: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1824, reg_addr: 46880, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6653, offset: 23, otp_b0: 0, otp_a0: 929, otpreg_add: 4190, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4191: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1825, reg_addr: 46881, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6654, offset: 31, otp_b0: 0, otp_a0: 929, otpreg_add: 4191, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4192: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1826, reg_addr: 46882, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6655, offset: 7, otp_b0: 0, otp_a0: 930, otpreg_add: 4192, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4193: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1827, reg_addr: 46883, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6656, offset: 15, otp_b0: 0, otp_a0: 930, otpreg_add: 4193, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4194: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1828, reg_addr: 46884, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6657, offset: 23, otp_b0: 0, otp_a0: 930, otpreg_add: 4194, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4195: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1829, reg_addr: 46885, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6658, offset: 31, otp_b0: 0, otp_a0: 930, otpreg_add: 4195, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4196: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1830, reg_addr: 46886, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6659, offset: 7, otp_b0: 0, otp_a0: 931, otpreg_add: 4196, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4197: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1831, reg_addr: 46887, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6660, offset: 15, otp_b0: 0, otp_a0: 931, otpreg_add: 4197, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4198: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1832, reg_addr: 46888, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6661, offset: 23, otp_b0: 0, otp_a0: 931, otpreg_add: 4198, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4199: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1833, reg_addr: 46889, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6662, offset: 31, otp_b0: 0, otp_a0: 931, otpreg_add: 4199, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4200: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1834, reg_addr: 46890, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6663, offset: 7, otp_b0: 0, otp_a0: 932, otpreg_add: 4200, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4201: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1835, reg_addr: 46891, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6664, offset: 15, otp_b0: 0, otp_a0: 932, otpreg_add: 4201, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4202: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1836, reg_addr: 46892, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6665, offset: 23, otp_b0: 0, otp_a0: 932, otpreg_add: 4202, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4203: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1837, reg_addr: 46893, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6666, offset: 31, otp_b0: 0, otp_a0: 932, otpreg_add: 4203, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4204: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1838, reg_addr: 46894, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6667, offset: 7, otp_b0: 0, otp_a0: 933, otpreg_add: 4204, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4205: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1839, reg_addr: 46895, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6668, offset: 15, otp_b0: 0, otp_a0: 933, otpreg_add: 4205, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4206: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1840, reg_addr: 46896, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6669, offset: 23, otp_b0: 0, otp_a0: 933, otpreg_add: 4206, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4207: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1841, reg_addr: 46897, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6670, offset: 31, otp_b0: 0, otp_a0: 933, otpreg_add: 4207, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4208: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1842, reg_addr: 46898, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6671, offset: 7, otp_b0: 0, otp_a0: 934, otpreg_add: 4208, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4209: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1843, reg_addr: 46899, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6672, offset: 15, otp_b0: 0, otp_a0: 934, otpreg_add: 4209, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4210: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1844, reg_addr: 46900, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6673, offset: 23, otp_b0: 0, otp_a0: 934, otpreg_add: 4210, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4211: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1845, reg_addr: 46901, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6674, offset: 31, otp_b0: 0, otp_a0: 934, otpreg_add: 4211, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4212: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1846, reg_addr: 46902, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6675, offset: 7, otp_b0: 0, otp_a0: 935, otpreg_add: 4212, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4213: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1847, reg_addr: 46903, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6676, offset: 15, otp_b0: 0, otp_a0: 935, otpreg_add: 4213, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4214: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1848, reg_addr: 46904, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6677, offset: 23, otp_b0: 0, otp_a0: 935, otpreg_add: 4214, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4215: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1849, reg_addr: 46905, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6678, offset: 31, otp_b0: 0, otp_a0: 935, otpreg_add: 4215, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4216: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1850, reg_addr: 46906, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6679, offset: 7, otp_b0: 0, otp_a0: 936, otpreg_add: 4216, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4217: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1851, reg_addr: 46907, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6680, offset: 15, otp_b0: 0, otp_a0: 936, otpreg_add: 4217, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4218: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1852, reg_addr: 46908, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6681, offset: 23, otp_b0: 0, otp_a0: 936, otpreg_add: 4218, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4219: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1853, reg_addr: 46909, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6682, offset: 31, otp_b0: 0, otp_a0: 936, otpreg_add: 4219, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4220: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1854, reg_addr: 46910, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6683, offset: 7, otp_b0: 0, otp_a0: 937, otpreg_add: 4220, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4221: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1855, reg_addr: 46911, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6684, offset: 15, otp_b0: 0, otp_a0: 937, otpreg_add: 4221, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4222: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1856, reg_addr: 46912, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6685, offset: 23, otp_b0: 0, otp_a0: 937, otpreg_add: 4222, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4223: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1857, reg_addr: 46913, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6686, offset: 31, otp_b0: 0, otp_a0: 937, otpreg_add: 4223, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4224: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1858, reg_addr: 46914, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6687, offset: 7, otp_b0: 0, otp_a0: 938, otpreg_add: 4224, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4225: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1859, reg_addr: 46915, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6688, offset: 15, otp_b0: 0, otp_a0: 938, otpreg_add: 4225, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4226: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1860, reg_addr: 46916, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6689, offset: 23, otp_b0: 0, otp_a0: 938, otpreg_add: 4226, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4227: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1861, reg_addr: 46917, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6690, offset: 31, otp_b0: 0, otp_a0: 938, otpreg_add: 4227, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4228: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1862, reg_addr: 46918, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6691, offset: 7, otp_b0: 0, otp_a0: 939, otpreg_add: 4228, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4229: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1863, reg_addr: 46919, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6692, offset: 15, otp_b0: 0, otp_a0: 939, otpreg_add: 4229, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4230: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1864, reg_addr: 46920, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6693, offset: 23, otp_b0: 0, otp_a0: 939, otpreg_add: 4230, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4231: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1865, reg_addr: 46921, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6694, offset: 31, otp_b0: 0, otp_a0: 939, otpreg_add: 4231, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4232: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1866, reg_addr: 46922, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6695, offset: 7, otp_b0: 0, otp_a0: 940, otpreg_add: 4232, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4233: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1867, reg_addr: 46923, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6696, offset: 15, otp_b0: 0, otp_a0: 940, otpreg_add: 4233, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4234: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1868, reg_addr: 46924, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6697, offset: 23, otp_b0: 0, otp_a0: 940, otpreg_add: 4234, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4235: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1869, reg_addr: 46925, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6698, offset: 31, otp_b0: 0, otp_a0: 940, otpreg_add: 4235, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4236: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1870, reg_addr: 46926, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6699, offset: 7, otp_b0: 0, otp_a0: 941, otpreg_add: 4236, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4237: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1871, reg_addr: 46927, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6700, offset: 15, otp_b0: 0, otp_a0: 941, otpreg_add: 4237, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4238: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1872, reg_addr: 46928, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6701, offset: 23, otp_b0: 0, otp_a0: 941, otpreg_add: 4238, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4239: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1873, reg_addr: 46929, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6702, offset: 31, otp_b0: 0, otp_a0: 941, otpreg_add: 4239, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4240: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1874, reg_addr: 46930, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6703, offset: 7, otp_b0: 0, otp_a0: 942, otpreg_add: 4240, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4241: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1875, reg_addr: 46931, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6704, offset: 15, otp_b0: 0, otp_a0: 942, otpreg_add: 4241, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4242: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1876, reg_addr: 46932, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6705, offset: 23, otp_b0: 0, otp_a0: 942, otpreg_add: 4242, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4243: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1877, reg_addr: 46933, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6706, offset: 31, otp_b0: 0, otp_a0: 942, otpreg_add: 4243, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4244: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1878, reg_addr: 46934, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6707, offset: 7, otp_b0: 0, otp_a0: 943, otpreg_add: 4244, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4245: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1879, reg_addr: 46935, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6708, offset: 15, otp_b0: 0, otp_a0: 943, otpreg_add: 4245, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4246: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1880, reg_addr: 46936, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6709, offset: 23, otp_b0: 0, otp_a0: 943, otpreg_add: 4246, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4247: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1881, reg_addr: 46937, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6710, offset: 31, otp_b0: 0, otp_a0: 943, otpreg_add: 4247, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4248: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1882, reg_addr: 46938, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6711, offset: 7, otp_b0: 0, otp_a0: 944, otpreg_add: 4248, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4249: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1883, reg_addr: 46939, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6712, offset: 15, otp_b0: 0, otp_a0: 944, otpreg_add: 4249, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4250: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1884, reg_addr: 46940, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6713, offset: 23, otp_b0: 0, otp_a0: 944, otpreg_add: 4250, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4251: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1885, reg_addr: 46941, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6714, offset: 31, otp_b0: 0, otp_a0: 944, otpreg_add: 4251, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4252: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1886, reg_addr: 46942, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6715, offset: 7, otp_b0: 0, otp_a0: 945, otpreg_add: 4252, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4253: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1887, reg_addr: 46943, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6716, offset: 15, otp_b0: 0, otp_a0: 945, otpreg_add: 4253, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4254: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1888, reg_addr: 46944, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6717, offset: 23, otp_b0: 0, otp_a0: 945, otpreg_add: 4254, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4255: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1889, reg_addr: 46945, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6718, offset: 31, otp_b0: 0, otp_a0: 945, otpreg_add: 4255, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4256: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1890, reg_addr: 46946, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6719, offset: 7, otp_b0: 0, otp_a0: 946, otpreg_add: 4256, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4257: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1891, reg_addr: 46947, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6720, offset: 15, otp_b0: 0, otp_a0: 946, otpreg_add: 4257, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4258: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1892, reg_addr: 46948, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6721, offset: 23, otp_b0: 0, otp_a0: 946, otpreg_add: 4258, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4259: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1893, reg_addr: 46949, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6722, offset: 31, otp_b0: 0, otp_a0: 946, otpreg_add: 4259, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4260: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1894, reg_addr: 46950, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6723, offset: 7, otp_b0: 0, otp_a0: 947, otpreg_add: 4260, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4261: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1895, reg_addr: 46951, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6724, offset: 15, otp_b0: 0, otp_a0: 947, otpreg_add: 4261, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4262: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1896, reg_addr: 46952, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6725, offset: 23, otp_b0: 0, otp_a0: 947, otpreg_add: 4262, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4263: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1897, reg_addr: 46953, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6726, offset: 31, otp_b0: 0, otp_a0: 947, otpreg_add: 4263, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4264: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1898, reg_addr: 46954, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6727, offset: 7, otp_b0: 0, otp_a0: 948, otpreg_add: 4264, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4265: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1899, reg_addr: 46955, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6728, offset: 15, otp_b0: 0, otp_a0: 948, otpreg_add: 4265, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4266: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1900, reg_addr: 46956, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6729, offset: 23, otp_b0: 0, otp_a0: 948, otpreg_add: 4266, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4267: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1901, reg_addr: 46957, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6730, offset: 31, otp_b0: 0, otp_a0: 948, otpreg_add: 4267, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4268: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1902, reg_addr: 46958, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6731, offset: 7, otp_b0: 0, otp_a0: 949, otpreg_add: 4268, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4269: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1903, reg_addr: 46959, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6732, offset: 15, otp_b0: 0, otp_a0: 949, otpreg_add: 4269, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4270: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1904, reg_addr: 46960, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6733, offset: 23, otp_b0: 0, otp_a0: 949, otpreg_add: 4270, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4271: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1905, reg_addr: 46961, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6734, offset: 31, otp_b0: 0, otp_a0: 949, otpreg_add: 4271, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4272: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1906, reg_addr: 46962, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6735, offset: 7, otp_b0: 0, otp_a0: 950, otpreg_add: 4272, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4273: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1907, reg_addr: 46963, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6736, offset: 15, otp_b0: 0, otp_a0: 950, otpreg_add: 4273, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4274: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1908, reg_addr: 46964, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6737, offset: 23, otp_b0: 0, otp_a0: 950, otpreg_add: 4274, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4275: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1909, reg_addr: 46965, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6738, offset: 31, otp_b0: 0, otp_a0: 950, otpreg_add: 4275, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4276: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1910, reg_addr: 46966, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6739, offset: 7, otp_b0: 0, otp_a0: 951, otpreg_add: 4276, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4277: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1911, reg_addr: 46967, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6740, offset: 15, otp_b0: 0, otp_a0: 951, otpreg_add: 4277, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4278: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1912, reg_addr: 46968, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6741, offset: 23, otp_b0: 0, otp_a0: 951, otpreg_add: 4278, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4279: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1913, reg_addr: 46969, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6742, offset: 31, otp_b0: 0, otp_a0: 951, otpreg_add: 4279, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4280: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1914, reg_addr: 46970, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6743, offset: 7, otp_b0: 0, otp_a0: 952, otpreg_add: 4280, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4281: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1915, reg_addr: 46971, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6744, offset: 15, otp_b0: 0, otp_a0: 952, otpreg_add: 4281, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4282: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1916, reg_addr: 46972, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6745, offset: 23, otp_b0: 0, otp_a0: 952, otpreg_add: 4282, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4283: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1917, reg_addr: 46973, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6746, offset: 31, otp_b0: 0, otp_a0: 952, otpreg_add: 4283, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4284: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1918, reg_addr: 46974, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6747, offset: 7, otp_b0: 0, otp_a0: 953, otpreg_add: 4284, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4285: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1919, reg_addr: 46975, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6748, offset: 15, otp_b0: 0, otp_a0: 953, otpreg_add: 4285, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4286: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1920, reg_addr: 46976, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6749, offset: 23, otp_b0: 0, otp_a0: 953, otpreg_add: 4286, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4287: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1921, reg_addr: 46977, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6750, offset: 31, otp_b0: 0, otp_a0: 953, otpreg_add: 4287, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4288: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1922, reg_addr: 46978, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6751, offset: 7, otp_b0: 0, otp_a0: 954, otpreg_add: 4288, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4289: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1923, reg_addr: 46979, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6752, offset: 15, otp_b0: 0, otp_a0: 954, otpreg_add: 4289, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4290: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1924, reg_addr: 46980, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6753, offset: 23, otp_b0: 0, otp_a0: 954, otpreg_add: 4290, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4291: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1925, reg_addr: 46981, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6754, offset: 31, otp_b0: 0, otp_a0: 954, otpreg_add: 4291, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4292: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1926, reg_addr: 46982, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6755, offset: 7, otp_b0: 0, otp_a0: 955, otpreg_add: 4292, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4293: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1927, reg_addr: 46983, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6756, offset: 15, otp_b0: 0, otp_a0: 955, otpreg_add: 4293, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4294: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1928, reg_addr: 46984, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6757, offset: 23, otp_b0: 0, otp_a0: 955, otpreg_add: 4294, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4295: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1929, reg_addr: 46985, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6758, offset: 31, otp_b0: 0, otp_a0: 955, otpreg_add: 4295, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4296: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1930, reg_addr: 46986, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6759, offset: 7, otp_b0: 0, otp_a0: 956, otpreg_add: 4296, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4297: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1931, reg_addr: 46987, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6760, offset: 15, otp_b0: 0, otp_a0: 956, otpreg_add: 4297, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4298: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1932, reg_addr: 46988, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6761, offset: 23, otp_b0: 0, otp_a0: 956, otpreg_add: 4298, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4299: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1933, reg_addr: 46989, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6762, offset: 31, otp_b0: 0, otp_a0: 956, otpreg_add: 4299, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4300: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1934, reg_addr: 46990, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6763, offset: 7, otp_b0: 0, otp_a0: 957, otpreg_add: 4300, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4301: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1935, reg_addr: 46991, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6764, offset: 15, otp_b0: 0, otp_a0: 957, otpreg_add: 4301, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4302: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1936, reg_addr: 46992, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6765, offset: 23, otp_b0: 0, otp_a0: 957, otpreg_add: 4302, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4303: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1937, reg_addr: 46993, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6766, offset: 31, otp_b0: 0, otp_a0: 957, otpreg_add: 4303, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4304: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1938, reg_addr: 46994, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6767, offset: 7, otp_b0: 0, otp_a0: 958, otpreg_add: 4304, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4305: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1939, reg_addr: 46995, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6768, offset: 15, otp_b0: 0, otp_a0: 958, otpreg_add: 4305, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4306: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1940, reg_addr: 46996, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6769, offset: 23, otp_b0: 0, otp_a0: 958, otpreg_add: 4306, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4307: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1941, reg_addr: 46997, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6770, offset: 31, otp_b0: 0, otp_a0: 958, otpreg_add: 4307, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4308: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1942, reg_addr: 46998, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6771, offset: 7, otp_b0: 0, otp_a0: 959, otpreg_add: 4308, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4309: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1943, reg_addr: 46999, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6772, offset: 15, otp_b0: 0, otp_a0: 959, otpreg_add: 4309, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4310: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1944, reg_addr: 47000, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6773, offset: 23, otp_b0: 0, otp_a0: 959, otpreg_add: 4310, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4311: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1945, reg_addr: 47001, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6774, offset: 31, otp_b0: 0, otp_a0: 959, otpreg_add: 4311, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4312: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1946, reg_addr: 47002, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6775, offset: 7, otp_b0: 0, otp_a0: 960, otpreg_add: 4312, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4313: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1947, reg_addr: 47003, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6776, offset: 15, otp_b0: 0, otp_a0: 960, otpreg_add: 4313, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4314: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1948, reg_addr: 47004, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6777, offset: 23, otp_b0: 0, otp_a0: 960, otpreg_add: 4314, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4315: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1949, reg_addr: 47005, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6778, offset: 31, otp_b0: 0, otp_a0: 960, otpreg_add: 4315, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4316: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1950, reg_addr: 47006, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6779, offset: 7, otp_b0: 0, otp_a0: 961, otpreg_add: 4316, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4317: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1951, reg_addr: 47007, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6780, offset: 15, otp_b0: 0, otp_a0: 961, otpreg_add: 4317, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4318: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1952, reg_addr: 47008, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6781, offset: 23, otp_b0: 0, otp_a0: 961, otpreg_add: 4318, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4319: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1953, reg_addr: 47009, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6782, offset: 31, otp_b0: 0, otp_a0: 961, otpreg_add: 4319, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4320: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1954, reg_addr: 47010, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6783, offset: 7, otp_b0: 0, otp_a0: 962, otpreg_add: 4320, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4321: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1955, reg_addr: 47011, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6784, offset: 15, otp_b0: 0, otp_a0: 962, otpreg_add: 4321, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4322: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1956, reg_addr: 47012, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6785, offset: 23, otp_b0: 0, otp_a0: 962, otpreg_add: 4322, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4323: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1957, reg_addr: 47013, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6786, offset: 31, otp_b0: 0, otp_a0: 962, otpreg_add: 4323, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4324: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1958, reg_addr: 47014, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6787, offset: 7, otp_b0: 0, otp_a0: 963, otpreg_add: 4324, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4325: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1959, reg_addr: 47015, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6788, offset: 15, otp_b0: 0, otp_a0: 963, otpreg_add: 4325, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4326: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1960, reg_addr: 47016, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6789, offset: 23, otp_b0: 0, otp_a0: 963, otpreg_add: 4326, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4327: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1961, reg_addr: 47017, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6790, offset: 31, otp_b0: 0, otp_a0: 963, otpreg_add: 4327, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4328: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1962, reg_addr: 47018, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6791, offset: 7, otp_b0: 0, otp_a0: 964, otpreg_add: 4328, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4329: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1963, reg_addr: 47019, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6792, offset: 15, otp_b0: 0, otp_a0: 964, otpreg_add: 4329, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4330: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1964, reg_addr: 47020, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6793, offset: 23, otp_b0: 0, otp_a0: 964, otpreg_add: 4330, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4331: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1965, reg_addr: 47021, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6794, offset: 31, otp_b0: 0, otp_a0: 964, otpreg_add: 4331, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4332: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1966, reg_addr: 47022, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6795, offset: 7, otp_b0: 0, otp_a0: 965, otpreg_add: 4332, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4333: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1967, reg_addr: 47023, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6796, offset: 15, otp_b0: 0, otp_a0: 965, otpreg_add: 4333, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4334: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1968, reg_addr: 47024, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6797, offset: 23, otp_b0: 0, otp_a0: 965, otpreg_add: 4334, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4335: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1969, reg_addr: 47025, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6798, offset: 31, otp_b0: 0, otp_a0: 965, otpreg_add: 4335, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4336: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1970, reg_addr: 47026, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6799, offset: 7, otp_b0: 0, otp_a0: 966, otpreg_add: 4336, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4337: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1971, reg_addr: 47027, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6800, offset: 15, otp_b0: 0, otp_a0: 966, otpreg_add: 4337, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4338: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1972, reg_addr: 47028, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6801, offset: 23, otp_b0: 0, otp_a0: 966, otpreg_add: 4338, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4339: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1973, reg_addr: 47029, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6802, offset: 31, otp_b0: 0, otp_a0: 966, otpreg_add: 4339, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4340: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1974, reg_addr: 47030, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6803, offset: 7, otp_b0: 0, otp_a0: 967, otpreg_add: 4340, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4341: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1975, reg_addr: 47031, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6804, offset: 15, otp_b0: 0, otp_a0: 967, otpreg_add: 4341, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4342: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1976, reg_addr: 47032, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6805, offset: 23, otp_b0: 0, otp_a0: 967, otpreg_add: 4342, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4343: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1977, reg_addr: 47033, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6806, offset: 31, otp_b0: 0, otp_a0: 967, otpreg_add: 4343, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4344: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1978, reg_addr: 47034, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6807, offset: 7, otp_b0: 0, otp_a0: 968, otpreg_add: 4344, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4345: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1979, reg_addr: 47035, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6808, offset: 15, otp_b0: 0, otp_a0: 968, otpreg_add: 4345, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4346: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1980, reg_addr: 47036, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6809, offset: 23, otp_b0: 0, otp_a0: 968, otpreg_add: 4346, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4347: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1981, reg_addr: 47037, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6810, offset: 31, otp_b0: 0, otp_a0: 968, otpreg_add: 4347, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4348: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1982, reg_addr: 47038, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6811, offset: 7, otp_b0: 0, otp_a0: 969, otpreg_add: 4348, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4349: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1983, reg_addr: 47039, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6812, offset: 15, otp_b0: 0, otp_a0: 969, otpreg_add: 4349, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4350: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1984, reg_addr: 47040, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6813, offset: 23, otp_b0: 0, otp_a0: 969, otpreg_add: 4350, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4351: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1985, reg_addr: 47041, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6814, offset: 31, otp_b0: 0, otp_a0: 969, otpreg_add: 4351, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4352: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1986, reg_addr: 47042, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6815, offset: 7, otp_b0: 0, otp_a0: 970, otpreg_add: 4352, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4353: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1987, reg_addr: 47043, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6816, offset: 15, otp_b0: 0, otp_a0: 970, otpreg_add: 4353, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4354: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1988, reg_addr: 47044, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6817, offset: 23, otp_b0: 0, otp_a0: 970, otpreg_add: 4354, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4355: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1989, reg_addr: 47045, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6818, offset: 31, otp_b0: 0, otp_a0: 970, otpreg_add: 4355, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4356: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1990, reg_addr: 47046, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6819, offset: 7, otp_b0: 0, otp_a0: 971, otpreg_add: 4356, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4357: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1991, reg_addr: 47047, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6820, offset: 15, otp_b0: 0, otp_a0: 971, otpreg_add: 4357, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4358: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1992, reg_addr: 47048, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6821, offset: 23, otp_b0: 0, otp_a0: 971, otpreg_add: 4358, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4359: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1993, reg_addr: 47049, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6822, offset: 31, otp_b0: 0, otp_a0: 971, otpreg_add: 4359, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4360: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1994, reg_addr: 47050, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6823, offset: 7, otp_b0: 0, otp_a0: 972, otpreg_add: 4360, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4361: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1995, reg_addr: 47051, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6824, offset: 15, otp_b0: 0, otp_a0: 972, otpreg_add: 4361, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4362: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1996, reg_addr: 47052, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6825, offset: 23, otp_b0: 0, otp_a0: 972, otpreg_add: 4362, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4363: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1997, reg_addr: 47053, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6826, offset: 31, otp_b0: 0, otp_a0: 972, otpreg_add: 4363, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4364: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1998, reg_addr: 47054, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6827, offset: 7, otp_b0: 0, otp_a0: 973, otpreg_add: 4364, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4365: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_1999, reg_addr: 47055, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6828, offset: 15, otp_b0: 0, otp_a0: 973, otpreg_add: 4365, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4366: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2000, reg_addr: 47056, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6829, offset: 23, otp_b0: 0, otp_a0: 973, otpreg_add: 4366, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4367: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2001, reg_addr: 47057, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6830, offset: 31, otp_b0: 0, otp_a0: 973, otpreg_add: 4367, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4368: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2002, reg_addr: 47058, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6831, offset: 7, otp_b0: 0, otp_a0: 974, otpreg_add: 4368, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4369: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2003, reg_addr: 47059, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6832, offset: 15, otp_b0: 0, otp_a0: 974, otpreg_add: 4369, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4370: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2004, reg_addr: 47060, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6833, offset: 23, otp_b0: 0, otp_a0: 974, otpreg_add: 4370, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4371: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2005, reg_addr: 47061, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6834, offset: 31, otp_b0: 0, otp_a0: 974, otpreg_add: 4371, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4372: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2006, reg_addr: 47062, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6835, offset: 7, otp_b0: 0, otp_a0: 975, otpreg_add: 4372, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4373: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2007, reg_addr: 47063, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6836, offset: 15, otp_b0: 0, otp_a0: 975, otpreg_add: 4373, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4374: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2008, reg_addr: 47064, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6837, offset: 23, otp_b0: 0, otp_a0: 975, otpreg_add: 4374, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4375: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2009, reg_addr: 47065, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6838, offset: 31, otp_b0: 0, otp_a0: 975, otpreg_add: 4375, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4376: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2010, reg_addr: 47066, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6839, offset: 7, otp_b0: 0, otp_a0: 976, otpreg_add: 4376, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4377: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2011, reg_addr: 47067, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6840, offset: 15, otp_b0: 0, otp_a0: 976, otpreg_add: 4377, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4378: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2012, reg_addr: 47068, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6841, offset: 23, otp_b0: 0, otp_a0: 976, otpreg_add: 4378, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4379: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2013, reg_addr: 47069, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6842, offset: 31, otp_b0: 0, otp_a0: 976, otpreg_add: 4379, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4380: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2014, reg_addr: 47070, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6843, offset: 7, otp_b0: 0, otp_a0: 977, otpreg_add: 4380, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4381: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2015, reg_addr: 47071, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6844, offset: 15, otp_b0: 0, otp_a0: 977, otpreg_add: 4381, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4382: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2016, reg_addr: 47072, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6845, offset: 23, otp_b0: 0, otp_a0: 977, otpreg_add: 4382, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4383: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2017, reg_addr: 47073, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6846, offset: 31, otp_b0: 0, otp_a0: 977, otpreg_add: 4383, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4384: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2018, reg_addr: 47074, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6847, offset: 7, otp_b0: 0, otp_a0: 978, otpreg_add: 4384, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4385: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2019, reg_addr: 47075, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6848, offset: 15, otp_b0: 0, otp_a0: 978, otpreg_add: 4385, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4386: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2020, reg_addr: 47076, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6849, offset: 23, otp_b0: 0, otp_a0: 978, otpreg_add: 4386, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4387: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2021, reg_addr: 47077, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6850, offset: 31, otp_b0: 0, otp_a0: 978, otpreg_add: 4387, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4388: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2022, reg_addr: 47078, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6851, offset: 7, otp_b0: 0, otp_a0: 979, otpreg_add: 4388, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4389: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2023, reg_addr: 47079, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6852, offset: 15, otp_b0: 0, otp_a0: 979, otpreg_add: 4389, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4390: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2024, reg_addr: 47080, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6853, offset: 23, otp_b0: 0, otp_a0: 979, otpreg_add: 4390, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4391: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2025, reg_addr: 47081, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6854, offset: 31, otp_b0: 0, otp_a0: 979, otpreg_add: 4391, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4392: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2026, reg_addr: 47082, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6855, offset: 7, otp_b0: 0, otp_a0: 980, otpreg_add: 4392, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4393: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2027, reg_addr: 47083, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6856, offset: 15, otp_b0: 0, otp_a0: 980, otpreg_add: 4393, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4394: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2028, reg_addr: 47084, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6857, offset: 23, otp_b0: 0, otp_a0: 980, otpreg_add: 4394, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4395: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2029, reg_addr: 47085, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6858, offset: 31, otp_b0: 0, otp_a0: 980, otpreg_add: 4395, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4396: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2030, reg_addr: 47086, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6859, offset: 7, otp_b0: 0, otp_a0: 981, otpreg_add: 4396, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4397: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2031, reg_addr: 47087, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6860, offset: 15, otp_b0: 0, otp_a0: 981, otpreg_add: 4397, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4398: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2032, reg_addr: 47088, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6861, offset: 23, otp_b0: 0, otp_a0: 981, otpreg_add: 4398, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4399: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2033, reg_addr: 47089, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6862, offset: 31, otp_b0: 0, otp_a0: 981, otpreg_add: 4399, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4400: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2034, reg_addr: 47090, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6863, offset: 7, otp_b0: 0, otp_a0: 982, otpreg_add: 4400, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4401: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2035, reg_addr: 47091, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6864, offset: 15, otp_b0: 0, otp_a0: 982, otpreg_add: 4401, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4402: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2036, reg_addr: 47092, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6865, offset: 23, otp_b0: 0, otp_a0: 982, otpreg_add: 4402, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4403: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2037, reg_addr: 47093, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6866, offset: 31, otp_b0: 0, otp_a0: 982, otpreg_add: 4403, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4404: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2038, reg_addr: 47094, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6867, offset: 7, otp_b0: 0, otp_a0: 983, otpreg_add: 4404, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4405: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2039, reg_addr: 47095, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6868, offset: 15, otp_b0: 0, otp_a0: 983, otpreg_add: 4405, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4406: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2040, reg_addr: 47096, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6869, offset: 23, otp_b0: 0, otp_a0: 983, otpreg_add: 4406, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4407: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2041, reg_addr: 47097, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6870, offset: 31, otp_b0: 0, otp_a0: 983, otpreg_add: 4407, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4408: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2042, reg_addr: 47098, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6871, offset: 7, otp_b0: 0, otp_a0: 984, otpreg_add: 4408, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4409: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2043, reg_addr: 47099, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6872, offset: 15, otp_b0: 0, otp_a0: 984, otpreg_add: 4409, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4410: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2044, reg_addr: 47100, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6873, offset: 23, otp_b0: 0, otp_a0: 984, otpreg_add: 4410, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4411: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2045, reg_addr: 47101, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6874, offset: 31, otp_b0: 0, otp_a0: 984, otpreg_add: 4411, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4412: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2046, reg_addr: 47102, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6875, offset: 7, otp_b0: 0, otp_a0: 985, otpreg_add: 4412, otpreg_ofs: 0}
OTP_SGPIO_LUT_DATA_4413: {name: DATA, inst_name: SGPIO_LUT, reg_name: SGPIO_LUT_ENTRY_2047, reg_addr: 47103, otp_owner: '-', value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6876, offset: 15, otp_b0: 0, otp_a0: 985, otpreg_add: 4413, otpreg_ofs: 0}
OTP_SGPIO_MSTR_SCLK_DIVIDER_4414: {name: SCLK_DIVIDER, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_MSTR_CFG, reg_addr: 47104, otp_owner: system, value: 0, bw: 2, desc: 'sclk divider configuration settings. (0, 16MHz), (1, 8MHz), (2, 4MHz), (3, 2MHz)', htmldesc: 'sclk divider configuration settings. (0, 16MHz), (1, 8MHz), (2, 4MHz), (3, 2MHz)', idx: 6877, offset: 23, otp_b0: 0, otp_a0: 985, otpreg_add: 4414, otpreg_ofs: 0}
OTP_SGPIO_MSTR_MASTER_ID_4414: {name: MASTER_ID, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_MSTR_CFG, reg_addr: 47104, otp_owner: system, value: 0, bw: 2, desc: ID of the SPMI Master driving SGPIO, htmldesc: ID of the SPMI Master driving SGPIO, idx: 6878, offset: 25, otp_b0: 0, otp_a0: 985, otpreg_add: 4414, otpreg_ofs: 2}
OTP_SGPIO_MSTR_SPMI_MSTR_PAUSE_4415: {name: SPMI_MSTR_PAUSE, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_MSTR_PAUSE, reg_addr: 47105, otp_owner: system, value: 128, bw: 8, desc: Duration of pause to be inserted for read latency of slaves. This configuration is common for all SPMI slaves connected to the bus, htmldesc: Duration of pause to be inserted for read latency of slaves. This configuration is common for all SPMI slaves connected to the bus, idx: 6879, offset: 27, otp_b0: 0, otp_a0: 985, otpreg_add: 4415, otpreg_ofs: 0}
OTP_SGPIO_MSTR_MY_SLAVE_ID_4416: {name: MY_SLAVE_ID, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_CTRL, reg_addr: 47106, otp_owner: system, value: 0, bw: 4, desc: Slave ID code, htmldesc: Slave ID code, idx: 6880, offset: 3, otp_b0: 0, otp_a0: 986, otpreg_add: 4416, otpreg_ofs: 0}
OTP_SGPIO_MSTR_SR_HOLD_EN_4417: {name: SR_HOLD_EN, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_ARB_REQ_HOLD_CTRL, reg_addr: 47136, otp_owner: system, value: 0, bw: 1, desc: Arbitration hold behavior, htmldesc: Arbitration hold behavior, idx: 6881, offset: 7, otp_b0: 0, otp_a0: 986, otpreg_add: 4417, otpreg_ofs: 0}
OTP_SGPIO_MSTR_A_HOLD_EN_4417: {name: A_HOLD_EN, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_ARB_REQ_HOLD_CTRL, reg_addr: 47136, otp_owner: system, value: 0, bw: 1, desc: Arbitration hold behavior, htmldesc: Arbitration hold behavior, idx: 6882, offset: 8, otp_b0: 0, otp_a0: 986, otpreg_add: 4417, otpreg_ofs: 1}
OTP_SGPIO_MSTR_SLAVE_ID2_4418: {name: SLAVE_ID2, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_DUAL_SLAVE_ID, reg_addr: 47137, otp_owner: system, value: 0, bw: 4, desc: 'Slave ID code 2 (HMASTER = 0 for addressing Slave ID code (SPMI_CTRL), HMASTER = 1 for addressing Slave ID code 2)', htmldesc: 'Slave ID code 2 (HMASTER = 0 for addressing Slave ID code (SPMI_CTRL), HMASTER = 1 for addressing Slave ID code 2)', idx: 6883, offset: 9, otp_b0: 0, otp_a0: 986, otpreg_add: 4418, otpreg_ofs: 0}
OTP_SGPIO_MSTR_SLAVE_ID2_EN_4418: {name: SLAVE_ID2_EN, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_DUAL_SLAVE_ID, reg_addr: 47137, otp_owner: system, value: 0, bw: 1, desc: Enable dual slave ID functionality, htmldesc: Enable dual slave ID functionality, idx: 6884, offset: 13, otp_b0: 0, otp_a0: 986, otpreg_add: 4418, otpreg_ofs: 4}
OTP_SGPIO_MSTR_SLAVE_ID2_RCS_4418: {name: SLAVE_ID2_RCS, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_DUAL_SLAVE_ID, reg_addr: 47137, otp_owner: system, value: 0, bw: 1, desc: Selects slave ID code 2 for SPMI arbitration during RCS request, htmldesc: Selects slave ID code 2 for SPMI arbitration during RCS request, idx: 6885, offset: 14, otp_b0: 0, otp_a0: 986, otpreg_add: 4418, otpreg_ofs: 5}
OTP_SGPIO_MSTR_SLAVE_ID2_GSID_4418: {name: SLAVE_ID2_GSID, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_DUAL_SLAVE_ID, reg_addr: 47137, otp_owner: system, value: 0, bw: 1, desc: Enables Group Slave ID functionality for slave ID code 2, htmldesc: Enables Group Slave ID functionality for slave ID code 2, idx: 6886, offset: 15, otp_b0: 0, otp_a0: 986, otpreg_add: 4418, otpreg_ofs: 6}
OTP_SGPIO_MSTR_TO_CRASH_EN_4419: {name: TO_CRASH_EN, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_ERROR_CTRL, reg_addr: 47138, otp_owner: system, value: 0, bw: 1, desc: Enable MFSM Crash sequence if SPMI timeout detected, htmldesc: Enable MFSM Crash sequence if SPMI timeout detected, idx: 6887, offset: 16, otp_b0: 0, otp_a0: 986, otpreg_add: 4419, otpreg_ofs: 0}
OTP_SGPIO_MSTR_NACK_CRASH_EN_4419: {name: NACK_CRASH_EN, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_ERROR_CTRL, reg_addr: 47138, otp_owner: system, value: 0, bw: 1, desc: Enable MFSM CRASH Sequence if NACK retry count exceeded, htmldesc: Enable MFSM CRASH Sequence if NACK retry count exceeded, idx: 6888, offset: 17, otp_b0: 0, otp_a0: 986, otpreg_add: 4419, otpreg_ofs: 1}
OTP_SGPIO_MSTR_NACK_RETRY_CNT_4419: {name: NACK_RETRY_CNT, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_ERROR_CTRL, reg_addr: 47138, otp_owner: system, value: 3, bw: 2, desc: SPMI NACK retry cnt threshold, htmldesc: SPMI NACK retry cnt threshold, idx: 6889, offset: 18, otp_b0: 0, otp_a0: 986, otpreg_add: 4419, otpreg_ofs: 2}
OTP_SGPIO_MSTR_CMD_PARITY_CRASH_EN_4419: {name: CMD_PARITY_CRASH_EN, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_ERROR_CTRL, reg_addr: 47138, otp_owner: system, value: 0, bw: 1, desc: Enable MFSM CRASH Sequence if command parity error occurs, htmldesc: Enable MFSM CRASH Sequence if command parity error occurs, idx: 6890, offset: 20, otp_b0: 0, otp_a0: 986, otpreg_add: 4419, otpreg_ofs: 4}
OTP_SGPIO_MSTR_COUNTER_THRESH_4420: {name: COUNTER_THRESH, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_COUNTER_THRESH, reg_addr: 47144, otp_owner: system, value: 193, bw: 8, desc: SPMI timeout counter threshold (units of 0.5us).  Typically set to 96us., htmldesc: SPMI timeout counter threshold (units of 0.5us).  Typically set to 96us., idx: 6891, offset: 21, otp_b0: 0, otp_a0: 986, otpreg_add: 4420, otpreg_ofs: 0}
OTP_SGPIO_MSTR_FORCE_SGPIO_ENABLE_4421: {name: FORCE_SGPIO_ENABLE, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_MISC, reg_addr: 47148, otp_owner: system, value: 0, bw: 1, desc: Force the sgpio block to be enabled/disabled based on force_sgpio_enable_val, htmldesc: Force the sgpio block to be enabled/disabled based on force_sgpio_enable_val, idx: 6892, offset: 29, otp_b0: 0, otp_a0: 986, otpreg_add: 4421, otpreg_ofs: 0}
OTP_SGPIO_MSTR_FORCE_SGPIO_ENABLE_VAL_4421: {name: FORCE_SGPIO_ENABLE_VAL, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_MISC, reg_addr: 47148, otp_owner: system, value: 0, bw: 1, desc: Value to force enable_sgpio, htmldesc: Value to force enable_sgpio, idx: 6893, offset: 30, otp_b0: 0, otp_a0: 986, otpreg_add: 4421, otpreg_ofs: 1}
OTP_SGPIO_MSTR_FORCE_SGPIO_DISABLE_4421: {name: FORCE_SGPIO_DISABLE, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_MISC, reg_addr: 47148, otp_owner: system, value: 0, bw: 1, desc: Force the sgpio_handler FSM to remain in idle and not send SPMI SWrites nor clear Pending SGPIOs, htmldesc: Force the sgpio_handler FSM to remain in idle and not send SPMI SWrites nor clear Pending SGPIOs, idx: 6894, offset: 31, otp_b0: 0, otp_a0: 986, otpreg_add: 4421, otpreg_ofs: 4}
OTP_SGPIO_MSTR_FORCE_SDAT_OE_4422: {name: FORCE_SDAT_OE, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_TEST, reg_addr: 47149, otp_owner: system, value: 0, bw: 1, desc: Force the sdat output enable to be enabled, htmldesc: Force the sdat output enable to be enabled, idx: 6895, offset: 0, otp_b0: 0, otp_a0: 987, otpreg_add: 4422, otpreg_ofs: 0}
OTP_SGPIO_MSTR_FORCE_SDAT_OUT_4422: {name: FORCE_SDAT_OUT, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SPMI_Registers_SPMI_TEST, reg_addr: 47149, otp_owner: system, value: 0, bw: 1, desc: Value to force the sdat output (force_sdat_oe needs to be set), htmldesc: Value to force the sdat output (force_sdat_oe needs to be set), idx: 6896, offset: 1, otp_b0: 0, otp_a0: 987, otpreg_add: 4422, otpreg_ofs: 1}
OTP_SGPIO_MSTR_SW_MODE_4423: {name: SW_MODE, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_CFG, reg_addr: 47168, otp_owner: system, value: 0, bw: 1, desc: Defines which software mode the software SGPIO writes should be interpreted by SGPIO Master Handler, htmldesc: Defines which software mode the software SGPIO writes should be interpreted by SGPIO Master Handler, idx: 6897, offset: 2, otp_b0: 0, otp_a0: 987, otpreg_add: 4423, otpreg_ofs: 0}
OTP_SGPIO_MSTR_SGPIO_SPMI_PRIO_4423: {name: SGPIO_SPMI_PRIO, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_CFG, reg_addr: 47168, otp_owner: system, value: 0, bw: 1, desc: 'SPMI Bus Prio used during SGPIO transfers. 0=SR, 1=A', htmldesc: 'SPMI Bus Prio used during SGPIO transfers. 0=SR, 1=A', idx: 6898, offset: 3, otp_b0: 0, otp_a0: 987, otpreg_add: 4423, otpreg_ofs: 1}
OTP_SGPIO_MSTR_SPMI_MASTER_FAULTLOG_MODE_4423: {name: SPMI_MASTER_FAULTLOG_MODE, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SGPIO_MSTR_HANDLER_SGPIO_CFG, reg_addr: 47168, otp_owner: '-', value: 0, bw: 1, desc: 'When set, the SPMI Master will remain disabled as long as fault-log is pending', htmldesc: 'When set, the SPMI Master will remain disabled as long as fault-log is pending', idx: 6899, offset: 4, otp_b0: 0, otp_a0: 987, otpreg_add: 4423, otpreg_ofs: 2}
OTP_SGPIO_MSTR_SLAVE_ID_IS_GROUP_7_0_4424: {name: SLAVE_ID_IS_GROUP_7_0, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_ID_IS_GROUP_7_0, reg_addr: 47169, otp_owner: system, value: 0, bw: 8, desc: Identifies if a SLAVE ID is a group ID, htmldesc: Identifies if a SLAVE ID is a group ID, idx: 6900, offset: 5, otp_b0: 0, otp_a0: 987, otpreg_add: 4424, otpreg_ofs: 0}
OTP_SGPIO_MSTR_SLAVE_ID_IS_GROUP_15_8_4425: {name: SLAVE_ID_IS_GROUP_15_8, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_ID_IS_GROUP_15_8, reg_addr: 47170, otp_owner: system, value: 0, bw: 8, desc: Identifies if a SLAVE ID is a group ID, htmldesc: Identifies if a SLAVE ID is a group ID, idx: 6901, offset: 13, otp_b0: 0, otp_a0: 987, otpreg_add: 4425, otpreg_ofs: 0}
OTP_SGPIO_MSTR_PROTECTED_PAYLOAD_4426: {name: PROTECTED_PAYLOAD, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SGPIO_MSTR_HANDLER_PROTECTED_PAYLOAD, reg_addr: 47171, otp_owner: system, value: 0, bw: 8, desc: 'SW writes that include this payload data will be rejected. To disable protection, MSB should be 0 ', htmldesc: 'SW writes that include this payload data will be rejected. To disable protection, MSB should be 0 ', idx: 6902, offset: 21, otp_b0: 0, otp_a0: 987, otpreg_add: 4426, otpreg_ofs: 0}
OTP_SGPIO_MSTR_SLAVE_WRITE_ADDR_LUT_BITS7_0_4427: {name: SLAVE_WRITE_ADDR_LUT_BITS7_0, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_WRITE_ADDR_LUT_BITS7_0, reg_addr: 47172, otp_owner: system, value: 0, bw: 8, desc: Slave Write Address when in default LUT mode, htmldesc: Slave Write Address when in default LUT mode, idx: 6903, offset: 29, otp_b0: 0, otp_a0: 987, otpreg_add: 4427, otpreg_ofs: 0}
OTP_SGPIO_MSTR_SLAVE_WRITE_ADDR_LUT_BITS15_8_4428: {name: SLAVE_WRITE_ADDR_LUT_BITS15_8, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_WRITE_ADDR_LUT_BITS15_8, reg_addr: 47173, otp_owner: system, value: 5, bw: 8, desc: Slave Write Address when in default LUT mode, htmldesc: Slave Write Address when in default LUT mode, idx: 6904, offset: 5, otp_b0: 0, otp_a0: 988, otpreg_add: 4428, otpreg_ofs: 0}
OTP_SGPIO_MSTR_SLAVE_WRITE_ADDR_SW_BITS7_0_4429: {name: SLAVE_WRITE_ADDR_SW_BITS7_0, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_WRITE_ADDR_SW_BITS7_0, reg_addr: 47174, otp_owner: system, value: 16, bw: 8, desc: Slave Write Address when in SW mode, htmldesc: Slave Write Address when in SW mode, idx: 6905, offset: 13, otp_b0: 0, otp_a0: 988, otpreg_add: 4429, otpreg_ofs: 0}
OTP_SGPIO_MSTR_SLAVE_WRITE_ADDR_SW_BITS15_8_4430: {name: SLAVE_WRITE_ADDR_SW_BITS15_8, inst_name: SGPIO_MSTR, reg_name: SGPIO_MSTR_SGPIO_MSTR_HANDLER_SLAVE_WRITE_ADDR_SW_BITS15_8, reg_addr: 47175, otp_owner: system, value: 5, bw: 8, desc: Slave Write Address when in SW mode, htmldesc: Slave Write Address when in SW mode, idx: 6906, offset: 21, otp_b0: 0, otp_a0: 988, otpreg_add: 4430, otpreg_ofs: 0}
OTP_OTP_SLV_ALLOW_DST_4431: {name: ALLOW_DST, inst_name: OTP_SLV, reg_name: OTP_SLV_OTP_CFG2, reg_addr: 49154, otp_owner: design, value: 0, bw: 1, desc: Allow OTP to enter Deep Standby state when allowed by Power-FSM., htmldesc: Allow OTP to enter Deep Standby state when allowed by Power-FSM., idx: 6907, offset: 29, otp_b0: 0, otp_a0: 988, otpreg_add: 4431, otpreg_ofs: 0}
OTP_OTP_SLV_PCLK_4431: {name: PCLK, inst_name: OTP_SLV, reg_name: OTP_SLV_OTP_CFG2, reg_addr: 49154, otp_owner: design, value: 0, bw: 1, desc: 'Read clock cycle time configuration (0: OSC divided by 2 (default) / 1: OSC)', htmldesc: 'Read clock cycle time configuration (0: OSC divided by 2 (default) / 1: OSC)', idx: 6908, offset: 30, otp_b0: 0, otp_a0: 988, otpreg_add: 4431, otpreg_ofs: 5}
OTP_OTP_SLV_MINOR_OTP_VERSION_4432: {name: MINOR_OTP_VERSION, inst_name: OTP_SLV, reg_name: OTP_SLV_OTP_ATE0, reg_addr: 49196, otp_owner: trim, value: 0, bw: 4, desc: 'Test Program Minor revision (1=A, 2=B, 3=C, etc.)', htmldesc: 'Test Program Minor revision (1=A, 2=B, 3=C, etc.)', idx: 6909, offset: 31, otp_b0: 0, otp_a0: 988, otpreg_add: 4432, otpreg_ofs: 0}
OTP_OTP_SLV_MAJOR_OTP_VERSION_4432: {name: MAJOR_OTP_VERSION, inst_name: OTP_SLV, reg_name: OTP_SLV_OTP_ATE0, reg_addr: 49196, otp_owner: trim, value: 0, bw: 4, desc: Test Program Major revision, htmldesc: Test Program Major revision, idx: 6910, offset: 3, otp_b0: 0, otp_a0: 989, otpreg_add: 4432, otpreg_ofs: 4}
OTP_OTP_SLV_LCK0_4433: {name: LCK0, inst_name: OTP_SLV, reg_name: OTP_SLV_OTP_ATE1, reg_addr: 49197, otp_owner: trim, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6911, offset: 7, otp_b0: 0, otp_a0: 989, otpreg_add: 4433, otpreg_ofs: 0}
OTP_OTP_SLV_LCK1_4434: {name: LCK1, inst_name: OTP_SLV, reg_name: OTP_SLV_OTP_ATE2, reg_addr: 49198, otp_owner: trim, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6912, offset: 15, otp_b0: 0, otp_a0: 989, otpreg_add: 4434, otpreg_ofs: 0}
OTP_OTP_SLV_TEST_4435: {name: TEST, inst_name: OTP_SLV, reg_name: OTP_SLV_OTP_ATE3, reg_addr: 49199, otp_owner: trim, value: 0, bw: 8, desc: '


    ', htmldesc: '', idx: 6913, offset: 23, otp_b0: 0, otp_a0: 989, otpreg_add: 4435, otpreg_ofs: 0}
OTP_RTC_LDO_ALWAYS_RTC_LDO_4436: {name: ALWAYS_RTC_LDO, inst_name: RTC_LDO, reg_name: RTC_LDO_LDO_RTC_CNTRL_0, reg_addr: 54016, otp_owner: design, value: 0, bw: 1, desc: 'Bit that enables RTC LDO as VLDO_RTC supply even when VDD_ANA is valid, when low VDD_ANA and RTC LDO will handoff control', htmldesc: 'Bit that enables RTC LDO as VLDO_RTC supply even when VDD_ANA is valid, when low VDD_ANA and RTC LDO will handoff control', idx: 6914, offset: 31, otp_b0: 0, otp_a0: 989, otpreg_add: 4436, otpreg_ofs: 0}
OTP_RTC_LDO_FORCE_OFF_4436: {name: FORCE_OFF, inst_name: RTC_LDO, reg_name: RTC_LDO_LDO_RTC_CNTRL_0, reg_addr: 54016, otp_owner: system, value: 0, bw: 1, desc: Bit to disable all analog blocks in RTC LDO.  Intended for platforms where VDD_ANA is always present, htmldesc: Bit to disable all analog blocks in RTC LDO.  Intended for platforms where VDD_ANA is always present, idx: 6915, offset: 0, otp_b0: 0, otp_a0: 990, otpreg_add: 4436, otpreg_ofs: 1}
OTP_RTC_LDO_POR_SET_4436: {name: POR_SET, inst_name: RTC_LDO, reg_name: RTC_LDO_LDO_RTC_CNTRL_0, reg_addr: 54016, otp_owner: design, value: 7, bw: 3, desc: Inverse linear (7 corrseponds to lowest setting).  Initial power up with "0" before values are passed.  Forces highest POR_L Rising threhold.  Hardware default sets miimium POR_L Falling threshold to ensure no motorboating., htmldesc: Inverse linear (7 corrseponds to lowest setting).  Initial power up with "0" before values are passed.  Forces highest POR_L Rising threhold.  Hardware default sets miimium POR_L Falling threshold to ensure no motorboating.,
  idx: 6916, offset: 1, otp_b0: 0, otp_a0: 990, otpreg_add: 4436, otpreg_ofs: 4}
OTP_RTC_LDO_INTERNAL_COMP_4437: {name: INTERNAL_COMP, inst_name: RTC_LDO, reg_name: RTC_LDO_LDO_RTC_CNTRL_1, reg_addr: 54017, otp_owner: design, value: 0, bw: 1, desc: Moves intended dominant pole from LDO output to pass device gate, htmldesc: Moves intended dominant pole from LDO output to pass device gate, idx: 6917, offset: 4, otp_b0: 0, otp_a0: 990, otpreg_add: 4437, otpreg_ofs: 0}
OTP_RTC_LDO_SPARE_4437: {name: SPARE, inst_name: RTC_LDO, reg_name: RTC_LDO_LDO_RTC_CNTRL_1, reg_addr: 54017, otp_owner: design, value: 0, bw: 2, desc: Spare registers, htmldesc: Spare registers, idx: 6918, offset: 5, otp_b0: 0, otp_a0: 990, otpreg_add: 4437, otpreg_ofs: 1}
OTP_RTC_LDO_BG_TRIM_4438: {name: BG_TRIM, inst_name: RTC_LDO, reg_name: RTC_LDO_LDO_RTC_TRIM_0, reg_addr: 54018, otp_owner: trim, value: 0, bw: 4, desc: Bits to trim the RTC LDO internal reference, htmldesc: Bits to trim the RTC LDO internal reference, idx: 6919, offset: 7, otp_b0: 0, otp_a0: 990, otpreg_add: 4438, otpreg_ofs: 0}
OTP_RTC_LDO_TM_BLOCK_BGOK_4438: {name: TM_BLOCK_BGOK, inst_name: RTC_LDO, reg_name: RTC_LDO_LDO_RTC_TRIM_0, reg_addr: 54018, otp_owner: trim, value: 0, bw: 1, desc: Test Mode to Block the BGOK signal from disabling the POR comparator, htmldesc: Test Mode to Block the BGOK signal from disabling the POR comparator, idx: 6920, offset: 11, otp_b0: 0, otp_a0: 990, otpreg_add: 4438, otpreg_ofs: 4}
OTP_RTC_LDO_TM_FORCE_REF_4438: {name: TM_FORCE_REF, inst_name: RTC_LDO, reg_name: RTC_LDO_LDO_RTC_TRIM_0, reg_addr: 54018, otp_owner: trim, value: 0, bw: 1, desc: Test Mode to disconnect the bandgap from the LDO and force the reference input.  Purpose is to measure the offset of LDO amplifier., htmldesc: Test Mode to disconnect the bandgap from the LDO and force the reference input.  Purpose is to measure the offset of LDO amplifier., idx: 6921, offset: 12, otp_b0: 0, otp_a0: 990, otpreg_add: 4438, otpreg_ofs: 5}
OTP_RTC_LDO_CSR_4439: {name: CSR, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_XTAL_TRIM, reg_addr: 54144, otp_owner: trim, value: 3, bw: 2, desc: 'xtal_csr_trim[1:0]. Bit0: DS0, bit1: DS1', htmldesc: 'xtal_csr_trim[1:0]. Bit0: DS0, bit1: DS1', idx: 6922, offset: 13, otp_b0: 0, otp_a0: 990, otpreg_add: 4439, otpreg_ofs: 0}
OTP_RTC_LDO_ENABLE_4439: {name: ENABLE, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_XTAL_TRIM, reg_addr: 54144, otp_owner: trim, value: 1, bw: 1, desc: "**ENABLE**  \nEnable XTAL (Note: Enabling the XTAL causes the first pulses to be filtered\nfor settling purposes)\n\n", htmldesc: "<b>ENABLE</b><br>\n                                        Enable XTAL (Note: Enabling the XTAL causes the first pulses to be filtered for settling purposes)", idx: 6923, offset: 15, otp_b0: 0, otp_a0: 990, otpreg_add: 4439, otpreg_ofs: 2}
OTP_RTC_LDO_CSR_BACKUP_4439: {name: CSR_BACKUP, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_XTAL_TRIM, reg_addr: 54144, otp_owner: trim, value: 3, bw: 2, desc: "**CSR_BACKUP**  \nDefines xtal_csr_trim[1:0] in backup mode condition (see CSR_BACKUP_MODE)\n\n", htmldesc: "<b>CSR_BACKUP</b><br>\n                                        Defines xtal_csr_trim[1:0] in backup mode condition (see CSR_BACKUP_MODE)", idx: 6924, offset: 16, otp_b0: 0, otp_a0: 990, otpreg_add: 4439, otpreg_ofs: 4}
OTP_RTC_LDO_CSR_BACKUP_MODE_4439: {name: CSR_BACKUP_MODE, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_XTAL_TRIM, reg_addr: 54144, otp_owner: trim, value: 0, bw: 2, desc: "**XTAL_BACKUP_MODE**  \n\n", htmldesc: <b>XTAL_BACKUP_MODE</b><br>, idx: 6925, offset: 18, otp_b0: 0, otp_a0: 990, otpreg_add: 4439, otpreg_ofs: 6}
OTP_RTC_LDO_MASK_ISO_4440: {name: MASK_ISO, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_TEST_ISO, reg_addr: 54147, otp_owner: design, value: 0, bw: 1, desc: 'Enable isolation of RTC power domain (PD_RTC) with POR_WARN


    ', htmldesc: Enable isolation of RTC power domain (PD_RTC) with POR_WARN, idx: 6926, offset: 20, otp_b0: 0, otp_a0: 990, otpreg_add: 4440, otpreg_ofs: 0}
OTP_RTC_LDO_MASK_ISO_KEEP_4440: {name: MASK_ISO_KEEP, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_TEST_ISO, reg_addr: 54147, otp_owner: design, value: 0, bw: 1, desc: 'Mask isolation keep and isolate with synchronized por_warn_l


    ', htmldesc: Mask isolation keep and isolate with synchronized por_warn_l, idx: 6927, offset: 21, otp_b0: 0, otp_a0: 990, otpreg_add: 4440, otpreg_ofs: 1}
OTP_RTC_LDO_MASK_ISO_SLAVE_TERM_ACK_4440: {name: MASK_ISO_SLAVE_TERM_ACK, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_TEST_ISO, reg_addr: 54147, otp_owner: design, value: 0, bw: 1, desc: 'Mask acknowledge of slave termination for isolation entry


    ', htmldesc: Mask acknowledge of slave termination for isolation entry, idx: 6928, offset: 22, otp_b0: 0, otp_a0: 990, otpreg_add: 4440, otpreg_ofs: 2}
OTP_RTC_LDO_ISOLATE_4440: {name: ISOLATE, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_TEST_ISO, reg_addr: 54147, otp_owner: design, value: 0, bw: 1, desc: "Isolate PD_RTC domain  \nNote: Isolation can only be released with VDDRTC reset\n\n", htmldesc: "Isolate PD_RTC domain<br>\n                                          Note: Isolation can only be released with VDDRTC reset", idx: 6929, offset: 23, otp_b0: 0, otp_a0: 990, otpreg_add: 4440, otpreg_ofs: 3}
OTP_RTC_LDO_EN_4441: {name: EN, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_POR_WARN, reg_addr: 54148, otp_owner: system, value: 0, bw: 1, desc: 'Enable


    ', htmldesc: Enable, idx: 6930, offset: 24, otp_b0: 0, otp_a0: 990, otpreg_add: 4441, otpreg_ofs: 0}
OTP_RTC_LDO_BLANK_4441: {name: BLANK, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_POR_WARN, reg_addr: 54148, otp_owner: design, value: 5, bw: 3, desc: "Startup Blanking Time  \n0b0xx: no blanking, 0b100: 1us, 0b101: 16us-32us, 0b110: 96us-112us, 0b111:\n1ms\n\n", htmldesc: "Startup Blanking Time<br>\n                                          0b0xx: no blanking, 0b100: 1us,  0b101: 16us-32us, 0b110: 96us-112us, 0b111: 1ms", idx: 6931, offset: 25, otp_b0: 0, otp_a0: 990, otpreg_add: 4441, otpreg_ofs: 1}
OTP_RTC_LDO_VDDRTC_SELECT_4441: {name: VDDRTC_SELECT, inst_name: RTC_LDO, reg_name: RTC_LDO_PD_RTC_POR_WARN, reg_addr: 54148, otp_owner: system, value: 0, bw: 2, desc: "Use POR_WARN comparator for VDD_RTC_ALT supply selection  \n0b0x: Use POR_WARN as VDD_RTC select, if POR_WARN comparator is enabled and\nsettled (IF_NOT_BLANKED)  \n0b10: Use POR_WARN never as VDD_RTC select  \n0b11: Use POR_WARN always as VDD_RTC select  \n\n", htmldesc: "Use POR_WARN comparator for VDD_RTC_ALT supply selection<br>\n                                          0b0x: Use POR_WARN as VDD_RTC select, if POR_WARN comparator\
    \ is enabled and settled (IF_NOT_BLANKED)<br>\n                                          0b10: Use POR_WARN never as VDD_RTC select<br>\n                                          0b11: Use POR_WARN always as VDD_RTC select<br>", idx: 6932, offset: 28, otp_b0: 0, otp_a0: 990, otpreg_add: 4441, otpreg_ofs: 4}
OTP__PADDING_0: {name: PADDING, inst_name: '', reg_name: '', reg_addr: '', otp_owner: design, value: 0, bw: 2, desc: Padding bits - Do not edit, htmldesc: Padding bits - Do not edit, idx: 6933, offset: 30, otp_b0: 0, otp_a0: 990, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR0_ADD_LSB_0: {name: OVWR0_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #0 Address LSB', htmldesc: 'Overwrite #0 Address LSB', idx: 6934, offset: 0, otp_b0: 0, otp_a0: 991, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR0_ADD_MSB_0: {name: OVWR0_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #0 Address MSB', htmldesc: 'Overwrite #0 Address MSB', idx: 6935, offset: 8, otp_b0: 0, otp_a0: 991, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR0_DATA_0: {name: OVWR0_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #0 DATA', htmldesc: 'Overwrite #0 DATA', idx: 6936, offset: 16, otp_b0: 0, otp_a0: 991, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR1_ADD_LSB_0: {name: OVWR1_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #1 Address LSB', htmldesc: 'Overwrite #1 Address LSB', idx: 6937, offset: 24, otp_b0: 0, otp_a0: 991, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR1_ADD_MSB_0: {name: OVWR1_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #1 Address MSB', htmldesc: 'Overwrite #1 Address MSB', idx: 6938, offset: 0, otp_b0: 0, otp_a0: 992, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR1_DATA_0: {name: OVWR1_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #1 DATA', htmldesc: 'Overwrite #1 DATA', idx: 6939, offset: 8, otp_b0: 0, otp_a0: 992, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR2_ADD_LSB_0: {name: OVWR2_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #2 Address LSB', htmldesc: 'Overwrite #2 Address LSB', idx: 6940, offset: 16, otp_b0: 0, otp_a0: 992, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR2_ADD_MSB_0: {name: OVWR2_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #2 Address MSB', htmldesc: 'Overwrite #2 Address MSB', idx: 6941, offset: 24, otp_b0: 0, otp_a0: 992, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR2_DATA_0: {name: OVWR2_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #2 DATA', htmldesc: 'Overwrite #2 DATA', idx: 6942, offset: 0, otp_b0: 0, otp_a0: 993, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR3_ADD_LSB_0: {name: OVWR3_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #3 Address LSB', htmldesc: 'Overwrite #3 Address LSB', idx: 6943, offset: 8, otp_b0: 0, otp_a0: 993, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR3_ADD_MSB_0: {name: OVWR3_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #3 Address MSB', htmldesc: 'Overwrite #3 Address MSB', idx: 6944, offset: 16, otp_b0: 0, otp_a0: 993, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR3_DATA_0: {name: OVWR3_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #3 DATA', htmldesc: 'Overwrite #3 DATA', idx: 6945, offset: 24, otp_b0: 0, otp_a0: 993, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR4_ADD_LSB_0: {name: OVWR4_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #4 Address LSB', htmldesc: 'Overwrite #4 Address LSB', idx: 6946, offset: 0, otp_b0: 0, otp_a0: 994, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR4_ADD_MSB_0: {name: OVWR4_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #4 Address MSB', htmldesc: 'Overwrite #4 Address MSB', idx: 6947, offset: 8, otp_b0: 0, otp_a0: 994, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR4_DATA_0: {name: OVWR4_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #4 DATA', htmldesc: 'Overwrite #4 DATA', idx: 6948, offset: 16, otp_b0: 0, otp_a0: 994, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR5_ADD_LSB_0: {name: OVWR5_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #5 Address LSB', htmldesc: 'Overwrite #5 Address LSB', idx: 6949, offset: 24, otp_b0: 0, otp_a0: 994, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR5_ADD_MSB_0: {name: OVWR5_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #5 Address MSB', htmldesc: 'Overwrite #5 Address MSB', idx: 6950, offset: 0, otp_b0: 0, otp_a0: 995, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR5_DATA_0: {name: OVWR5_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #5 DATA', htmldesc: 'Overwrite #5 DATA', idx: 6951, offset: 8, otp_b0: 0, otp_a0: 995, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR6_ADD_LSB_0: {name: OVWR6_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #6 Address LSB', htmldesc: 'Overwrite #6 Address LSB', idx: 6952, offset: 16, otp_b0: 0, otp_a0: 995, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR6_ADD_MSB_0: {name: OVWR6_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #6 Address MSB', htmldesc: 'Overwrite #6 Address MSB', idx: 6953, offset: 24, otp_b0: 0, otp_a0: 995, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR6_DATA_0: {name: OVWR6_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #6 DATA', htmldesc: 'Overwrite #6 DATA', idx: 6954, offset: 0, otp_b0: 0, otp_a0: 996, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR7_ADD_LSB_0: {name: OVWR7_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #7 Address LSB', htmldesc: 'Overwrite #7 Address LSB', idx: 6955, offset: 8, otp_b0: 0, otp_a0: 996, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR7_ADD_MSB_0: {name: OVWR7_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #7 Address MSB', htmldesc: 'Overwrite #7 Address MSB', idx: 6956, offset: 16, otp_b0: 0, otp_a0: 996, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR7_DATA_0: {name: OVWR7_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #7 DATA', htmldesc: 'Overwrite #7 DATA', idx: 6957, offset: 24, otp_b0: 0, otp_a0: 996, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR8_ADD_LSB_0: {name: OVWR8_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #8 Address LSB', htmldesc: 'Overwrite #8 Address LSB', idx: 6958, offset: 0, otp_b0: 0, otp_a0: 997, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR8_ADD_MSB_0: {name: OVWR8_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #8 Address MSB', htmldesc: 'Overwrite #8 Address MSB', idx: 6959, offset: 8, otp_b0: 0, otp_a0: 997, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR8_DATA_0: {name: OVWR8_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #8 DATA', htmldesc: 'Overwrite #8 DATA', idx: 6960, offset: 16, otp_b0: 0, otp_a0: 997, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR9_ADD_LSB_0: {name: OVWR9_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #9 Address LSB', htmldesc: 'Overwrite #9 Address LSB', idx: 6961, offset: 24, otp_b0: 0, otp_a0: 997, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR9_ADD_MSB_0: {name: OVWR9_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #9 Address MSB', htmldesc: 'Overwrite #9 Address MSB', idx: 6962, offset: 0, otp_b0: 0, otp_a0: 998, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR9_DATA_0: {name: OVWR9_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #9 DATA', htmldesc: 'Overwrite #9 DATA', idx: 6963, offset: 8, otp_b0: 0, otp_a0: 998, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR10_ADD_LSB_0: {name: OVWR10_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #10 Address LSB', htmldesc: 'Overwrite #10 Address LSB', idx: 6964, offset: 16, otp_b0: 0, otp_a0: 998, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR10_ADD_MSB_0: {name: OVWR10_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #10 Address MSB', htmldesc: 'Overwrite #10 Address MSB', idx: 6965, offset: 24, otp_b0: 0, otp_a0: 998, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR10_DATA_0: {name: OVWR10_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #10 DATA', htmldesc: 'Overwrite #10 DATA', idx: 6966, offset: 0, otp_b0: 0, otp_a0: 999, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR11_ADD_LSB_0: {name: OVWR11_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #11 Address LSB', htmldesc: 'Overwrite #11 Address LSB', idx: 6967, offset: 8, otp_b0: 0, otp_a0: 999, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR11_ADD_MSB_0: {name: OVWR11_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #11 Address MSB', htmldesc: 'Overwrite #11 Address MSB', idx: 6968, offset: 16, otp_b0: 0, otp_a0: 999, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR11_DATA_0: {name: OVWR11_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #11 DATA', htmldesc: 'Overwrite #11 DATA', idx: 6969, offset: 24, otp_b0: 0, otp_a0: 999, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR12_ADD_LSB_0: {name: OVWR12_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #12 Address LSB', htmldesc: 'Overwrite #12 Address LSB', idx: 6970, offset: 0, otp_b0: 0, otp_a0: 1000, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR12_ADD_MSB_0: {name: OVWR12_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #12 Address MSB', htmldesc: 'Overwrite #12 Address MSB', idx: 6971, offset: 8, otp_b0: 0, otp_a0: 1000, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR12_DATA_0: {name: OVWR12_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #12 DATA', htmldesc: 'Overwrite #12 DATA', idx: 6972, offset: 16, otp_b0: 0, otp_a0: 1000, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR13_ADD_LSB_0: {name: OVWR13_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #13 Address LSB', htmldesc: 'Overwrite #13 Address LSB', idx: 6973, offset: 24, otp_b0: 0, otp_a0: 1000, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR13_ADD_MSB_0: {name: OVWR13_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #13 Address MSB', htmldesc: 'Overwrite #13 Address MSB', idx: 6974, offset: 0, otp_b0: 0, otp_a0: 1001, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR13_DATA_0: {name: OVWR13_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #13 DATA', htmldesc: 'Overwrite #13 DATA', idx: 6975, offset: 8, otp_b0: 0, otp_a0: 1001, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR14_ADD_LSB_0: {name: OVWR14_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #14 Address LSB', htmldesc: 'Overwrite #14 Address LSB', idx: 6976, offset: 16, otp_b0: 0, otp_a0: 1001, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR14_ADD_MSB_0: {name: OVWR14_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #14 Address MSB', htmldesc: 'Overwrite #14 Address MSB', idx: 6977, offset: 24, otp_b0: 0, otp_a0: 1001, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR14_DATA_0: {name: OVWR14_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #14 DATA', htmldesc: 'Overwrite #14 DATA', idx: 6978, offset: 0, otp_b0: 0, otp_a0: 1002, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR15_ADD_LSB_0: {name: OVWR15_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #15 Address LSB', htmldesc: 'Overwrite #15 Address LSB', idx: 6979, offset: 8, otp_b0: 0, otp_a0: 1002, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR15_ADD_MSB_0: {name: OVWR15_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #15 Address MSB', htmldesc: 'Overwrite #15 Address MSB', idx: 6980, offset: 16, otp_b0: 0, otp_a0: 1002, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR15_DATA_0: {name: OVWR15_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #15 DATA', htmldesc: 'Overwrite #15 DATA', idx: 6981, offset: 24, otp_b0: 0, otp_a0: 1002, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR16_ADD_LSB_0: {name: OVWR16_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #16 Address LSB', htmldesc: 'Overwrite #16 Address LSB', idx: 6982, offset: 0, otp_b0: 0, otp_a0: 1003, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR16_ADD_MSB_0: {name: OVWR16_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #16 Address MSB', htmldesc: 'Overwrite #16 Address MSB', idx: 6983, offset: 8, otp_b0: 0, otp_a0: 1003, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR16_DATA_0: {name: OVWR16_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #16 DATA', htmldesc: 'Overwrite #16 DATA', idx: 6984, offset: 16, otp_b0: 0, otp_a0: 1003, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR17_ADD_LSB_0: {name: OVWR17_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #17 Address LSB', htmldesc: 'Overwrite #17 Address LSB', idx: 6985, offset: 24, otp_b0: 0, otp_a0: 1003, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR17_ADD_MSB_0: {name: OVWR17_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #17 Address MSB', htmldesc: 'Overwrite #17 Address MSB', idx: 6986, offset: 0, otp_b0: 0, otp_a0: 1004, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR17_DATA_0: {name: OVWR17_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #17 DATA', htmldesc: 'Overwrite #17 DATA', idx: 6987, offset: 8, otp_b0: 0, otp_a0: 1004, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR18_ADD_LSB_0: {name: OVWR18_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #18 Address LSB', htmldesc: 'Overwrite #18 Address LSB', idx: 6988, offset: 16, otp_b0: 0, otp_a0: 1004, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR18_ADD_MSB_0: {name: OVWR18_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #18 Address MSB', htmldesc: 'Overwrite #18 Address MSB', idx: 6989, offset: 24, otp_b0: 0, otp_a0: 1004, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR18_DATA_0: {name: OVWR18_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #18 DATA', htmldesc: 'Overwrite #18 DATA', idx: 6990, offset: 0, otp_b0: 0, otp_a0: 1005, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR19_ADD_LSB_0: {name: OVWR19_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #19 Address LSB', htmldesc: 'Overwrite #19 Address LSB', idx: 6991, offset: 8, otp_b0: 0, otp_a0: 1005, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR19_ADD_MSB_0: {name: OVWR19_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #19 Address MSB', htmldesc: 'Overwrite #19 Address MSB', idx: 6992, offset: 16, otp_b0: 0, otp_a0: 1005, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR19_DATA_0: {name: OVWR19_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #19 DATA', htmldesc: 'Overwrite #19 DATA', idx: 6993, offset: 24, otp_b0: 0, otp_a0: 1005, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR20_ADD_LSB_0: {name: OVWR20_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #20 Address LSB', htmldesc: 'Overwrite #20 Address LSB', idx: 6994, offset: 0, otp_b0: 0, otp_a0: 1006, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR20_ADD_MSB_0: {name: OVWR20_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #20 Address MSB', htmldesc: 'Overwrite #20 Address MSB', idx: 6995, offset: 8, otp_b0: 0, otp_a0: 1006, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR20_DATA_0: {name: OVWR20_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #20 DATA', htmldesc: 'Overwrite #20 DATA', idx: 6996, offset: 16, otp_b0: 0, otp_a0: 1006, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR21_ADD_LSB_0: {name: OVWR21_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #21 Address LSB', htmldesc: 'Overwrite #21 Address LSB', idx: 6997, offset: 24, otp_b0: 0, otp_a0: 1006, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR21_ADD_MSB_0: {name: OVWR21_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #21 Address MSB', htmldesc: 'Overwrite #21 Address MSB', idx: 6998, offset: 0, otp_b0: 0, otp_a0: 1007, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR21_DATA_0: {name: OVWR21_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #21 DATA', htmldesc: 'Overwrite #21 DATA', idx: 6999, offset: 8, otp_b0: 0, otp_a0: 1007, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR22_ADD_LSB_0: {name: OVWR22_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #22 Address LSB', htmldesc: 'Overwrite #22 Address LSB', idx: 7000, offset: 16, otp_b0: 0, otp_a0: 1007, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR22_ADD_MSB_0: {name: OVWR22_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #22 Address MSB', htmldesc: 'Overwrite #22 Address MSB', idx: 7001, offset: 24, otp_b0: 0, otp_a0: 1007, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR22_DATA_0: {name: OVWR22_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #22 DATA', htmldesc: 'Overwrite #22 DATA', idx: 7002, offset: 0, otp_b0: 0, otp_a0: 1008, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR23_ADD_LSB_0: {name: OVWR23_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #23 Address LSB', htmldesc: 'Overwrite #23 Address LSB', idx: 7003, offset: 8, otp_b0: 0, otp_a0: 1008, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR23_ADD_MSB_0: {name: OVWR23_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #23 Address MSB', htmldesc: 'Overwrite #23 Address MSB', idx: 7004, offset: 16, otp_b0: 0, otp_a0: 1008, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR23_DATA_0: {name: OVWR23_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #23 DATA', htmldesc: 'Overwrite #23 DATA', idx: 7005, offset: 24, otp_b0: 0, otp_a0: 1008, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR24_ADD_LSB_0: {name: OVWR24_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #24 Address LSB', htmldesc: 'Overwrite #24 Address LSB', idx: 7006, offset: 0, otp_b0: 0, otp_a0: 1009, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR24_ADD_MSB_0: {name: OVWR24_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #24 Address MSB', htmldesc: 'Overwrite #24 Address MSB', idx: 7007, offset: 8, otp_b0: 0, otp_a0: 1009, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR24_DATA_0: {name: OVWR24_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #24 DATA', htmldesc: 'Overwrite #24 DATA', idx: 7008, offset: 16, otp_b0: 0, otp_a0: 1009, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR25_ADD_LSB_0: {name: OVWR25_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #25 Address LSB', htmldesc: 'Overwrite #25 Address LSB', idx: 7009, offset: 24, otp_b0: 0, otp_a0: 1009, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR25_ADD_MSB_0: {name: OVWR25_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #25 Address MSB', htmldesc: 'Overwrite #25 Address MSB', idx: 7010, offset: 0, otp_b0: 0, otp_a0: 1010, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR25_DATA_0: {name: OVWR25_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #25 DATA', htmldesc: 'Overwrite #25 DATA', idx: 7011, offset: 8, otp_b0: 0, otp_a0: 1010, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR26_ADD_LSB_0: {name: OVWR26_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #26 Address LSB', htmldesc: 'Overwrite #26 Address LSB', idx: 7012, offset: 16, otp_b0: 0, otp_a0: 1010, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR26_ADD_MSB_0: {name: OVWR26_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #26 Address MSB', htmldesc: 'Overwrite #26 Address MSB', idx: 7013, offset: 24, otp_b0: 0, otp_a0: 1010, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR26_DATA_0: {name: OVWR26_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #26 DATA', htmldesc: 'Overwrite #26 DATA', idx: 7014, offset: 0, otp_b0: 0, otp_a0: 1011, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR27_ADD_LSB_0: {name: OVWR27_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #27 Address LSB', htmldesc: 'Overwrite #27 Address LSB', idx: 7015, offset: 8, otp_b0: 0, otp_a0: 1011, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR27_ADD_MSB_0: {name: OVWR27_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #27 Address MSB', htmldesc: 'Overwrite #27 Address MSB', idx: 7016, offset: 16, otp_b0: 0, otp_a0: 1011, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR27_DATA_0: {name: OVWR27_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #27 DATA', htmldesc: 'Overwrite #27 DATA', idx: 7017, offset: 24, otp_b0: 0, otp_a0: 1011, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR28_ADD_LSB_0: {name: OVWR28_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #28 Address LSB', htmldesc: 'Overwrite #28 Address LSB', idx: 7018, offset: 0, otp_b0: 0, otp_a0: 1012, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR28_ADD_MSB_0: {name: OVWR28_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #28 Address MSB', htmldesc: 'Overwrite #28 Address MSB', idx: 7019, offset: 8, otp_b0: 0, otp_a0: 1012, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR28_DATA_0: {name: OVWR28_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #28 DATA', htmldesc: 'Overwrite #28 DATA', idx: 7020, offset: 16, otp_b0: 0, otp_a0: 1012, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR29_ADD_LSB_0: {name: OVWR29_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #29 Address LSB', htmldesc: 'Overwrite #29 Address LSB', idx: 7021, offset: 24, otp_b0: 0, otp_a0: 1012, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR29_ADD_MSB_0: {name: OVWR29_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #29 Address MSB', htmldesc: 'Overwrite #29 Address MSB', idx: 7022, offset: 0, otp_b0: 0, otp_a0: 1013, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR29_DATA_0: {name: OVWR29_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #29 DATA', htmldesc: 'Overwrite #29 DATA', idx: 7023, offset: 8, otp_b0: 0, otp_a0: 1013, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR30_ADD_LSB_0: {name: OVWR30_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #30 Address LSB', htmldesc: 'Overwrite #30 Address LSB', idx: 7024, offset: 16, otp_b0: 0, otp_a0: 1013, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR30_ADD_MSB_0: {name: OVWR30_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #30 Address MSB', htmldesc: 'Overwrite #30 Address MSB', idx: 7025, offset: 24, otp_b0: 0, otp_a0: 1013, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR30_DATA_0: {name: OVWR30_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #30 DATA', htmldesc: 'Overwrite #30 DATA', idx: 7026, offset: 0, otp_b0: 0, otp_a0: 1014, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR31_ADD_LSB_0: {name: OVWR31_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #31 Address LSB', htmldesc: 'Overwrite #31 Address LSB', idx: 7027, offset: 8, otp_b0: 0, otp_a0: 1014, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR31_ADD_MSB_0: {name: OVWR31_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #31 Address MSB', htmldesc: 'Overwrite #31 Address MSB', idx: 7028, offset: 16, otp_b0: 0, otp_a0: 1014, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR31_DATA_0: {name: OVWR31_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #31 DATA', htmldesc: 'Overwrite #31 DATA', idx: 7029, offset: 24, otp_b0: 0, otp_a0: 1014, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR32_ADD_LSB_0: {name: OVWR32_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #32 Address LSB', htmldesc: 'Overwrite #32 Address LSB', idx: 7030, offset: 0, otp_b0: 0, otp_a0: 1015, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR32_ADD_MSB_0: {name: OVWR32_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #32 Address MSB', htmldesc: 'Overwrite #32 Address MSB', idx: 7031, offset: 8, otp_b0: 0, otp_a0: 1015, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR32_DATA_0: {name: OVWR32_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #32 DATA', htmldesc: 'Overwrite #32 DATA', idx: 7032, offset: 16, otp_b0: 0, otp_a0: 1015, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR33_ADD_LSB_0: {name: OVWR33_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #33 Address LSB', htmldesc: 'Overwrite #33 Address LSB', idx: 7033, offset: 24, otp_b0: 0, otp_a0: 1015, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR33_ADD_MSB_0: {name: OVWR33_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #33 Address MSB', htmldesc: 'Overwrite #33 Address MSB', idx: 7034, offset: 0, otp_b0: 0, otp_a0: 1016, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR33_DATA_0: {name: OVWR33_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #33 DATA', htmldesc: 'Overwrite #33 DATA', idx: 7035, offset: 8, otp_b0: 0, otp_a0: 1016, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR34_ADD_LSB_0: {name: OVWR34_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #34 Address LSB', htmldesc: 'Overwrite #34 Address LSB', idx: 7036, offset: 16, otp_b0: 0, otp_a0: 1016, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR34_ADD_MSB_0: {name: OVWR34_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #34 Address MSB', htmldesc: 'Overwrite #34 Address MSB', idx: 7037, offset: 24, otp_b0: 0, otp_a0: 1016, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR34_DATA_0: {name: OVWR34_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #34 DATA', htmldesc: 'Overwrite #34 DATA', idx: 7038, offset: 0, otp_b0: 0, otp_a0: 1017, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR35_ADD_LSB_0: {name: OVWR35_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #35 Address LSB', htmldesc: 'Overwrite #35 Address LSB', idx: 7039, offset: 8, otp_b0: 0, otp_a0: 1017, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR35_ADD_MSB_0: {name: OVWR35_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #35 Address MSB', htmldesc: 'Overwrite #35 Address MSB', idx: 7040, offset: 16, otp_b0: 0, otp_a0: 1017, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR35_DATA_0: {name: OVWR35_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #35 DATA', htmldesc: 'Overwrite #35 DATA', idx: 7041, offset: 24, otp_b0: 0, otp_a0: 1017, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR36_ADD_LSB_0: {name: OVWR36_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #36 Address LSB', htmldesc: 'Overwrite #36 Address LSB', idx: 7042, offset: 0, otp_b0: 0, otp_a0: 1018, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR36_ADD_MSB_0: {name: OVWR36_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #36 Address MSB', htmldesc: 'Overwrite #36 Address MSB', idx: 7043, offset: 8, otp_b0: 0, otp_a0: 1018, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR36_DATA_0: {name: OVWR36_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #36 DATA', htmldesc: 'Overwrite #36 DATA', idx: 7044, offset: 16, otp_b0: 0, otp_a0: 1018, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR37_ADD_LSB_0: {name: OVWR37_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #37 Address LSB', htmldesc: 'Overwrite #37 Address LSB', idx: 7045, offset: 24, otp_b0: 0, otp_a0: 1018, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR37_ADD_MSB_0: {name: OVWR37_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #37 Address MSB', htmldesc: 'Overwrite #37 Address MSB', idx: 7046, offset: 0, otp_b0: 0, otp_a0: 1019, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR37_DATA_0: {name: OVWR37_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #37 DATA', htmldesc: 'Overwrite #37 DATA', idx: 7047, offset: 8, otp_b0: 0, otp_a0: 1019, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR38_ADD_LSB_0: {name: OVWR38_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #38 Address LSB', htmldesc: 'Overwrite #38 Address LSB', idx: 7048, offset: 16, otp_b0: 0, otp_a0: 1019, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR38_ADD_MSB_0: {name: OVWR38_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #38 Address MSB', htmldesc: 'Overwrite #38 Address MSB', idx: 7049, offset: 24, otp_b0: 0, otp_a0: 1019, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR38_DATA_0: {name: OVWR38_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #38 DATA', htmldesc: 'Overwrite #38 DATA', idx: 7050, offset: 0, otp_b0: 0, otp_a0: 1020, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR39_ADD_LSB_0: {name: OVWR39_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #39 Address LSB', htmldesc: 'Overwrite #39 Address LSB', idx: 7051, offset: 8, otp_b0: 0, otp_a0: 1020, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR39_ADD_MSB_0: {name: OVWR39_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #39 Address MSB', htmldesc: 'Overwrite #39 Address MSB', idx: 7052, offset: 16, otp_b0: 0, otp_a0: 1020, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR39_DATA_0: {name: OVWR39_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #39 DATA', htmldesc: 'Overwrite #39 DATA', idx: 7053, offset: 24, otp_b0: 0, otp_a0: 1020, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR40_ADD_LSB_0: {name: OVWR40_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #40 Address LSB', htmldesc: 'Overwrite #40 Address LSB', idx: 7054, offset: 0, otp_b0: 0, otp_a0: 1021, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR40_ADD_MSB_0: {name: OVWR40_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #40 Address MSB', htmldesc: 'Overwrite #40 Address MSB', idx: 7055, offset: 8, otp_b0: 0, otp_a0: 1021, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR40_DATA_0: {name: OVWR40_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #40 DATA', htmldesc: 'Overwrite #40 DATA', idx: 7056, offset: 16, otp_b0: 0, otp_a0: 1021, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR41_ADD_LSB_0: {name: OVWR41_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #41 Address LSB', htmldesc: 'Overwrite #41 Address LSB', idx: 7057, offset: 24, otp_b0: 0, otp_a0: 1021, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR41_ADD_MSB_0: {name: OVWR41_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #41 Address MSB / CRC(-7)', htmldesc: 'Overwrite #41 Address MSB / CRC(-7)', idx: 7058, offset: 0, otp_b0: 0, otp_a0: 1022, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR41_DATA_0: {name: OVWR41_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #41 DATA / CRC(-6)', htmldesc: 'Overwrite #41 DATA / CRC(-6)', idx: 7059, offset: 8, otp_b0: 0, otp_a0: 1022, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR42_ADD_LSB_0: {name: OVWR42_ADD_LSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #42 Address LSB / CRC(-5)', htmldesc: 'Overwrite #42 Address LSB / CRC(-5)', idx: 7060, offset: 16, otp_b0: 0, otp_a0: 1022, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR42_ADD_MSB_0: {name: OVWR42_ADD_MSB, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #42 Address MSB / CRC(-4)', htmldesc: 'Overwrite #42 Address MSB / CRC(-4)', idx: 7061, offset: 24, otp_b0: 0, otp_a0: 1022, otpreg_add: 0, otpreg_ofs: 0}
OTP__OVWR42_DATA_0: {name: OVWR42_DATA, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: 'Overwrite #42 DATA / CRC(-3)', htmldesc: 'Overwrite #42 DATA / CRC(-3)', idx: 7062, offset: 0, otp_b0: 0, otp_a0: 1023, otpreg_add: 0, otpreg_ofs: 0}
OTP__UNUSED0_0: {name: UNUSED0, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: CRC(-2), htmldesc: CRC(-2), idx: 7063, offset: 8, otp_b0: 0, otp_a0: 1023, otpreg_add: 0, otpreg_ofs: 0}
OTP__UNUSED1_0: {name: UNUSED1, inst_name: '', reg_name: '', reg_addr: '', otp_owner: sival, value: 0, bw: 8, desc: CRC(-1), htmldesc: CRC(-1), idx: 7064, offset: 16, otp_b0: 0, otp_a0: 1023, otpreg_add: 0, otpreg_ofs: 0}
OTP__CRC_0: {name: CRC, inst_name: '', reg_name: '', reg_addr: '', otp_owner: trim, value: 0, bw: 8, desc: CRC, htmldesc: CRC, idx: 7065, offset: 24, otp_b0: 0, otp_a0: 1023, otpreg_add: 0, otpreg_ofs: 0}
