<p class="sphinxhide" align="right"><a href="../docs-cn/README.md">简体中文</a> | <a href="../docs-jp/README.md">日本語</a></p>
<table class="sphinxhide" style="width:100%">
 <tr>
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>Embedded Design Documentation</h1>
    </td>
 </tr>
</table>

# Embedded Design Tutorials

AMD and its Ecosystem Partners deliver embedded tools and runtime environments designed to enable you to efficiently and quickly move from concept to release. We provide you with all the components needed to create your embedded system using AMD Zynq™ SoC and AMD Zynq UltraScale+™ MPSoC devices, AMD MicroBlaze™ processor cores, and Arm Cortex-M1/M3 micro controllers. This includes open source operating systems and bare metal drivers, multiple runtimes and Multi-OS environments, sophisticated Integrated Development Environments, and compilers, debuggers, and profiling tools.

![Embedded Design software stack](./images/embedded-tutorials-landing.png)

> For more information about available embedded tools available from AMD, see [Embedded Software Infrastructure](https://www.xilinx.com/products/design-tools/embedded-software.html).


## Getting Started

The Embedded Design Tutorials provide an introduction to the embedded flow for AMD devices.

 <table style="width:100%">
 <tr>
 <td align="center"><b>Tutorial</b></td>
 <td align="center"><b>Device</b></td>
 <td align="center"><b>Description</b></td>
 </tr>
 <tr>
 <td align="center"><a href="Getting_Started/Versal-EDT">Versal Adaptive SoC Design Tutorial</a></td>
 <td>
 Versal devices</td><td>
Provides an introduction for using the AMD Vivado&trade; Design Suite flow for a Versal VMK180/VCK190 evaluation board.</td></tr>
<tr>
<td align="center"><a href="Getting_Started/ZynqMPSoC-EDT">Zynq UltraScale+ MPSoC Embedded Design Tutorial</a></td>
<td>Zynq UltraScale+ MPSoC devices</td><td>
Provides an introduction for using the Vivado Design Suite flow for using the Zynq UltraScale+ MPSoC device.</td></tr>
<tr>
<td align="center"><a href="Getting_Started/Zynq7000-EDT">Zynq-7000 SoC Embedded Design Tutorial</a></td>
<td>Zynq 7000 SoC devices</td><td>
Provides an introduction for using the Vivado Design Suite flow for using the Zynq 7000 SoC device.</td></tr>
<tr>
<td align="center"><a href="Getting_Started/microblaze-system">Programming an Embedded MicroBlaze Processor</a></td>
<td>Spartan®-7 devices</td><td>
Create an AMD MicroBlaze™ system for a Spartan-7 FPGA using Vivado IP integrator.</td></tr>
</table>

## Design Tutorials

This content has moved to a [new location](https://github.com/Xilinx/SDKOpenGLES).

## Debugging

| Tutorial | Description |
|---|---|
| [Creating a Debuggable First Stage Boot Loader](./debugging/debuggable-fsbl/debuggable-fsbl.md) | First Stage Boot Loader (FSBL) can initialize the SoC device, load the required application or data to memory, and launch applications on the target CPU core. |
| [Software Profiling Using the Vitis Software Platform](./debugging/sw-profiling/sw-profiling.md) | Enable profiling features for the standalone domain or board support package (BSP) and the application related to AXI CDMA. |
| [Vitis Embedded Software Debugging Guide](./debugging/Vitis-Embedded-Software-Debugging/README.md) | This guide provides specific examples of embedded software debug situations and explains how the various Xilinx debug features can help. |



## Performance

<table style="width:100%">
<tr>
<td align="center"><b>Guide</b></td>
<td align="center"><b>Description</b></td>
</tr>
<tr>
 <td align="center"><a href="Performance/SPA-UG">Vitis Unified Software Platform User Guide: System Performance Analysis</a></td>
 <td>
 Describes the technical details of the performance analysis toolbox, as well as a methodology explaining its usefulness and depth.</td></tr>
 <tr>
 <td align = "centre"><a href="Performance/Performance_Benchmark/Dhrystone">Versal Dhrystone Benchmark User Guide</a></td>
 <td>Provides step-by-step instructions for generating a reference design for the Dhrystone benchmark and building and running the Dhrystone application.</td>
 </tr> 
 </table>



<hr class="sphinxhide"></hr>

<p class="sphinxhide" align="center"><sub>Copyright © 2019–2024 Advanced Micro Devices, Inc.</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
