# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../UART_TX_CTRL.vhd" \
"../../../../../debouncer_2.vhd" \
"../../../../../uart_out.vhd" \

# Do not sort compile order
nosort
