# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../iuexma_pac.vhd" \
"../../../../../../iuexma.vhd" \
"../../../../../vhd/iuexma_test.vhd" \

# Do not sort compile order
nosort
