// Seed: 1174369201
module module_0;
  reg id_1;
  always_comb begin
    if (1) @(negedge ~1 or posedge (1 == 1)) id_1 <= id_1;
    else id_1 = id_1;
  end
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6, id_7, id_8;
  if (1) assign id_4 = "";
  else wire id_9 = id_8;
  module_0();
  assign id_2 = 1'b0;
endmodule
