package:
  name: ara
  authors:
    - "Matheus Cavalcante <matheusd@iis.ee.ethz.ch>"
    - "Basile Bougenot <basileb@student.ethz.ch>"

dependencies:
  axi:          { git: "git@github.com:pulp-platform/axi.git",          version: 0.23.2 }
  common_cells: { git: "git@github.com:pulp-platform/common_cells.git", version: 1.19.0 }
  cva6:         { git: "git@iis-git.ee.ethz.ch:ara_release/cva6.git",   rev: ara        }

workspace:
  checkout_dir: "hardware/deps"

sources:
  - defines:
      WT_DCACHE: 1
    files:
    # Level 1
    - hardware/include/ara_axi_pkg.sv
    - hardware/include/ara_pkg.sv
    - hardware/src/lane/vaccess_stage.sv
    # Level 2
    - hardware/src/ara_sequencer.sv
    - hardware/src/lane/lane_sequencer.sv
    - hardware/src/lane/opqueue.sv
    - hardware/src/lane/simd_alu.sv
    - hardware/src/lane/simd_mul.sv
    - hardware/src/lane/vrf_arbiter.sv
    - hardware/src/slide/slide_unit.sv
    - hardware/src/util/ara_axi_master_connect.sv
    - hardware/src/util/ara_axi_slave_connect.sv
    - hardware/src/vlsu/addrgen.sv
    - hardware/src/vlsu/vldu.sv
    - hardware/src/vlsu/vstu.sv
    # Level 3
    - hardware/src/lane/opreq_stage.sv
    - hardware/src/lane/valu.sv
    - hardware/src/lane/vmfpu.sv
    - hardware/src/lane/vconv_stage.sv
    - hardware/src/vlsu/vlsu.sv
    # Level 4
    - hardware/src/lane/vex_stage.sv
    # Level 5
    - hardware/src/lane/lane.sv
    # Level 6
    - hardware/src/ara.sv
    # Level 7
    - hardware/src/ara_system.sv
