TimeQuest Timing Analyzer report for MIPS32
Sat Aug 23 23:29:10 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'CLOCK_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; MIPS32                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-3 processors         ; < 0.1%      ;
;     4-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 134.63 MHz ; 134.63 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -6.428 ; -875.127      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.513 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.627 ; -883.016           ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.428 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.469      ;
; -6.313 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 7.356      ;
; -6.297 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.338      ;
; -6.265 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 7.308      ;
; -6.206 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.247      ;
; -6.182 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 7.225      ;
; -6.101 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.142      ;
; -6.054 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 7.097      ;
; -6.047 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 7.090      ;
; -6.017 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.058      ;
; -5.973 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 7.014      ;
; -5.957 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.998      ;
; -5.956 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 7.006      ;
; -5.924 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.967      ;
; -5.918 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 6.968      ;
; -5.908 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[13]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.943      ;
; -5.905 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.944      ;
; -5.898 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.933      ;
; -5.878 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.917      ;
; -5.823 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[2]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.866      ;
; -5.780 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.823      ;
; -5.761 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.800      ;
; -5.751 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.786      ;
; -5.717 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.758      ;
; -5.715 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.754      ;
; -5.709 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.744      ;
; -5.567 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.602      ;
; -5.562 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.607      ;
; -5.547 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.588      ;
; -5.533 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[14]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 6.568      ;
; -5.512 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.555      ;
; -5.436 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.476      ;
; -5.415 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.460      ;
; -5.415 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[15]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 6.464      ;
; -5.385 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 6.434      ;
; -5.354 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.393      ;
; -5.324 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.364      ;
; -5.298 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.337      ;
; -5.270 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.313      ;
; -5.205 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.244      ;
; -5.202 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 6.251      ;
; -5.170 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.210      ;
; -5.161 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.203      ;
; -5.160 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[20]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.205      ;
; -5.135 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.173      ;
; -5.123 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.164      ;
; -5.109 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.149      ;
; -5.102 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.142      ;
; -5.095 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[19]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.139      ;
; -5.078 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.120      ;
; -5.060 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[17]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.104      ;
; -5.050 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.091      ;
; -5.034 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 6.073      ;
; -5.019 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.061      ;
; -5.007 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.049      ;
; -4.997 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.038      ;
; -4.997 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.037      ;
; -4.972 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.012      ;
; -4.969 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.009      ;
; -4.960 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.003      ;
; -4.958 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[23]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.003      ;
; -4.955 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.995      ;
; -4.948 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.988      ;
; -4.943 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.985      ;
; -4.938 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.976      ;
; -4.935 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.977      ;
; -4.932 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 5.977      ;
; -4.924 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.966      ;
; -4.920 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.958      ;
; -4.919 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[21]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 5.965      ;
; -4.918 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[21]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 5.967      ;
; -4.913 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.951      ;
; -4.913 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.953      ;
; -4.908 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.949      ;
; -4.902 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.942      ;
; -4.901 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.942      ;
; -4.898 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[12]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.938      ;
; -4.895 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 5.939      ;
; -4.890 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[18]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 5.935      ;
; -4.889 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.929      ;
; -4.880 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.920      ;
; -4.877 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 5.920      ;
; -4.869 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.909      ;
; -4.865 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.907      ;
; -4.853 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.893      ;
; -4.852 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 5.901      ;
; -4.851 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.892      ;
; -4.843 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.883      ;
; -4.834 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 5.877      ;
; -4.833 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 5.878      ;
; -4.830 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.870      ;
; -4.818 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[20]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 5.864      ;
; -4.818 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 5.861      ;
; -4.814 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 5.863      ;
; -4.808 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.846      ;
; -4.806 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.848      ;
; -4.804 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[13]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.838      ;
; -4.801 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.839      ;
; -4.800 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 5.839      ;
; -4.796 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.837      ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.513 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.779      ;
; 0.516 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.521 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[77]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[59]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.531 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[49]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[23]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[45]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.542 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.657 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[29]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.661 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.663 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.669 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[71]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.935      ;
; 0.671 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.674 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.941      ;
; 0.675 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.678 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16] ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.943      ;
; 0.682 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.948      ;
; 0.684 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.949      ;
; 0.696 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.961      ;
; 0.701 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.968      ;
; 0.702 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.969      ;
; 0.705 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.972      ;
; 0.706 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.971      ;
; 0.708 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.973      ;
; 0.709 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11] ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.974      ;
; 0.710 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19] ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.975      ;
; 0.711 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.976      ;
; 0.711 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.976      ;
; 0.716 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20] ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.981      ;
; 0.716 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.983      ;
; 0.717 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.982      ;
; 0.718 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.983      ;
; 0.795 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.804 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.070      ;
; 0.805 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24] ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.070      ;
; 0.807 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[71]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.807 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.074      ;
; 0.808 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[51]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.808 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.073      ;
; 0.811 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.076      ;
; 0.832 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[73]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.832 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14] ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.097      ;
; 0.833 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.098      ;
; 0.833 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.099      ;
; 0.834 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.101      ;
; 0.835 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[17]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[75]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.836 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[57]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.102      ;
; 0.837 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.102      ;
; 0.837 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[47]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[53]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21] ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.102      ;
; 0.837 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23] ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.102      ;
; 0.839 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[33]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22] ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.104      ;
; 0.842 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.107      ;
; 0.842 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30] ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.107      ;
; 0.843 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25] ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.108      ;
; 0.844 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17] ; IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.109      ;
; 0.846 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.111      ;
; 0.846 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.111      ;
; 0.848 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.113      ;
; 0.848 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.113      ;
; 0.849 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.116      ;
; 0.865 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.131      ;
; 0.871 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.137      ;
; 0.924 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.189      ;
; 0.926 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[51]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.191      ;
; 0.942 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.210      ;
; 0.944 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.213      ;
; 0.946 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.211      ;
; 0.950 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.216      ;
; 0.954 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.219      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; 4.868 ; 4.868 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 5.766 ; 5.766 ; Rise       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 4.359 ; 4.359 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 4.023 ; 4.023 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 4.389 ; 4.389 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 3.936 ; 3.936 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 4.142 ; 4.142 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 3.869 ; 3.869 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 4.716 ; 4.716 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 4.287 ; 4.287 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 3.969 ; 3.969 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 4.360 ; 4.360 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 4.010 ; 4.010 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 4.069 ; 4.069 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 4.362 ; 4.362 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 3.846 ; 3.846 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 4.393 ; 4.393 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 3.914 ; 3.914 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 3.930 ; 3.930 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 3.982 ; 3.982 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 4.429 ; 4.429 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 4.351 ; 4.351 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 4.058 ; 4.058 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 3.999 ; 3.999 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 4.323 ; 4.323 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 4.519 ; 4.519 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 4.481 ; 4.481 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 4.147 ; 4.147 ; Rise       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 6.540 ; 6.540 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 6.135 ; 6.135 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 6.006 ; 6.006 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 5.749 ; 5.749 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 6.540 ; 6.540 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 5.643 ; 5.643 ; Rise       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; -3.590 ; -3.590 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -4.186 ; -4.186 ; Rise       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -3.288 ; -3.288 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -3.538 ; -3.538 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -3.611 ; -3.611 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -3.650 ; -3.650 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -3.403 ; -3.403 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -3.639 ; -3.639 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -3.410 ; -3.410 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -3.788 ; -3.788 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -3.325 ; -3.325 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -3.781 ; -3.781 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -3.717 ; -3.717 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -3.769 ; -3.769 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -3.608 ; -3.608 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -3.419 ; -3.419 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -4.032 ; -4.032 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -3.288 ; -3.288 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -3.383 ; -3.383 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -3.855 ; -3.855 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -3.365 ; -3.365 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -3.470 ; -3.470 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -3.798 ; -3.798 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -3.342 ; -3.342 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -3.350 ; -3.350 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -3.319 ; -3.319 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -3.487 ; -3.487 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -3.619 ; -3.619 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -3.650 ; -3.650 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -3.441 ; -3.441 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -3.879 ; -3.879 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -3.792 ; -3.792 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -3.899 ; -3.899 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -3.892 ; -3.892 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -3.758 ; -3.758 ; Rise       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; -3.360 ; -3.360 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -3.762 ; -3.762 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -3.360 ; -3.360 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -3.413 ; -3.413 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -3.767 ; -3.767 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; -3.863 ; -3.863 ; Rise       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 8.282 ; 8.282 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 7.910 ; 7.910 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 7.347 ; 7.347 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 7.581 ; 7.581 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 7.697 ; 7.697 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 7.299 ; 7.299 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 7.767 ; 7.767 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 7.821 ; 7.821 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 7.474 ; 7.474 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 7.753 ; 7.753 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 7.854 ; 7.854 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 7.529 ; 7.529 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 7.563 ; 7.563 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 7.981 ; 7.981 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 8.282 ; 8.282 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 8.178 ; 8.178 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 7.309 ; 7.309 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 7.680 ; 7.680 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 8.038 ; 8.038 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 7.926 ; 7.926 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 7.450 ; 7.450 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 7.062 ; 7.062 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 7.895 ; 7.895 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 7.912 ; 7.912 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 8.007 ; 8.007 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 8.070 ; 8.070 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 7.918 ; 7.918 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 8.228 ; 8.228 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 7.510 ; 7.510 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]      ; CLOCK_50   ; 8.809 ; 8.809 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]     ; CLOCK_50   ; 7.732 ; 7.732 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]     ; CLOCK_50   ; 6.776 ; 6.776 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]     ; CLOCK_50   ; 7.232 ; 7.232 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]     ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]     ; CLOCK_50   ; 7.563 ; 7.563 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]     ; CLOCK_50   ; 7.486 ; 7.486 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]     ; CLOCK_50   ; 7.476 ; 7.476 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]     ; CLOCK_50   ; 7.489 ; 7.489 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]     ; CLOCK_50   ; 7.731 ; 7.731 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]     ; CLOCK_50   ; 6.738 ; 6.738 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]    ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]    ; CLOCK_50   ; 7.622 ; 7.622 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]    ; CLOCK_50   ; 8.116 ; 8.116 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]    ; CLOCK_50   ; 8.809 ; 8.809 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]    ; CLOCK_50   ; 8.198 ; 8.198 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]    ; CLOCK_50   ; 7.074 ; 7.074 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]    ; CLOCK_50   ; 7.463 ; 7.463 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]    ; CLOCK_50   ; 8.074 ; 8.074 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]    ; CLOCK_50   ; 7.923 ; 7.923 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]    ; CLOCK_50   ; 7.641 ; 7.641 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]    ; CLOCK_50   ; 8.008 ; 8.008 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]    ; CLOCK_50   ; 8.350 ; 8.350 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]    ; CLOCK_50   ; 7.440 ; 7.440 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]    ; CLOCK_50   ; 7.490 ; 7.490 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]    ; CLOCK_50   ; 7.701 ; 7.701 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]    ; CLOCK_50   ; 7.907 ; 7.907 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]    ; CLOCK_50   ; 7.936 ; 7.936 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]    ; CLOCK_50   ; 7.669 ; 7.669 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]    ; CLOCK_50   ; 7.274 ; 7.274 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]    ; CLOCK_50   ; 7.728 ; 7.728 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]    ; CLOCK_50   ; 8.001 ; 8.001 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]    ; CLOCK_50   ; 7.974 ; 7.974 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 6.075 ; 6.075 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 7.584 ; 7.584 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]        ; CLOCK_50   ; 8.585 ; 8.585 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]       ; CLOCK_50   ; 7.976 ; 7.976 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]       ; CLOCK_50   ; 7.023 ; 7.023 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]       ; CLOCK_50   ; 7.473 ; 7.473 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]       ; CLOCK_50   ; 7.497 ; 7.497 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]       ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]       ; CLOCK_50   ; 7.386 ; 7.386 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]       ; CLOCK_50   ; 7.947 ; 7.947 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]       ; CLOCK_50   ; 7.781 ; 7.781 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]      ; CLOCK_50   ; 7.976 ; 7.976 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]      ; CLOCK_50   ; 8.585 ; 8.585 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]      ; CLOCK_50   ; 7.933 ; 7.933 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]      ; CLOCK_50   ; 7.814 ; 7.814 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]      ; CLOCK_50   ; 7.703 ; 7.703 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]      ; CLOCK_50   ; 7.748 ; 7.748 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]      ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]      ; CLOCK_50   ; 7.629 ; 7.629 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]      ; CLOCK_50   ; 7.565 ; 7.565 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]      ; CLOCK_50   ; 8.368 ; 8.368 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]      ; CLOCK_50   ; 8.026 ; 8.026 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]      ; CLOCK_50   ; 7.639 ; 7.639 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]      ; CLOCK_50   ; 7.780 ; 7.780 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]      ; CLOCK_50   ; 7.789 ; 7.789 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]      ; CLOCK_50   ; 7.727 ; 7.727 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]      ; CLOCK_50   ; 7.467 ; 7.467 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]      ; CLOCK_50   ; 7.366 ; 7.366 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]      ; CLOCK_50   ; 7.612 ; 7.612 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]      ; CLOCK_50   ; 8.043 ; 8.043 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]      ; CLOCK_50   ; 7.060 ; 7.060 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]      ; CLOCK_50   ; 7.455 ; 7.455 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]      ; CLOCK_50   ; 7.746 ; 7.746 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 7.825 ; 7.825 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 7.746 ; 7.746 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 8.239 ; 8.239 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 7.661 ; 7.661 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 7.742 ; 7.742 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 7.878 ; 7.878 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 7.575 ; 7.575 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 8.239 ; 8.239 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 8.092 ; 8.092 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 7.062 ; 7.062 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 7.910 ; 7.910 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 7.347 ; 7.347 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 7.581 ; 7.581 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 7.697 ; 7.697 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 7.299 ; 7.299 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 7.767 ; 7.767 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 7.821 ; 7.821 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 7.474 ; 7.474 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 7.753 ; 7.753 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 7.854 ; 7.854 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 7.529 ; 7.529 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 7.563 ; 7.563 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 7.981 ; 7.981 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 8.282 ; 8.282 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 8.178 ; 8.178 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 7.309 ; 7.309 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 7.680 ; 7.680 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 8.038 ; 8.038 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 7.926 ; 7.926 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 7.450 ; 7.450 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 7.062 ; 7.062 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 7.895 ; 7.895 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 7.912 ; 7.912 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 8.007 ; 8.007 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 8.070 ; 8.070 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 7.918 ; 7.918 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 8.228 ; 8.228 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 7.510 ; 7.510 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]      ; CLOCK_50   ; 6.738 ; 6.738 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]     ; CLOCK_50   ; 7.732 ; 7.732 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]     ; CLOCK_50   ; 6.776 ; 6.776 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]     ; CLOCK_50   ; 7.232 ; 7.232 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]     ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]     ; CLOCK_50   ; 7.563 ; 7.563 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]     ; CLOCK_50   ; 7.486 ; 7.486 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]     ; CLOCK_50   ; 7.476 ; 7.476 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]     ; CLOCK_50   ; 7.489 ; 7.489 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]     ; CLOCK_50   ; 7.731 ; 7.731 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]     ; CLOCK_50   ; 6.738 ; 6.738 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]    ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]    ; CLOCK_50   ; 7.622 ; 7.622 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]    ; CLOCK_50   ; 8.116 ; 8.116 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]    ; CLOCK_50   ; 8.809 ; 8.809 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]    ; CLOCK_50   ; 8.198 ; 8.198 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]    ; CLOCK_50   ; 7.074 ; 7.074 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]    ; CLOCK_50   ; 7.463 ; 7.463 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]    ; CLOCK_50   ; 8.074 ; 8.074 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]    ; CLOCK_50   ; 7.923 ; 7.923 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]    ; CLOCK_50   ; 7.641 ; 7.641 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]    ; CLOCK_50   ; 8.008 ; 8.008 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]    ; CLOCK_50   ; 8.350 ; 8.350 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]    ; CLOCK_50   ; 7.440 ; 7.440 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]    ; CLOCK_50   ; 7.490 ; 7.490 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]    ; CLOCK_50   ; 7.701 ; 7.701 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]    ; CLOCK_50   ; 7.907 ; 7.907 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]    ; CLOCK_50   ; 7.936 ; 7.936 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]    ; CLOCK_50   ; 7.669 ; 7.669 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]    ; CLOCK_50   ; 7.274 ; 7.274 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]    ; CLOCK_50   ; 7.728 ; 7.728 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]    ; CLOCK_50   ; 8.001 ; 8.001 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]    ; CLOCK_50   ; 7.974 ; 7.974 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 6.075 ; 6.075 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 7.584 ; 7.584 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]        ; CLOCK_50   ; 7.023 ; 7.023 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]       ; CLOCK_50   ; 7.976 ; 7.976 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]       ; CLOCK_50   ; 7.023 ; 7.023 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]       ; CLOCK_50   ; 7.473 ; 7.473 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]       ; CLOCK_50   ; 7.497 ; 7.497 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]       ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]       ; CLOCK_50   ; 7.386 ; 7.386 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]       ; CLOCK_50   ; 7.947 ; 7.947 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]       ; CLOCK_50   ; 7.781 ; 7.781 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]      ; CLOCK_50   ; 7.976 ; 7.976 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]      ; CLOCK_50   ; 8.585 ; 8.585 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]      ; CLOCK_50   ; 7.933 ; 7.933 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]      ; CLOCK_50   ; 7.814 ; 7.814 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]      ; CLOCK_50   ; 7.703 ; 7.703 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]      ; CLOCK_50   ; 7.748 ; 7.748 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]      ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]      ; CLOCK_50   ; 7.629 ; 7.629 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]      ; CLOCK_50   ; 7.565 ; 7.565 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]      ; CLOCK_50   ; 8.368 ; 8.368 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]      ; CLOCK_50   ; 8.026 ; 8.026 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]      ; CLOCK_50   ; 7.639 ; 7.639 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]      ; CLOCK_50   ; 7.780 ; 7.780 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]      ; CLOCK_50   ; 7.789 ; 7.789 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]      ; CLOCK_50   ; 7.727 ; 7.727 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]      ; CLOCK_50   ; 7.467 ; 7.467 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]      ; CLOCK_50   ; 7.366 ; 7.366 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]      ; CLOCK_50   ; 7.612 ; 7.612 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]      ; CLOCK_50   ; 8.043 ; 8.043 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]      ; CLOCK_50   ; 7.060 ; 7.060 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]      ; CLOCK_50   ; 7.455 ; 7.455 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]      ; CLOCK_50   ; 7.746 ; 7.746 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 7.825 ; 7.825 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 7.746 ; 7.746 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 7.575 ; 7.575 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 7.661 ; 7.661 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 7.742 ; 7.742 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 7.878 ; 7.878 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 7.575 ; 7.575 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 8.239 ; 8.239 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 8.092 ; 8.092 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -2.381 ; -361.314      ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.237 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.627 ; -883.016           ;
+----------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.381 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.417      ;
; -2.348 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                     ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.384      ;
; -2.343 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.382      ;
; -2.322 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.361      ;
; -2.312 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.348      ;
; -2.262 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.301      ;
; -2.248 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.284      ;
; -2.241 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.280      ;
; -2.235 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.274      ;
; -2.208 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.244      ;
; -2.190 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 3.235      ;
; -2.189 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.225      ;
; -2.173 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.209      ;
; -2.173 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 3.218      ;
; -2.160 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.199      ;
; -2.145 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.175      ;
; -2.126 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.160      ;
; -2.126 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[13]                                                            ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.156      ;
; -2.120 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.154      ;
; -2.116 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[2]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.155      ;
; -2.094 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.133      ;
; -2.077 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]                                                            ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.111      ;
; -2.072 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.102      ;
; -2.061 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.097      ;
; -2.055 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]                                                            ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 3.089      ;
; -2.047 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]                                                            ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.077      ;
; -2.010 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 3.046      ;
; -2.001 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 3.039      ;
; -1.998 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.963      ;
; -1.998 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.963      ;
; -1.998 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.963      ;
; -1.998 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.963      ;
; -1.998 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.963      ;
; -1.985 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.020      ;
; -1.985 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10]                                                ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 3.025      ;
; -1.981 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.946      ;
; -1.981 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.946      ;
; -1.981 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.946      ;
; -1.981 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.946      ;
; -1.981 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.946      ;
; -1.969 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]                                                            ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.999      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.927      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.927      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.927      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.927      ;
; -1.967 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.927      ;
; -1.964 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.929      ;
; -1.964 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.929      ;
; -1.964 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.929      ;
; -1.964 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.929      ;
; -1.964 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.929      ;
; -1.963 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.929      ;
; -1.963 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.929      ;
; -1.963 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.929      ;
; -1.963 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.929      ;
; -1.963 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.929      ;
; -1.960 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[14]                                                            ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.990      ;
; -1.954 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.988      ;
; -1.953 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.918      ;
; -1.953 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.918      ;
; -1.953 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.918      ;
; -1.953 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.918      ;
; -1.953 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.918      ;
; -1.950 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.915      ;
; -1.950 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.915      ;
; -1.950 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.915      ;
; -1.950 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.915      ;
; -1.950 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.915      ;
; -1.929 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.885      ;
; -1.929 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.885      ;
; -1.929 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.885      ;
; -1.929 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.885      ;
; -1.929 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.885      ;
; -1.927 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.892      ;
; -1.927 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.892      ;
; -1.927 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.892      ;
; -1.927 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.892      ;
; -1.927 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[12]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.892      ;
; -1.924 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.889      ;
; -1.924 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.889      ;
; -1.924 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.889      ;
; -1.924 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.889      ;
; -1.924 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.889      ;
; -1.917 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 2.952      ;
; -1.911 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 2.945      ;
; -1.910 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]                                                            ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 2.950      ;
; -1.887 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 2.925      ;
; -1.886 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.837      ;
; -1.886 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.837      ;
; -1.886 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.837      ;
; -1.886 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.837      ;
; -1.886 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.837      ;
; -1.884 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.849      ;
; -1.884 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.849      ;
; -1.884 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.849      ;
; -1.884 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.849      ;
; -1.884 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.849      ;
; -1.881 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[15]                                                            ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 2.925      ;
; -1.880 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.840      ;
; -1.880 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.840      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.237 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[77]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[59]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[49]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[45]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[23]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.289 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[29]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.441      ;
; 0.294 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.446      ;
; 0.299 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[71]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.451      ;
; 0.315 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.465      ;
; 0.316 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.468      ;
; 0.319 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16] ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.470      ;
; 0.320 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.323 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.474      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.475      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11] ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.476      ;
; 0.325 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19] ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.476      ;
; 0.325 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.476      ;
; 0.326 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.328 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.479      ;
; 0.328 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.479      ;
; 0.329 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20] ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.480      ;
; 0.331 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.481      ;
; 0.331 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.482      ;
; 0.333 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.338 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.356 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.362 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.368 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[51]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.519      ;
; 0.368 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24] ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.519      ;
; 0.370 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]  ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.522      ;
; 0.371 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[17]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14] ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.522      ;
; 0.372 ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                    ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[47]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[75]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[71]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[73]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21] ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.527      ;
; 0.376 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22] ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.527      ;
; 0.376 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23] ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.527      ;
; 0.378 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[57]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30] ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.529      ;
; 0.379 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[53]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25] ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.530      ;
; 0.381 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[33]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17] ; IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.534      ;
; 0.394 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.546      ;
; 0.399 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[25]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.551      ;
; 0.400 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.550      ;
; 0.401 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.552      ;
; 0.402 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.555      ;
; 0.405 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.555      ;
; 0.407 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.558      ;
; 0.408 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.560      ;
; 0.409 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.560      ;
; 0.410 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.560      ;
; 0.411 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.562      ;
; 0.412 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.562      ;
; 0.416 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[51]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.567      ;
; 0.417 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.568      ;
; 0.427 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.579      ;
; 0.428 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.582      ;
; 0.428 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.583      ;
; 0.431 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.583      ;
; 0.432 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.583      ;
; 0.435 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.588      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_qch1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; 2.579 ; 2.579 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 2.942 ; 2.942 ; Rise       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 2.531 ; 2.531 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 2.265 ; 2.265 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 2.143 ; 2.143 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 2.291 ; 2.291 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 2.254 ; 2.254 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 2.235 ; 2.235 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 2.117 ; 2.117 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 2.217 ; 2.217 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 2.044 ; 2.044 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 2.531 ; 2.531 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 2.522 ; 2.522 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 2.288 ; 2.288 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 2.445 ; 2.445 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 2.124 ; 2.124 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 2.321 ; 2.321 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 2.156 ; 2.156 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 2.218 ; 2.218 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 2.315 ; 2.315 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 2.110 ; 2.110 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 2.120 ; 2.120 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 2.363 ; 2.363 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 2.082 ; 2.082 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 2.133 ; 2.133 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 2.147 ; 2.147 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 2.317 ; 2.317 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 2.302 ; 2.302 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 2.213 ; 2.213 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 2.108 ; 2.108 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 2.353 ; 2.353 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 2.429 ; 2.429 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 2.354 ; 2.354 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 2.357 ; 2.357 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 2.214 ; 2.214 ; Rise       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 3.296 ; 3.296 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 3.117 ; 3.117 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 3.015 ; 3.015 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 2.907 ; 2.907 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 3.296 ; 3.296 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 2.900 ; 2.900 ; Rise       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; -1.979 ; -1.979 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -2.237 ; -2.237 ; Rise       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -1.753 ; -1.753 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -1.875 ; -1.875 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -1.916 ; -1.916 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -1.955 ; -1.955 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -1.835 ; -1.835 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -1.962 ; -1.962 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -1.857 ; -1.857 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -2.018 ; -2.018 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -1.787 ; -1.787 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -2.011 ; -2.011 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -1.987 ; -1.987 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -2.003 ; -2.003 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -1.935 ; -1.935 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -1.865 ; -1.865 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -2.173 ; -2.173 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -1.753 ; -1.753 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -1.815 ; -1.815 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -1.817 ; -1.817 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -1.866 ; -1.866 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -2.032 ; -2.032 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -1.800 ; -1.800 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -1.809 ; -1.809 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -1.767 ; -1.767 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -1.891 ; -1.891 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -1.945 ; -1.945 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -1.949 ; -1.949 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -1.838 ; -1.838 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -2.067 ; -2.067 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -2.019 ; -2.019 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -2.068 ; -2.068 ; Rise       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; -1.814 ; -1.814 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -2.047 ; -2.047 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -1.814 ; -1.814 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -1.848 ; -1.848 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -2.053 ; -2.053 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; -2.077 ; -2.077 ; Rise       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 4.546 ; 4.546 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 4.407 ; 4.407 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 4.201 ; 4.201 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 4.057 ; 4.057 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 4.241 ; 4.241 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 4.375 ; 4.375 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 4.139 ; 4.139 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 4.297 ; 4.297 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 4.459 ; 4.459 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 4.546 ; 4.546 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 4.449 ; 4.449 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 4.223 ; 4.223 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 4.447 ; 4.447 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 3.966 ; 3.966 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 4.393 ; 4.393 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 4.234 ; 4.234 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 4.447 ; 4.447 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 4.232 ; 4.232 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 4.277 ; 4.277 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 4.395 ; 4.395 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 4.407 ; 4.407 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 4.538 ; 4.538 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 4.229 ; 4.229 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]      ; CLOCK_50   ; 4.675 ; 4.675 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]     ; CLOCK_50   ; 4.302 ; 4.302 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]     ; CLOCK_50   ; 3.832 ; 3.832 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]     ; CLOCK_50   ; 4.049 ; 4.049 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]     ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]     ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]     ; CLOCK_50   ; 4.171 ; 4.171 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]     ; CLOCK_50   ; 4.166 ; 4.166 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]     ; CLOCK_50   ; 4.180 ; 4.180 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]     ; CLOCK_50   ; 4.293 ; 4.293 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]     ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]    ; CLOCK_50   ; 4.167 ; 4.167 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]    ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]    ; CLOCK_50   ; 4.477 ; 4.477 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]    ; CLOCK_50   ; 4.675 ; 4.675 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]    ; CLOCK_50   ; 4.525 ; 4.525 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]    ; CLOCK_50   ; 3.966 ; 3.966 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]    ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]    ; CLOCK_50   ; 4.480 ; 4.480 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]    ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]    ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]    ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]    ; CLOCK_50   ; 4.590 ; 4.590 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]    ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]    ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]    ; CLOCK_50   ; 4.301 ; 4.301 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]    ; CLOCK_50   ; 4.332 ; 4.332 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]    ; CLOCK_50   ; 4.408 ; 4.408 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]    ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]    ; CLOCK_50   ; 4.050 ; 4.050 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]    ; CLOCK_50   ; 4.271 ; 4.271 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]    ; CLOCK_50   ; 4.439 ; 4.439 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]    ; CLOCK_50   ; 4.486 ; 4.486 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 3.458 ; 3.458 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 4.240 ; 4.240 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 3.464 ; 3.464 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]        ; CLOCK_50   ; 4.601 ; 4.601 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]       ; CLOCK_50   ; 4.430 ; 4.430 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]       ; CLOCK_50   ; 4.007 ; 4.007 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]       ; CLOCK_50   ; 4.134 ; 4.134 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]       ; CLOCK_50   ; 4.231 ; 4.231 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]       ; CLOCK_50   ; 4.048 ; 4.048 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]       ; CLOCK_50   ; 4.116 ; 4.116 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]       ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]       ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]      ; CLOCK_50   ; 4.429 ; 4.429 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]      ; CLOCK_50   ; 4.601 ; 4.601 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]      ; CLOCK_50   ; 4.347 ; 4.347 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]      ; CLOCK_50   ; 4.296 ; 4.296 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]      ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]      ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]      ; CLOCK_50   ; 4.286 ; 4.286 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]      ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]      ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]      ; CLOCK_50   ; 4.510 ; 4.510 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]      ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]      ; CLOCK_50   ; 4.261 ; 4.261 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]      ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]      ; CLOCK_50   ; 4.258 ; 4.258 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]      ; CLOCK_50   ; 4.210 ; 4.210 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]      ; CLOCK_50   ; 4.099 ; 4.099 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]      ; CLOCK_50   ; 4.067 ; 4.067 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]      ; CLOCK_50   ; 4.230 ; 4.230 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]      ; CLOCK_50   ; 4.374 ; 4.374 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]      ; CLOCK_50   ; 3.956 ; 3.956 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]      ; CLOCK_50   ; 4.092 ; 4.092 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]      ; CLOCK_50   ; 4.233 ; 4.233 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 4.346 ; 4.346 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 4.550 ; 4.550 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 4.304 ; 4.304 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 4.291 ; 4.291 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 4.550 ; 4.550 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 4.484 ; 4.484 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 3.966 ; 3.966 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 4.407 ; 4.407 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 4.201 ; 4.201 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 4.057 ; 4.057 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 4.241 ; 4.241 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 4.375 ; 4.375 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 4.139 ; 4.139 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 4.297 ; 4.297 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 4.459 ; 4.459 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 4.546 ; 4.546 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 4.449 ; 4.449 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 4.223 ; 4.223 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 4.447 ; 4.447 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 3.966 ; 3.966 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 4.393 ; 4.393 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 4.234 ; 4.234 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 4.447 ; 4.447 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 4.232 ; 4.232 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 4.277 ; 4.277 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 4.395 ; 4.395 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 4.407 ; 4.407 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 4.538 ; 4.538 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 4.229 ; 4.229 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]      ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]     ; CLOCK_50   ; 4.302 ; 4.302 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]     ; CLOCK_50   ; 3.832 ; 3.832 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]     ; CLOCK_50   ; 4.049 ; 4.049 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]     ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]     ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]     ; CLOCK_50   ; 4.171 ; 4.171 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]     ; CLOCK_50   ; 4.166 ; 4.166 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]     ; CLOCK_50   ; 4.180 ; 4.180 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]     ; CLOCK_50   ; 4.293 ; 4.293 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]     ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]    ; CLOCK_50   ; 4.167 ; 4.167 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]    ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]    ; CLOCK_50   ; 4.477 ; 4.477 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]    ; CLOCK_50   ; 4.675 ; 4.675 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]    ; CLOCK_50   ; 4.525 ; 4.525 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]    ; CLOCK_50   ; 3.966 ; 3.966 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]    ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]    ; CLOCK_50   ; 4.480 ; 4.480 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]    ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]    ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]    ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]    ; CLOCK_50   ; 4.590 ; 4.590 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]    ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]    ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]    ; CLOCK_50   ; 4.301 ; 4.301 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]    ; CLOCK_50   ; 4.332 ; 4.332 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]    ; CLOCK_50   ; 4.408 ; 4.408 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]    ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]    ; CLOCK_50   ; 4.050 ; 4.050 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]    ; CLOCK_50   ; 4.271 ; 4.271 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]    ; CLOCK_50   ; 4.439 ; 4.439 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]    ; CLOCK_50   ; 4.486 ; 4.486 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 3.458 ; 3.458 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 4.240 ; 4.240 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 3.464 ; 3.464 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]        ; CLOCK_50   ; 3.956 ; 3.956 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]       ; CLOCK_50   ; 4.430 ; 4.430 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]       ; CLOCK_50   ; 4.007 ; 4.007 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]       ; CLOCK_50   ; 4.134 ; 4.134 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]       ; CLOCK_50   ; 4.231 ; 4.231 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]       ; CLOCK_50   ; 4.048 ; 4.048 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]       ; CLOCK_50   ; 4.116 ; 4.116 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]       ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]       ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]      ; CLOCK_50   ; 4.429 ; 4.429 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]      ; CLOCK_50   ; 4.601 ; 4.601 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]      ; CLOCK_50   ; 4.347 ; 4.347 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]      ; CLOCK_50   ; 4.296 ; 4.296 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]      ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]      ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]      ; CLOCK_50   ; 4.286 ; 4.286 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]      ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]      ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]      ; CLOCK_50   ; 4.510 ; 4.510 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]      ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]      ; CLOCK_50   ; 4.261 ; 4.261 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]      ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]      ; CLOCK_50   ; 4.258 ; 4.258 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]      ; CLOCK_50   ; 4.210 ; 4.210 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]      ; CLOCK_50   ; 4.099 ; 4.099 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]      ; CLOCK_50   ; 4.067 ; 4.067 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]      ; CLOCK_50   ; 4.230 ; 4.230 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]      ; CLOCK_50   ; 4.374 ; 4.374 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]      ; CLOCK_50   ; 3.956 ; 3.956 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]      ; CLOCK_50   ; 4.092 ; 4.092 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]      ; CLOCK_50   ; 4.233 ; 4.233 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 4.346 ; 4.346 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 4.304 ; 4.304 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 4.291 ; 4.291 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 4.550 ; 4.550 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 4.484 ; 4.484 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.428   ; 0.237 ; N/A      ; N/A     ; -1.627              ;
;  CLOCK_50        ; -6.428   ; 0.237 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -875.127 ; 0.0   ; 0.0      ; 0.0     ; -883.016            ;
;  CLOCK_50        ; -875.127 ; 0.000 ; N/A      ; N/A     ; -883.016            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; 4.868 ; 4.868 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 5.766 ; 5.766 ; Rise       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 4.359 ; 4.359 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 4.023 ; 4.023 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 4.389 ; 4.389 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 3.936 ; 3.936 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 4.142 ; 4.142 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 3.869 ; 3.869 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 4.758 ; 4.758 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 4.716 ; 4.716 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 4.287 ; 4.287 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 3.969 ; 3.969 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 4.360 ; 4.360 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 4.010 ; 4.010 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 4.069 ; 4.069 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 4.362 ; 4.362 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 3.846 ; 3.846 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 4.393 ; 4.393 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 3.914 ; 3.914 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 3.930 ; 3.930 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 3.982 ; 3.982 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 4.429 ; 4.429 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 4.351 ; 4.351 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 4.058 ; 4.058 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 3.999 ; 3.999 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 4.323 ; 4.323 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 4.519 ; 4.519 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 4.481 ; 4.481 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 4.147 ; 4.147 ; Rise       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 6.540 ; 6.540 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 6.135 ; 6.135 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 6.006 ; 6.006 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 5.749 ; 5.749 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 6.540 ; 6.540 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 5.643 ; 5.643 ; Rise       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; -1.979 ; -1.979 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -2.237 ; -2.237 ; Rise       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -1.753 ; -1.753 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -1.875 ; -1.875 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -1.916 ; -1.916 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -1.955 ; -1.955 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -1.835 ; -1.835 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -1.962 ; -1.962 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -1.857 ; -1.857 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -2.018 ; -2.018 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -1.787 ; -1.787 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -2.011 ; -2.011 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -1.987 ; -1.987 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -2.003 ; -2.003 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -1.935 ; -1.935 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -1.865 ; -1.865 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -2.173 ; -2.173 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -1.753 ; -1.753 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -1.815 ; -1.815 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -1.817 ; -1.817 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -1.866 ; -1.866 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -2.032 ; -2.032 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -1.800 ; -1.800 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -1.809 ; -1.809 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -1.767 ; -1.767 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -1.891 ; -1.891 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -1.945 ; -1.945 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -1.949 ; -1.949 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -1.838 ; -1.838 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -2.067 ; -2.067 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -2.019 ; -2.019 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -2.068 ; -2.068 ; Rise       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; -1.814 ; -1.814 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -2.047 ; -2.047 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -1.814 ; -1.814 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -1.848 ; -1.848 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -2.053 ; -2.053 ; Rise       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; -2.077 ; -2.077 ; Rise       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 8.282 ; 8.282 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 7.910 ; 7.910 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 7.347 ; 7.347 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 7.581 ; 7.581 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 7.697 ; 7.697 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 7.299 ; 7.299 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 7.767 ; 7.767 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 7.821 ; 7.821 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 7.474 ; 7.474 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 7.753 ; 7.753 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 7.854 ; 7.854 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 7.529 ; 7.529 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 7.563 ; 7.563 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 7.981 ; 7.981 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 8.282 ; 8.282 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 8.178 ; 8.178 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 7.309 ; 7.309 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 7.680 ; 7.680 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 8.038 ; 8.038 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 7.926 ; 7.926 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 7.450 ; 7.450 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 7.062 ; 7.062 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 7.895 ; 7.895 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 7.702 ; 7.702 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 7.912 ; 7.912 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 8.007 ; 8.007 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 8.070 ; 8.070 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 7.918 ; 7.918 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 8.228 ; 8.228 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 7.573 ; 7.573 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 7.510 ; 7.510 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]      ; CLOCK_50   ; 8.809 ; 8.809 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]     ; CLOCK_50   ; 7.732 ; 7.732 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]     ; CLOCK_50   ; 6.776 ; 6.776 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]     ; CLOCK_50   ; 7.232 ; 7.232 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]     ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]     ; CLOCK_50   ; 7.563 ; 7.563 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]     ; CLOCK_50   ; 7.486 ; 7.486 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]     ; CLOCK_50   ; 7.476 ; 7.476 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]     ; CLOCK_50   ; 7.489 ; 7.489 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]     ; CLOCK_50   ; 7.731 ; 7.731 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]     ; CLOCK_50   ; 6.738 ; 6.738 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]    ; CLOCK_50   ; 7.477 ; 7.477 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]    ; CLOCK_50   ; 7.622 ; 7.622 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]    ; CLOCK_50   ; 8.116 ; 8.116 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]    ; CLOCK_50   ; 8.809 ; 8.809 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]    ; CLOCK_50   ; 8.198 ; 8.198 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]    ; CLOCK_50   ; 7.074 ; 7.074 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]    ; CLOCK_50   ; 7.463 ; 7.463 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]    ; CLOCK_50   ; 8.074 ; 8.074 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]    ; CLOCK_50   ; 7.923 ; 7.923 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]    ; CLOCK_50   ; 7.641 ; 7.641 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]    ; CLOCK_50   ; 8.008 ; 8.008 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]    ; CLOCK_50   ; 8.350 ; 8.350 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]    ; CLOCK_50   ; 7.440 ; 7.440 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]    ; CLOCK_50   ; 7.490 ; 7.490 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]    ; CLOCK_50   ; 7.701 ; 7.701 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]    ; CLOCK_50   ; 7.907 ; 7.907 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]    ; CLOCK_50   ; 7.936 ; 7.936 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]    ; CLOCK_50   ; 7.669 ; 7.669 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]    ; CLOCK_50   ; 7.274 ; 7.274 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]    ; CLOCK_50   ; 7.728 ; 7.728 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]    ; CLOCK_50   ; 8.001 ; 8.001 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]    ; CLOCK_50   ; 7.974 ; 7.974 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 6.075 ; 6.075 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 7.584 ; 7.584 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]        ; CLOCK_50   ; 8.585 ; 8.585 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]       ; CLOCK_50   ; 7.976 ; 7.976 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]       ; CLOCK_50   ; 7.023 ; 7.023 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]       ; CLOCK_50   ; 7.473 ; 7.473 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]       ; CLOCK_50   ; 7.497 ; 7.497 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]       ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]       ; CLOCK_50   ; 7.386 ; 7.386 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]       ; CLOCK_50   ; 7.947 ; 7.947 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]       ; CLOCK_50   ; 7.781 ; 7.781 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]      ; CLOCK_50   ; 7.976 ; 7.976 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]      ; CLOCK_50   ; 8.585 ; 8.585 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]      ; CLOCK_50   ; 7.933 ; 7.933 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]      ; CLOCK_50   ; 7.814 ; 7.814 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]      ; CLOCK_50   ; 7.703 ; 7.703 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]      ; CLOCK_50   ; 7.748 ; 7.748 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]      ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]      ; CLOCK_50   ; 7.629 ; 7.629 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]      ; CLOCK_50   ; 7.565 ; 7.565 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]      ; CLOCK_50   ; 8.368 ; 8.368 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]      ; CLOCK_50   ; 8.026 ; 8.026 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]      ; CLOCK_50   ; 7.639 ; 7.639 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]      ; CLOCK_50   ; 7.780 ; 7.780 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]      ; CLOCK_50   ; 7.789 ; 7.789 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]      ; CLOCK_50   ; 7.727 ; 7.727 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]      ; CLOCK_50   ; 7.467 ; 7.467 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]      ; CLOCK_50   ; 7.366 ; 7.366 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]      ; CLOCK_50   ; 7.612 ; 7.612 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]      ; CLOCK_50   ; 8.043 ; 8.043 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]      ; CLOCK_50   ; 7.060 ; 7.060 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]      ; CLOCK_50   ; 7.455 ; 7.455 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]      ; CLOCK_50   ; 7.746 ; 7.746 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 7.825 ; 7.825 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 7.746 ; 7.746 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 8.239 ; 8.239 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 7.661 ; 7.661 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 7.742 ; 7.742 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 7.878 ; 7.878 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 7.575 ; 7.575 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 8.239 ; 8.239 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 8.092 ; 8.092 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 3.966 ; 3.966 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 4.407 ; 4.407 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 4.201 ; 4.201 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 4.057 ; 4.057 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 4.241 ; 4.241 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 4.375 ; 4.375 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 4.139 ; 4.139 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 4.297 ; 4.297 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 4.145 ; 4.145 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 4.459 ; 4.459 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 4.546 ; 4.546 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 4.449 ; 4.449 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 4.223 ; 4.223 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 4.447 ; 4.447 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 3.966 ; 3.966 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 4.393 ; 4.393 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 4.234 ; 4.234 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 4.447 ; 4.447 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 4.232 ; 4.232 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 4.277 ; 4.277 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 4.395 ; 4.395 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 4.407 ; 4.407 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 4.538 ; 4.538 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 4.229 ; 4.229 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]      ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]     ; CLOCK_50   ; 4.302 ; 4.302 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]     ; CLOCK_50   ; 3.832 ; 3.832 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]     ; CLOCK_50   ; 4.049 ; 4.049 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]     ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]     ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]     ; CLOCK_50   ; 4.171 ; 4.171 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]     ; CLOCK_50   ; 4.166 ; 4.166 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]     ; CLOCK_50   ; 4.180 ; 4.180 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]     ; CLOCK_50   ; 4.293 ; 4.293 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]     ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]    ; CLOCK_50   ; 4.167 ; 4.167 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]    ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]    ; CLOCK_50   ; 4.477 ; 4.477 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]    ; CLOCK_50   ; 4.675 ; 4.675 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]    ; CLOCK_50   ; 4.525 ; 4.525 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]    ; CLOCK_50   ; 3.966 ; 3.966 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]    ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]    ; CLOCK_50   ; 4.480 ; 4.480 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]    ; CLOCK_50   ; 4.409 ; 4.409 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]    ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]    ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]    ; CLOCK_50   ; 4.590 ; 4.590 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]    ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]    ; CLOCK_50   ; 4.214 ; 4.214 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]    ; CLOCK_50   ; 4.301 ; 4.301 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]    ; CLOCK_50   ; 4.332 ; 4.332 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]    ; CLOCK_50   ; 4.408 ; 4.408 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]    ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]    ; CLOCK_50   ; 4.050 ; 4.050 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]    ; CLOCK_50   ; 4.271 ; 4.271 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]    ; CLOCK_50   ; 4.439 ; 4.439 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]    ; CLOCK_50   ; 4.486 ; 4.486 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 3.458 ; 3.458 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 4.240 ; 4.240 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 3.464 ; 3.464 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]        ; CLOCK_50   ; 3.956 ; 3.956 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]       ; CLOCK_50   ; 4.430 ; 4.430 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]       ; CLOCK_50   ; 4.007 ; 4.007 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]       ; CLOCK_50   ; 4.134 ; 4.134 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]       ; CLOCK_50   ; 4.231 ; 4.231 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]       ; CLOCK_50   ; 4.048 ; 4.048 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]       ; CLOCK_50   ; 4.116 ; 4.116 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]       ; CLOCK_50   ; 4.417 ; 4.417 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]       ; CLOCK_50   ; 4.254 ; 4.254 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]      ; CLOCK_50   ; 4.429 ; 4.429 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]      ; CLOCK_50   ; 4.601 ; 4.601 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]      ; CLOCK_50   ; 4.347 ; 4.347 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]      ; CLOCK_50   ; 4.296 ; 4.296 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]      ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]      ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]      ; CLOCK_50   ; 4.286 ; 4.286 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]      ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]      ; CLOCK_50   ; 4.220 ; 4.220 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]      ; CLOCK_50   ; 4.510 ; 4.510 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]      ; CLOCK_50   ; 4.418 ; 4.418 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]      ; CLOCK_50   ; 4.261 ; 4.261 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]      ; CLOCK_50   ; 4.274 ; 4.274 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]      ; CLOCK_50   ; 4.258 ; 4.258 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]      ; CLOCK_50   ; 4.210 ; 4.210 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]      ; CLOCK_50   ; 4.099 ; 4.099 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]      ; CLOCK_50   ; 4.067 ; 4.067 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]      ; CLOCK_50   ; 4.230 ; 4.230 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]      ; CLOCK_50   ; 4.374 ; 4.374 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]      ; CLOCK_50   ; 3.956 ; 3.956 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]      ; CLOCK_50   ; 4.092 ; 4.092 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]      ; CLOCK_50   ; 4.233 ; 4.233 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 4.346 ; 4.346 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 4.298 ; 4.298 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 4.304 ; 4.304 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 4.291 ; 4.291 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 4.272 ; 4.272 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 4.550 ; 4.550 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 4.484 ; 4.484 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 19416    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 19416    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 159   ; 159  ;
; Unconstrained Output Ports      ; 106   ; 106  ;
; Unconstrained Output Port Paths ; 106   ; 106  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Sat Aug 23 23:29:09 2014
Info: Command: quartus_sta MIPS32 -c MIPS32
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.428
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.428      -875.127 CLOCK_50 
Info (332146): Worst-case hold slack is 0.513
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.513         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -883.016 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.381
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.381      -361.314 CLOCK_50 
Info (332146): Worst-case hold slack is 0.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.237         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -883.016 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 399 megabytes
    Info: Processing ended: Sat Aug 23 23:29:10 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


