
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_top.sv Cov: 95% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module rv_timer_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output rv_timer_reg_pkg::rv_timer_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  rv_timer_reg_pkg::rv_timer_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import rv_timer_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int AW = 9;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_error;</pre>
<pre id="id38" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_reg_h2d = tl_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o       = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RegDw(DW)</pre>
<pre id="id52" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [11:0] cfg0_prescale_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [11:0] cfg0_prescale_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg0_prescale_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [7:0] cfg0_step_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [7:0] cfg0_step_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic cfg0_step_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] timer_v_lower0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] timer_v_lower0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic timer_v_lower0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] timer_v_upper0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] timer_v_upper0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic timer_v_upper0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] compare_lower0_0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] compare_lower0_0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic compare_lower0_0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] compare_upper0_0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] compare_upper0_0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic compare_upper0_0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable0_wd;</pre>
<pre style="margin:0; padding:0 ">  logic intr_enable0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test0_we;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register instances</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg ctrl</pre>
<pre style="margin:0; padding:0 ">  // R[ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id113" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_ctrl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (ctrl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (ctrl_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.ctrl[0].q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (ctrl_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[cfg0]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prescale]: 11:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (12),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (12'h0)</pre>
<pre id="id141" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_cfg0_prescale (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (cfg0_prescale_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (cfg0_prescale_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.cfg0.prescale.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (cfg0_prescale_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[step]: 23:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (8),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (8'h1)</pre>
<pre id="id167" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_cfg0_step (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (cfg0_step_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (cfg0_step_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.cfg0.step.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (cfg0_step_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[timer_v_lower0]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id194" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_timer_v_lower0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (timer_v_lower0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (timer_v_lower0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.timer_v_lower0.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.timer_v_lower0.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.timer_v_lower0.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (timer_v_lower0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[timer_v_upper0]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id221" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_timer_v_upper0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (timer_v_upper0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (timer_v_upper0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.timer_v_upper0.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.timer_v_upper0.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.timer_v_upper0.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (timer_v_upper0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[compare_lower0_0]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'hffffffff)</pre>
<pre id="id248" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_compare_lower0_0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (compare_lower0_0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (compare_lower0_0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.compare_lower0_0.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.compare_lower0_0.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (compare_lower0_0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[compare_upper0_0]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'hffffffff)</pre>
<pre id="id275" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_compare_upper0_0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (compare_upper0_0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (compare_upper0_0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.compare_upper0_0.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.compare_upper0_0.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (compare_upper0_0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg intr_enable0</pre>
<pre style="margin:0; padding:0 ">  // R[intr_enable0]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id304" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable0[0].q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg intr_state0</pre>
<pre style="margin:0; padding:0 ">  // R[intr_state0]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id333" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state0[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state0[0].d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state0[0].q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg intr_test0</pre>
<pre style="margin:0; padding:0 ">  // R[intr_test0]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id360" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test0_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test0[0].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test0[0].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[0] = (reg_addr == RV_TIMER_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[1] = (reg_addr == RV_TIMER_CFG0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[2] = (reg_addr == RV_TIMER_TIMER_V_LOWER0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[3] = (reg_addr == RV_TIMER_TIMER_V_UPPER0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[4] = (reg_addr == RV_TIMER_COMPARE_LOWER0_0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[5] = (reg_addr == RV_TIMER_COMPARE_UPPER0_0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[6] = (reg_addr == RV_TIMER_INTR_ENABLE0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[7] = (reg_addr == RV_TIMER_INTR_STATE0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[8] = (reg_addr == RV_TIMER_INTR_TEST0_OFFSET);</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[0] && reg_we && (RV_TIMER_PERMIT[0] != (RV_TIMER_PERMIT[0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[1] && reg_we && (RV_TIMER_PERMIT[1] != (RV_TIMER_PERMIT[1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[2] && reg_we && (RV_TIMER_PERMIT[2] != (RV_TIMER_PERMIT[2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[3] && reg_we && (RV_TIMER_PERMIT[3] != (RV_TIMER_PERMIT[3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[4] && reg_we && (RV_TIMER_PERMIT[4] != (RV_TIMER_PERMIT[4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[5] && reg_we && (RV_TIMER_PERMIT[5] != (RV_TIMER_PERMIT[5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[6] && reg_we && (RV_TIMER_PERMIT[6] != (RV_TIMER_PERMIT[6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[7] && reg_we && (RV_TIMER_PERMIT[7] != (RV_TIMER_PERMIT[7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[8] && reg_we && (RV_TIMER_PERMIT[8] != (RV_TIMER_PERMIT[8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg0_prescale_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg0_prescale_wd = reg_wdata[11:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg0_step_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cfg0_step_wd = reg_wdata[23:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign timer_v_lower0_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign timer_v_lower0_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign timer_v_upper0_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign timer_v_upper0_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign compare_lower0_0_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign compare_lower0_0_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign compare_upper0_0_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign compare_upper0_0_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state0_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test0_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = ctrl_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[11:0] = cfg0_prescale_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[23:16] = cfg0_step_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = timer_v_lower0_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = timer_v_upper0_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = compare_lower0_0_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = compare_upper0_0_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = intr_enable0_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = intr_state0_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    endcase</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_PULSE(wePulse, reg_we)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_PULSE(rePulse, reg_re)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">  // property by mistake</pre>
<pre style="margin:0; padding:0 ">  `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
