m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ram/simulation/modelsim
Etb_ram
Z1 w1447615178
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ram/tb_ram.vhd
Z6 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ram/tb_ram.vhd
l0
L5
V3<gdOBoR]L>B9:5<W8Pg_2
!s100 Ml7KnJ[PFVb526TE:TLX[2
Z7 OV;C;10.3c;59
31
Z8 !s110 1448750179
!i10b 1
Z9 !s108 1448750179.918000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ram/tb_ram.vhd|
Z11 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ram/tb_ram.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1
Atestbench
R2
R3
R4
DEx4 work 6 tb_ram 0 22 3<gdOBoR]L>B9:5<W8Pg_2
l36
L8
V_Q0U_=]9f93WRMJiIZNc03
!s100 G92^F<R5HdV]BXbbZ0kV>3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etop_ram
Z14 w1448750134
R2
R3
R4
R0
Z15 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ram/top_ram.vhd
Z16 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ram/top_ram.vhd
l0
L6
VhhgIR3MNzFINPYNPT]>:g1
!s100 ^bW7;:GgXST=P<OG;?hMm1
R7
31
R8
!i10b 1
Z17 !s108 1448750179.392000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ram/top_ram.vhd|
Z19 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ram/top_ram.vhd|
!i113 1
R12
R13
Artl
R2
R3
R4
DEx4 work 7 top_ram 0 22 hhgIR3MNzFINPYNPT]>:g1
l46
L23
V>KmmGl^g`IZE9P]IA`8Gz1
!s100 5FRJmS_LX=eSA6i4ReYnI3
R7
31
R8
!i10b 1
R17
R18
R19
!i113 1
R12
R13
