-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity convolution_filter is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_img_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    in_img_V_TVALID : IN STD_LOGIC;
    in_img_V_TREADY : OUT STD_LOGIC;
    out_img_V_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_img_V_TVALID : OUT STD_LOGIC;
    out_img_V_TREADY : IN STD_LOGIC;
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of convolution_filter is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "convolution_filter,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=41.666668,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.754188,HLS_SYN_LAT=310599,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=2744,HLS_SYN_LUT=6256}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv64_31 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110001";
    constant ap_const_lv64_32 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv19_4BD29 : STD_LOGIC_VECTOR (18 downto 0) := "1001011110100101001";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv19_283 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001010000011";
    constant ap_const_lv10_283 : STD_LOGIC_VECTOR (9 downto 0) := "1010000011";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv19_31 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000110001";
    constant ap_const_lv19_32 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000110010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal kernel_config_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal kernel_config_V_ce0 : STD_LOGIC;
    signal kernel_config_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_img_V_0_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal in_img_V_0_vld_in : STD_LOGIC;
    signal in_img_V_0_vld_out : STD_LOGIC;
    signal in_img_V_0_ack_in : STD_LOGIC;
    signal in_img_V_0_ack_out : STD_LOGIC;
    signal in_img_V_0_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal in_img_V_0_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal in_img_V_0_sel_rd : STD_LOGIC := '0';
    signal in_img_V_0_sel_wr : STD_LOGIC := '0';
    signal in_img_V_0_sel : STD_LOGIC;
    signal in_img_V_0_load_A : STD_LOGIC;
    signal in_img_V_0_load_B : STD_LOGIC;
    signal in_img_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal in_img_V_0_state_cmp_full : STD_LOGIC;
    signal out_img_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal out_img_V_1_vld_in : STD_LOGIC;
    signal out_img_V_1_vld_out : STD_LOGIC;
    signal out_img_V_1_ack_in : STD_LOGIC;
    signal out_img_V_1_ack_out : STD_LOGIC;
    signal out_img_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal out_img_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal out_img_V_1_sel_rd : STD_LOGIC := '0';
    signal out_img_V_1_sel_wr : STD_LOGIC := '0';
    signal out_img_V_1_sel : STD_LOGIC;
    signal out_img_V_1_load_A : STD_LOGIC;
    signal out_img_V_1_load_B : STD_LOGIC;
    signal out_img_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_img_V_1_state_cmp_full : STD_LOGIC;
    signal window_V_0_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_1_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_2_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_3_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_4_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_5_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_6_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_sum_V : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    signal kernel_off_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_0_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_0_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_0_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_0_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_1_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_1_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_1_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_1_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_1_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_2_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_2_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_2_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_2_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_2_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_3_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_3_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_3_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_3_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_3_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_4_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_4_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_4_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_4_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_4_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_5_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_5_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_5_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_5_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_5_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_6_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_6_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_6_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_6_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal window_V_6_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal line_buffer_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_0_ce0 : STD_LOGIC;
    signal line_buffer_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_0_ce1 : STD_LOGIC;
    signal line_buffer_V_0_we1 : STD_LOGIC;
    signal line_buffer_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_1_ce0 : STD_LOGIC;
    signal line_buffer_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_1_ce1 : STD_LOGIC;
    signal line_buffer_V_1_we1 : STD_LOGIC;
    signal line_buffer_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_2_ce0 : STD_LOGIC;
    signal line_buffer_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_2_ce1 : STD_LOGIC;
    signal line_buffer_V_2_we1 : STD_LOGIC;
    signal line_buffer_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_3_ce0 : STD_LOGIC;
    signal line_buffer_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_3_ce1 : STD_LOGIC;
    signal line_buffer_V_3_we1 : STD_LOGIC;
    signal line_buffer_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_4_ce0 : STD_LOGIC;
    signal line_buffer_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_4_ce1 : STD_LOGIC;
    signal line_buffer_V_4_we1 : STD_LOGIC;
    signal line_buffer_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_5_ce0 : STD_LOGIC;
    signal line_buffer_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_5_ce1 : STD_LOGIC;
    signal line_buffer_V_5_we1 : STD_LOGIC;
    signal kernel_V_0_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_0_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_0_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_0_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_0_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_0_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_1_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_1_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_1_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_1_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_1_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_1_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_1_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_2_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_2_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_2_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_2_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_2_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_2_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_2_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_3_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_3_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_3_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_3_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_3_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_3_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_3_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_4_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_4_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_4_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_4_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_4_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_4_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_4_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_5_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_5_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_5_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_5_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_5_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_5_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_5_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_6_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_6_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_6_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_6_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_6_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_6_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_V_6_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal in_img_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_flatten_reg_3271 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_3359 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_img_V_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal or_cond1_reg_3363 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal or_cond1_reg_3363_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_483 : STD_LOGIC_VECTOR (18 downto 0);
    signal iteration_reg_494 : STD_LOGIC_VECTOR (18 downto 0);
    signal row_reg_505 : STD_LOGIC_VECTOR (8 downto 0);
    signal iteration_1_reg_516 : STD_LOGIC_VECTOR (18 downto 0);
    signal col_reg_527 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond_flatten_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op295_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_io : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_flatten_next_fu_617_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal col_mid2_fu_643_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_mid2_reg_3280 : STD_LOGIC_VECTOR (9 downto 0);
    signal iteration_mid2_fu_697_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal row_mid2_fu_705_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_8_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_3295 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_3299 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_3303 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_770_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_65_reg_3312 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_774_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_reg_3316 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_11_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_3320 : STD_LOGIC_VECTOR (0 downto 0);
    signal line_buffer_V_0_addr_reg_3324 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_1_addr_reg_3330 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_2_addr_reg_3336 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_3_addr_reg_3342 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buffer_V_4_addr_reg_3348 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_3363_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_828_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal col_1_fu_834_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal in_temp_V_1_load_reg_3377 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_5_6_loc_1_l_reg_3383 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_4_6_loc_1_l_reg_3389 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_3_6_loc_1_l_reg_3395 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_2_6_loc_1_l_reg_3401 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_1_6_loc_1_l_reg_3407 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_0_6_loc_1_l_reg_3413 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter23_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter26_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_off_V_load_reg_3419_pp0_iter27_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_fu_3185_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter1_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal tmp_2_fu_765_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_800_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_1239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_1_fu_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_i_1_fu_757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_1_fu_306 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_778_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_temp_V_1_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_5_6_loc_1_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_4_6_loc_1_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_3_6_loc_1_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_2_6_loc_1_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_1_6_loc_1_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_V_0_6_loc_1_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal exitcond_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_623_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal row_s_fu_651_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_mid1_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_mid1_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal iteration_1_mid2_fu_635_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_9_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_743_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_j_1_fu_749_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_mid2_fu_669_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_mid2_fu_689_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_s_fu_1632_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_s_fu_1632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_1_fu_1654_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_1_fu_1654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_2_fu_1676_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_2_fu_1676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_3_fu_1698_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_3_fu_1698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_4_fu_1720_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_4_fu_1720_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_5_fu_1741_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_5_fu_1741_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_6_fu_1763_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_0_6_fu_1763_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_fu_1785_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_fu_1785_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_1_fu_1807_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_1_fu_1807_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_2_fu_1829_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_2_fu_1829_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_3_fu_1851_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_3_fu_1851_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_4_fu_1873_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_4_fu_1873_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_5_fu_1894_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_5_fu_1894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_6_fu_1916_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_1_6_fu_1916_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_fu_1938_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_fu_1938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_fu_1960_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_1_fu_1960_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_fu_1982_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_2_fu_1982_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_3_fu_2004_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_3_fu_2004_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_4_fu_2026_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_4_fu_2026_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_5_fu_2047_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_5_fu_2047_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_6_fu_2069_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_2_6_fu_2069_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_fu_2091_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_fu_2091_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_1_fu_2113_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_1_fu_2113_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_2_fu_2135_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_2_fu_2135_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_3_fu_2157_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_3_fu_2157_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_4_fu_2179_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_4_fu_2179_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_5_fu_2200_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_5_fu_2200_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_6_fu_2222_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_3_6_fu_2222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_fu_2244_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_fu_2244_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_1_fu_2266_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_1_fu_2266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_2_fu_2288_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_2_fu_2288_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_3_fu_2310_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_3_fu_2310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_4_fu_2332_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_4_fu_2332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_5_fu_2353_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_5_fu_2353_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_6_fu_2375_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_4_6_fu_2375_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_fu_2397_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_5_fu_2397_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_1_fu_2419_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_5_1_fu_2419_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_2_fu_2441_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_5_2_fu_2441_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_3_fu_2463_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_5_3_fu_2463_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_4_fu_2485_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_5_4_fu_2485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_5_fu_2506_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_5_5_fu_2506_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_6_fu_2528_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_5_6_fu_2528_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_fu_2550_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_6_fu_2550_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_1_fu_2572_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_6_1_fu_2572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_2_fu_2594_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_6_2_fu_2594_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_3_fu_2616_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_6_3_fu_2616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_4_fu_2638_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_6_4_fu_2638_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_5_fu_2659_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_6_5_fu_2659_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_6_fu_2681_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_6_6_fu_2681_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_0_2_cast_fu_1682_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_0_1_cast_fu_1660_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp5_fu_2691_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_381_cast_fu_1638_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp5_cast_fu_2697_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp4_fu_2701_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_0_5_cast_fu_1747_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_0_4_cast_fu_1726_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp7_fu_2711_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_0_3_cast_fu_1704_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp7_cast_fu_2717_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_fu_2721_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp4_cast_fu_2707_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp6_cast_fu_2727_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp3_fu_2731_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_38_1_1_cast_fu_1813_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_1_cast_fu_1791_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_2741_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_0_6_cast_fu_1769_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp10_cast_fu_2747_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp9_fu_2751_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_1_4_cast_fu_1879_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_1_3_cast_fu_1857_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp10_fu_2761_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_1_2_cast_fu_1835_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp12_cast_fu_2767_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp11_fu_2771_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp9_cast_fu_2757_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp11_cast_fu_2777_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp8_fu_2781_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp3_cast_fu_2737_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp8_cast_fu_2787_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp2_fu_2791_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_38_2_cast_fu_1944_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_1_6_cast_fu_1922_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp12_fu_2801_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_1_5_cast_fu_1900_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp16_cast_fu_2807_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp15_fu_2811_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_2_3_cast_fu_2010_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_2_2_cast_fu_1988_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp16_fu_2821_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_2_1_cast_fu_1966_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp18_cast_fu_2827_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp17_fu_2831_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp15_cast_fu_2817_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp17_cast_fu_2837_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp14_fu_2841_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_38_2_6_cast_fu_2075_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_2_5_cast_fu_2053_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp18_fu_2851_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_2_4_cast_fu_2032_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp21_cast_fu_2857_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp20_fu_2861_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_3_2_cast_fu_2141_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_3_1_cast_fu_2119_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp21_fu_2871_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_3_cast_fu_2097_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp23_cast_fu_2877_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp22_fu_2881_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp20_cast_fu_2867_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp22_cast_fu_2887_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp19_fu_2891_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp14_cast_fu_2847_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp19_cast_fu_2897_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp13_fu_2901_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp2_cast_fu_2797_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp13_cast_fu_2907_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp1_fu_2911_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_38_3_5_cast_fu_2206_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_3_4_cast_fu_2185_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp23_fu_2921_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_3_3_cast_fu_2163_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp28_cast_fu_2927_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp27_fu_2931_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_4_1_cast_fu_2272_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_4_cast_fu_2250_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp28_fu_2941_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_3_6_cast_fu_2228_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp30_cast_fu_2947_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp29_fu_2951_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp27_cast_fu_2937_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp29_cast_fu_2957_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp26_fu_2961_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_38_4_4_cast_fu_2338_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_4_3_cast_fu_2316_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp30_fu_2971_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_4_2_cast_fu_2294_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp33_cast_fu_2977_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp32_fu_2981_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_5_cast_fu_2403_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_4_6_cast_fu_2381_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp33_fu_2991_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_4_5_cast_fu_2359_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp35_cast_fu_2997_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp34_fu_3001_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp32_cast_fu_2987_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp34_cast_fu_3007_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp31_fu_3011_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp26_cast_fu_2967_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp31_cast_fu_3017_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp25_fu_3021_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_38_5_3_cast_fu_2469_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_5_2_cast_fu_2447_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp35_fu_3031_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_5_1_cast_fu_2425_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp39_cast_fu_3037_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp38_fu_3041_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_5_6_cast_fu_2534_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_5_5_cast_fu_2512_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp39_fu_3051_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_5_4_cast_fu_2491_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp41_cast_fu_3057_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp40_fu_3061_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp38_cast_fu_3047_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp40_cast_fu_3067_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp37_fu_3071_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_38_6_2_cast_fu_2600_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_6_1_cast_fu_2578_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp41_fu_3081_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_6_cast_fu_2556_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp44_cast_fu_3087_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp43_fu_3091_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_6_4_cast_fu_2644_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_6_3_cast_fu_2622_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp44_fu_3101_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_6_6_cast_fu_2687_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_6_5_cast_fu_2665_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp46_fu_3111_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp46_cast_fu_3107_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp47_cast_fu_3117_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp45_fu_3121_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp43_cast_fu_3097_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp45_cast_fu_3127_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp42_fu_3131_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp37_cast_fu_3077_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp42_cast_fu_3137_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp36_fu_3141_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp25_cast_fu_3027_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp36_cast_fu_3147_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp24_fu_3151_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp1_cast_fu_2917_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp24_cast_fu_3157_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal out_temp_V_6_6_fu_3161_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_3175_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_3175_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_3181_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3175_ce : STD_LOGIC;
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal r_V_2_0_1_fu_1654_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_2_fu_1676_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_3_fu_1698_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_4_fu_1720_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_5_fu_1741_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_0_6_fu_1763_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_1_fu_1807_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_2_fu_1829_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_3_fu_1851_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_4_fu_1873_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_5_fu_1894_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_6_fu_1916_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_fu_1785_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_1_fu_1960_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_2_fu_1982_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_3_fu_2004_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_4_fu_2026_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_5_fu_2047_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_6_fu_2069_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_2_fu_1938_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_1_fu_2113_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_2_fu_2135_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_3_fu_2157_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_4_fu_2179_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_5_fu_2200_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_6_fu_2222_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_fu_2091_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_1_fu_2266_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_2_fu_2288_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_3_fu_2310_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_4_fu_2332_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_5_fu_2353_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_6_fu_2375_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_4_fu_2244_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_1_fu_2419_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_2_fu_2441_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_3_fu_2463_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_4_fu_2485_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_5_fu_2506_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_6_fu_2528_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_5_fu_2397_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_1_fu_2572_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_2_fu_2594_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_3_fu_2616_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_4_fu_2638_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_5_fu_2659_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_6_fu_2681_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_6_fu_2550_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_s_fu_1632_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_2536 : BOOLEAN;
    signal ap_condition_2534 : BOOLEAN;

    component convolution_filtehbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component convolution_filteibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (22 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component convolution_filtebkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component convolution_filter_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        kernel_config_V_address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        kernel_config_V_ce0 : IN STD_LOGIC;
        kernel_config_V_q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    line_buffer_V_0_U : component convolution_filtebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_0_address0,
        ce0 => line_buffer_V_0_ce0,
        q0 => line_buffer_V_0_q0,
        address1 => line_buffer_V_0_addr_reg_3324,
        ce1 => line_buffer_V_0_ce1,
        we1 => line_buffer_V_0_we1,
        d1 => line_buffer_V_1_q0);

    line_buffer_V_1_U : component convolution_filtebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_1_address0,
        ce0 => line_buffer_V_1_ce0,
        q0 => line_buffer_V_1_q0,
        address1 => line_buffer_V_1_addr_reg_3330,
        ce1 => line_buffer_V_1_ce1,
        we1 => line_buffer_V_1_we1,
        d1 => line_buffer_V_2_q0);

    line_buffer_V_2_U : component convolution_filtebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_2_address0,
        ce0 => line_buffer_V_2_ce0,
        q0 => line_buffer_V_2_q0,
        address1 => line_buffer_V_2_addr_reg_3336,
        ce1 => line_buffer_V_2_ce1,
        we1 => line_buffer_V_2_we1,
        d1 => line_buffer_V_3_q0);

    line_buffer_V_3_U : component convolution_filtebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_3_address0,
        ce0 => line_buffer_V_3_ce0,
        q0 => line_buffer_V_3_q0,
        address1 => line_buffer_V_3_addr_reg_3342,
        ce1 => line_buffer_V_3_ce1,
        we1 => line_buffer_V_3_we1,
        d1 => line_buffer_V_4_q0);

    line_buffer_V_4_U : component convolution_filtebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_4_address0,
        ce0 => line_buffer_V_4_ce0,
        q0 => line_buffer_V_4_q0,
        address1 => line_buffer_V_4_addr_reg_3348,
        ce1 => line_buffer_V_4_ce1,
        we1 => line_buffer_V_4_we1,
        d1 => line_buffer_V_5_q0);

    line_buffer_V_5_U : component convolution_filtebkb
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buffer_V_5_address0,
        ce0 => line_buffer_V_5_ce0,
        q0 => line_buffer_V_5_q0,
        address1 => line_buffer_V_5_address1,
        ce1 => line_buffer_V_5_ce1,
        we1 => line_buffer_V_5_we1,
        d1 => in_img_V_0_data_out);

    convolution_filter_AXILiteS_s_axi_U : component convolution_filter_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        kernel_config_V_address0 => kernel_config_V_address0,
        kernel_config_V_ce0 => kernel_config_V_ce0,
        kernel_config_V_q0 => kernel_config_V_q0);

    convolution_filtehbi_U1 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_0_0,
        din1 => r_V_s_fu_1632_p1,
        dout => r_V_s_fu_1632_p2);

    convolution_filtehbi_U2 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_0_1,
        din1 => r_V_2_0_1_fu_1654_p1,
        dout => r_V_2_0_1_fu_1654_p2);

    convolution_filtehbi_U3 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_0_2,
        din1 => r_V_2_0_2_fu_1676_p1,
        dout => r_V_2_0_2_fu_1676_p2);

    convolution_filtehbi_U4 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_0_3,
        din1 => r_V_2_0_3_fu_1698_p1,
        dout => r_V_2_0_3_fu_1698_p2);

    convolution_filtehbi_U5 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_0_4,
        din1 => r_V_2_0_4_fu_1720_p1,
        dout => r_V_2_0_4_fu_1720_p2);

    convolution_filtehbi_U6 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_0_5,
        din1 => r_V_2_0_5_fu_1741_p1,
        dout => r_V_2_0_5_fu_1741_p2);

    convolution_filtehbi_U7 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_0_6,
        din1 => r_V_2_0_6_fu_1763_p1,
        dout => r_V_2_0_6_fu_1763_p2);

    convolution_filtehbi_U8 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_1_0,
        din1 => r_V_2_1_fu_1785_p1,
        dout => r_V_2_1_fu_1785_p2);

    convolution_filtehbi_U9 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_1_1,
        din1 => r_V_2_1_1_fu_1807_p1,
        dout => r_V_2_1_1_fu_1807_p2);

    convolution_filtehbi_U10 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_1_2,
        din1 => r_V_2_1_2_fu_1829_p1,
        dout => r_V_2_1_2_fu_1829_p2);

    convolution_filtehbi_U11 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_1_3,
        din1 => r_V_2_1_3_fu_1851_p1,
        dout => r_V_2_1_3_fu_1851_p2);

    convolution_filtehbi_U12 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_1_4,
        din1 => r_V_2_1_4_fu_1873_p1,
        dout => r_V_2_1_4_fu_1873_p2);

    convolution_filtehbi_U13 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_1_5,
        din1 => r_V_2_1_5_fu_1894_p1,
        dout => r_V_2_1_5_fu_1894_p2);

    convolution_filtehbi_U14 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_1_6,
        din1 => r_V_2_1_6_fu_1916_p1,
        dout => r_V_2_1_6_fu_1916_p2);

    convolution_filtehbi_U15 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_2_0,
        din1 => r_V_2_2_fu_1938_p1,
        dout => r_V_2_2_fu_1938_p2);

    convolution_filtehbi_U16 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_2_1,
        din1 => r_V_2_2_1_fu_1960_p1,
        dout => r_V_2_2_1_fu_1960_p2);

    convolution_filtehbi_U17 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_2_2,
        din1 => r_V_2_2_2_fu_1982_p1,
        dout => r_V_2_2_2_fu_1982_p2);

    convolution_filtehbi_U18 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_2_3,
        din1 => r_V_2_2_3_fu_2004_p1,
        dout => r_V_2_2_3_fu_2004_p2);

    convolution_filtehbi_U19 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_2_4,
        din1 => r_V_2_2_4_fu_2026_p1,
        dout => r_V_2_2_4_fu_2026_p2);

    convolution_filtehbi_U20 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_2_5,
        din1 => r_V_2_2_5_fu_2047_p1,
        dout => r_V_2_2_5_fu_2047_p2);

    convolution_filtehbi_U21 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_2_6,
        din1 => r_V_2_2_6_fu_2069_p1,
        dout => r_V_2_2_6_fu_2069_p2);

    convolution_filtehbi_U22 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_3_0,
        din1 => r_V_2_3_fu_2091_p1,
        dout => r_V_2_3_fu_2091_p2);

    convolution_filtehbi_U23 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_3_1,
        din1 => r_V_2_3_1_fu_2113_p1,
        dout => r_V_2_3_1_fu_2113_p2);

    convolution_filtehbi_U24 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_3_2,
        din1 => r_V_2_3_2_fu_2135_p1,
        dout => r_V_2_3_2_fu_2135_p2);

    convolution_filtehbi_U25 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_3_3,
        din1 => r_V_2_3_3_fu_2157_p1,
        dout => r_V_2_3_3_fu_2157_p2);

    convolution_filtehbi_U26 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_3_4,
        din1 => r_V_2_3_4_fu_2179_p1,
        dout => r_V_2_3_4_fu_2179_p2);

    convolution_filtehbi_U27 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_3_5,
        din1 => r_V_2_3_5_fu_2200_p1,
        dout => r_V_2_3_5_fu_2200_p2);

    convolution_filtehbi_U28 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_3_6,
        din1 => r_V_2_3_6_fu_2222_p1,
        dout => r_V_2_3_6_fu_2222_p2);

    convolution_filtehbi_U29 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_4_0,
        din1 => r_V_2_4_fu_2244_p1,
        dout => r_V_2_4_fu_2244_p2);

    convolution_filtehbi_U30 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_4_1,
        din1 => r_V_2_4_1_fu_2266_p1,
        dout => r_V_2_4_1_fu_2266_p2);

    convolution_filtehbi_U31 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_4_2,
        din1 => r_V_2_4_2_fu_2288_p1,
        dout => r_V_2_4_2_fu_2288_p2);

    convolution_filtehbi_U32 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_4_3,
        din1 => r_V_2_4_3_fu_2310_p1,
        dout => r_V_2_4_3_fu_2310_p2);

    convolution_filtehbi_U33 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_4_4,
        din1 => r_V_2_4_4_fu_2332_p1,
        dout => r_V_2_4_4_fu_2332_p2);

    convolution_filtehbi_U34 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_4_5,
        din1 => r_V_2_4_5_fu_2353_p1,
        dout => r_V_2_4_5_fu_2353_p2);

    convolution_filtehbi_U35 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_4_6,
        din1 => r_V_2_4_6_fu_2375_p1,
        dout => r_V_2_4_6_fu_2375_p2);

    convolution_filtehbi_U36 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_5_0,
        din1 => r_V_2_5_fu_2397_p1,
        dout => r_V_2_5_fu_2397_p2);

    convolution_filtehbi_U37 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_5_1,
        din1 => r_V_2_5_1_fu_2419_p1,
        dout => r_V_2_5_1_fu_2419_p2);

    convolution_filtehbi_U38 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_5_2,
        din1 => r_V_2_5_2_fu_2441_p1,
        dout => r_V_2_5_2_fu_2441_p2);

    convolution_filtehbi_U39 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_5_3,
        din1 => r_V_2_5_3_fu_2463_p1,
        dout => r_V_2_5_3_fu_2463_p2);

    convolution_filtehbi_U40 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_5_4,
        din1 => r_V_2_5_4_fu_2485_p1,
        dout => r_V_2_5_4_fu_2485_p2);

    convolution_filtehbi_U41 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_5_5,
        din1 => r_V_2_5_5_fu_2506_p1,
        dout => r_V_2_5_5_fu_2506_p2);

    convolution_filtehbi_U42 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_5_6,
        din1 => r_V_2_5_6_fu_2528_p1,
        dout => r_V_2_5_6_fu_2528_p2);

    convolution_filtehbi_U43 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_6_0,
        din1 => r_V_2_6_fu_2550_p1,
        dout => r_V_2_6_fu_2550_p2);

    convolution_filtehbi_U44 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_6_1,
        din1 => r_V_2_6_1_fu_2572_p1,
        dout => r_V_2_6_1_fu_2572_p2);

    convolution_filtehbi_U45 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_6_2,
        din1 => r_V_2_6_2_fu_2594_p1,
        dout => r_V_2_6_2_fu_2594_p2);

    convolution_filtehbi_U46 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_6_3,
        din1 => r_V_2_6_3_fu_2616_p1,
        dout => r_V_2_6_3_fu_2616_p2);

    convolution_filtehbi_U47 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_6_4,
        din1 => r_V_2_6_4_fu_2638_p1,
        dout => r_V_2_6_4_fu_2638_p2);

    convolution_filtehbi_U48 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_6_5,
        din1 => r_V_2_6_5_fu_2659_p1,
        dout => r_V_2_6_5_fu_2659_p2);

    convolution_filtehbi_U49 : component convolution_filtehbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => kernel_V_6_6,
        din1 => r_V_2_6_6_fu_2681_p1,
        dout => r_V_2_6_6_fu_2681_p2);

    convolution_filteibs_U50 : component convolution_filteibs
    generic map (
        ID => 1,
        NUM_STAGE => 27,
        din0_WIDTH => 23,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3175_p0,
        din1 => kernel_sum_V,
        ce => grp_fu_3175_ce,
        dout => grp_fu_3175_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_flatten_fu_611_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state3)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    in_img_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_img_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((in_img_V_0_ack_out = ap_const_logic_1) and (in_img_V_0_vld_out = ap_const_logic_1))) then 
                                        in_img_V_0_sel_rd <= not(in_img_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    in_img_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_img_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((in_img_V_0_ack_in = ap_const_logic_1) and (in_img_V_0_vld_in = ap_const_logic_1))) then 
                                        in_img_V_0_sel_wr <= not(in_img_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    in_img_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_img_V_0_state <= ap_const_lv2_0;
            else
                if ((((in_img_V_0_state = ap_const_lv2_2) and (in_img_V_0_vld_in = ap_const_logic_0)) or ((in_img_V_0_state = ap_const_lv2_3) and (in_img_V_0_vld_in = ap_const_logic_0) and (in_img_V_0_ack_out = ap_const_logic_1)))) then 
                    in_img_V_0_state <= ap_const_lv2_2;
                elsif ((((in_img_V_0_state = ap_const_lv2_1) and (in_img_V_0_ack_out = ap_const_logic_0)) or ((in_img_V_0_state = ap_const_lv2_3) and (in_img_V_0_ack_out = ap_const_logic_0) and (in_img_V_0_vld_in = ap_const_logic_1)))) then 
                    in_img_V_0_state <= ap_const_lv2_1;
                elsif (((not(((in_img_V_0_vld_in = ap_const_logic_0) and (in_img_V_0_ack_out = ap_const_logic_1))) and not(((in_img_V_0_ack_out = ap_const_logic_0) and (in_img_V_0_vld_in = ap_const_logic_1))) and (in_img_V_0_state = ap_const_lv2_3)) or ((in_img_V_0_state = ap_const_lv2_1) and (in_img_V_0_ack_out = ap_const_logic_1)) or ((in_img_V_0_state = ap_const_lv2_2) and (in_img_V_0_vld_in = ap_const_logic_1)))) then 
                    in_img_V_0_state <= ap_const_lv2_3;
                else 
                    in_img_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_img_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_img_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((out_img_V_1_ack_out = ap_const_logic_1) and (out_img_V_1_vld_out = ap_const_logic_1))) then 
                                        out_img_V_1_sel_rd <= not(out_img_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_img_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_img_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((out_img_V_1_ack_in = ap_const_logic_1) and (out_img_V_1_vld_in = ap_const_logic_1))) then 
                                        out_img_V_1_sel_wr <= not(out_img_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    out_img_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_img_V_1_state <= ap_const_lv2_0;
            else
                if ((((out_img_V_1_state = ap_const_lv2_2) and (out_img_V_1_vld_in = ap_const_logic_0)) or ((out_img_V_1_state = ap_const_lv2_3) and (out_img_V_1_vld_in = ap_const_logic_0) and (out_img_V_1_ack_out = ap_const_logic_1)))) then 
                    out_img_V_1_state <= ap_const_lv2_2;
                elsif ((((out_img_V_1_state = ap_const_lv2_1) and (out_img_V_1_ack_out = ap_const_logic_0)) or ((out_img_V_1_state = ap_const_lv2_3) and (out_img_V_1_ack_out = ap_const_logic_0) and (out_img_V_1_vld_in = ap_const_logic_1)))) then 
                    out_img_V_1_state <= ap_const_lv2_1;
                elsif (((not(((out_img_V_1_vld_in = ap_const_logic_0) and (out_img_V_1_ack_out = ap_const_logic_1))) and not(((out_img_V_1_ack_out = ap_const_logic_0) and (out_img_V_1_vld_in = ap_const_logic_1))) and (out_img_V_1_state = ap_const_lv2_3)) or ((out_img_V_1_state = ap_const_lv2_1) and (out_img_V_1_ack_out = ap_const_logic_1)) or ((out_img_V_1_state = ap_const_lv2_2) and (out_img_V_1_vld_in = ap_const_logic_1)))) then 
                    out_img_V_1_state <= ap_const_lv2_3;
                else 
                    out_img_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    col_reg_527_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                col_reg_527 <= col_1_fu_834_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_reg_527 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    i_1_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_fu_713_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_1_fu_302 <= tmp_7_i_1_fu_757_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_1_fu_302 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    in_temp_V_1_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op295_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                in_temp_V_1_fu_310 <= in_img_V_0_data_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                in_temp_V_1_fu_310 <= window_V_6_6;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_483_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_483 <= indvar_flatten_next_fu_617_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_483 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    iteration_1_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                iteration_1_reg_516 <= tmp_36_fu_828_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                iteration_1_reg_516 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    iteration_reg_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                iteration_reg_494 <= iteration_mid2_fu_697_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                iteration_reg_494 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    j_1_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_fu_713_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_1_fu_306 <= tmp_10_fu_778_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_1_fu_306 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    row_reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                row_reg_505 <= row_mid2_fu_705_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_reg_505 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    window_V_0_6_loc_1_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                window_V_0_6_loc_1_fu_334 <= line_buffer_V_0_q0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_V_0_6_loc_1_fu_334 <= window_V_0_6;
            end if; 
        end if;
    end process;

    window_V_1_6_loc_1_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                window_V_1_6_loc_1_fu_330 <= line_buffer_V_1_q0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_V_1_6_loc_1_fu_330 <= window_V_1_6;
            end if; 
        end if;
    end process;

    window_V_2_6_loc_1_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                window_V_2_6_loc_1_fu_326 <= line_buffer_V_2_q0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_V_2_6_loc_1_fu_326 <= window_V_2_6;
            end if; 
        end if;
    end process;

    window_V_3_6_loc_1_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                window_V_3_6_loc_1_fu_322 <= line_buffer_V_3_q0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_V_3_6_loc_1_fu_322 <= window_V_3_6;
            end if; 
        end if;
    end process;

    window_V_4_6_loc_1_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                window_V_4_6_loc_1_fu_318 <= line_buffer_V_4_q0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_V_4_6_loc_1_fu_318 <= window_V_4_6;
            end if; 
        end if;
    end process;

    window_V_5_6_loc_1_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                window_V_5_6_loc_1_fu_314 <= line_buffer_V_5_q0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                window_V_5_6_loc_1_fu_314 <= window_V_5_6;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                col_mid2_reg_3280 <= col_mid2_fu_643_p3;
                or_cond1_reg_3363 <= or_cond1_fu_822_p2;
                or_cond_reg_3359 <= or_cond_fu_810_p2;
                tmp_11_reg_3320 <= tmp_11_fu_794_p2;
                tmp_8_reg_3295 <= tmp_8_fu_713_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_3271 <= exitcond_flatten_fu_611_p2;
                in_temp_V_1_load_reg_3377 <= in_temp_V_1_fu_310;
                or_cond1_reg_3363_pp0_iter1_reg <= or_cond1_reg_3363;
                window_V_0_6_loc_1_l_reg_3413 <= window_V_0_6_loc_1_fu_334;
                window_V_1_6_loc_1_l_reg_3407 <= window_V_1_6_loc_1_fu_330;
                window_V_2_6_loc_1_l_reg_3401 <= window_V_2_6_loc_1_fu_326;
                window_V_3_6_loc_1_l_reg_3395 <= window_V_3_6_loc_1_fu_322;
                window_V_4_6_loc_1_l_reg_3389 <= window_V_4_6_loc_1_fu_318;
                window_V_5_6_loc_1_l_reg_3383 <= window_V_5_6_loc_1_fu_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((in_img_V_0_load_A = ap_const_logic_1)) then
                in_img_V_0_payload_A <= in_img_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((in_img_V_0_load_B = ap_const_logic_1)) then
                in_img_V_0_payload_B <= in_img_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_0) and (tmp_65_reg_3312 = ap_const_lv3_0) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_0_0 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_1) and (tmp_65_reg_3312 = ap_const_lv3_0) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_0_1 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_2) and (tmp_65_reg_3312 = ap_const_lv3_0) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_0_2 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_3) and (tmp_65_reg_3312 = ap_const_lv3_0) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_0_3 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_4) and (tmp_65_reg_3312 = ap_const_lv3_0) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_0_4 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_5) and (tmp_65_reg_3312 = ap_const_lv3_0) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_0_5 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_7) and (tmp_65_reg_3312 = ap_const_lv3_0) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_6) and (tmp_65_reg_3312 = ap_const_lv3_0) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_0_6 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_0) and (tmp_65_reg_3312 = ap_const_lv3_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_1_0 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_1) and (tmp_65_reg_3312 = ap_const_lv3_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_1_1 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_2) and (tmp_65_reg_3312 = ap_const_lv3_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_1_2 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_3) and (tmp_65_reg_3312 = ap_const_lv3_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_1_3 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_4) and (tmp_65_reg_3312 = ap_const_lv3_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_1_4 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_5) and (tmp_65_reg_3312 = ap_const_lv3_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_1_5 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_7) and (tmp_65_reg_3312 = ap_const_lv3_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_6) and (tmp_65_reg_3312 = ap_const_lv3_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_1_6 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_0) and (tmp_65_reg_3312 = ap_const_lv3_2) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_2_0 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_1) and (tmp_65_reg_3312 = ap_const_lv3_2) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_2_1 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_2) and (tmp_65_reg_3312 = ap_const_lv3_2) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_2_2 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_3) and (tmp_65_reg_3312 = ap_const_lv3_2) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_2_3 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_4) and (tmp_65_reg_3312 = ap_const_lv3_2) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_2_4 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_5) and (tmp_65_reg_3312 = ap_const_lv3_2) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_2_5 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_7) and (tmp_65_reg_3312 = ap_const_lv3_2) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_6) and (tmp_65_reg_3312 = ap_const_lv3_2) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_2_6 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_0) and (tmp_65_reg_3312 = ap_const_lv3_3) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_3_0 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_1) and (tmp_65_reg_3312 = ap_const_lv3_3) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_3_1 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_2) and (tmp_65_reg_3312 = ap_const_lv3_3) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_3_2 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_3) and (tmp_65_reg_3312 = ap_const_lv3_3) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_3_3 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_4) and (tmp_65_reg_3312 = ap_const_lv3_3) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_3_4 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_5) and (tmp_65_reg_3312 = ap_const_lv3_3) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_3_5 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_7) and (tmp_65_reg_3312 = ap_const_lv3_3) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_6) and (tmp_65_reg_3312 = ap_const_lv3_3) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_3_6 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_0) and (tmp_65_reg_3312 = ap_const_lv3_4) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_4_0 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_1) and (tmp_65_reg_3312 = ap_const_lv3_4) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_4_1 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_2) and (tmp_65_reg_3312 = ap_const_lv3_4) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_4_2 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_3) and (tmp_65_reg_3312 = ap_const_lv3_4) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_4_3 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_4) and (tmp_65_reg_3312 = ap_const_lv3_4) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_4_4 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_5) and (tmp_65_reg_3312 = ap_const_lv3_4) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_4_5 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_7) and (tmp_65_reg_3312 = ap_const_lv3_4) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_6) and (tmp_65_reg_3312 = ap_const_lv3_4) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_4_6 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_0) and (tmp_65_reg_3312 = ap_const_lv3_5) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_5_0 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_1) and (tmp_65_reg_3312 = ap_const_lv3_5) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_5_1 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_2) and (tmp_65_reg_3312 = ap_const_lv3_5) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_5_2 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_3) and (tmp_65_reg_3312 = ap_const_lv3_5) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_5_3 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_4) and (tmp_65_reg_3312 = ap_const_lv3_5) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_5_4 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_5) and (tmp_65_reg_3312 = ap_const_lv3_5) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_V_5_5 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_7) and (tmp_65_reg_3312 = ap_const_lv3_5) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_6) and (tmp_65_reg_3312 = ap_const_lv3_5) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_5_6 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_0) and (tmp_65_reg_3312 = ap_const_lv3_7) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_0) and (tmp_65_reg_3312 = ap_const_lv3_6) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_6_0 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_1) and (tmp_65_reg_3312 = ap_const_lv3_7) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_1) and (tmp_65_reg_3312 = ap_const_lv3_6) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_6_1 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_2) and (tmp_65_reg_3312 = ap_const_lv3_7) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_2) and (tmp_65_reg_3312 = ap_const_lv3_6) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_6_2 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_3) and (tmp_65_reg_3312 = ap_const_lv3_7) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_3) and (tmp_65_reg_3312 = ap_const_lv3_6) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_6_3 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_4) and (tmp_65_reg_3312 = ap_const_lv3_7) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_4) and (tmp_65_reg_3312 = ap_const_lv3_6) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_6_4 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_5) and (tmp_65_reg_3312 = ap_const_lv3_7) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_5) and (tmp_65_reg_3312 = ap_const_lv3_6) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_6_5 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_7) and (tmp_65_reg_3312 = ap_const_lv3_7) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_7) and (tmp_65_reg_3312 = ap_const_lv3_6) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_6) and (tmp_65_reg_3312 = ap_const_lv3_7) and (exitcond_flatten_reg_3271 = ap_const_lv1_0)) or ((tmp_8_reg_3295 = ap_const_lv1_1) and (tmp_66_reg_3316 = ap_const_lv3_6) and (tmp_65_reg_3312 = ap_const_lv3_6) and (exitcond_flatten_reg_3271 = ap_const_lv1_0))))) then
                kernel_V_6_6 <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_reg_3303 = ap_const_lv1_1) and (tmp_s_reg_3299 = ap_const_lv1_0) and (tmp_8_reg_3295 = ap_const_lv1_0) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_off_V <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond1_reg_3363_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                kernel_off_V_load_reg_3419 <= kernel_off_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                kernel_off_V_load_reg_3419_pp0_iter10_reg <= kernel_off_V_load_reg_3419_pp0_iter9_reg;
                kernel_off_V_load_reg_3419_pp0_iter11_reg <= kernel_off_V_load_reg_3419_pp0_iter10_reg;
                kernel_off_V_load_reg_3419_pp0_iter12_reg <= kernel_off_V_load_reg_3419_pp0_iter11_reg;
                kernel_off_V_load_reg_3419_pp0_iter13_reg <= kernel_off_V_load_reg_3419_pp0_iter12_reg;
                kernel_off_V_load_reg_3419_pp0_iter14_reg <= kernel_off_V_load_reg_3419_pp0_iter13_reg;
                kernel_off_V_load_reg_3419_pp0_iter15_reg <= kernel_off_V_load_reg_3419_pp0_iter14_reg;
                kernel_off_V_load_reg_3419_pp0_iter16_reg <= kernel_off_V_load_reg_3419_pp0_iter15_reg;
                kernel_off_V_load_reg_3419_pp0_iter17_reg <= kernel_off_V_load_reg_3419_pp0_iter16_reg;
                kernel_off_V_load_reg_3419_pp0_iter18_reg <= kernel_off_V_load_reg_3419_pp0_iter17_reg;
                kernel_off_V_load_reg_3419_pp0_iter19_reg <= kernel_off_V_load_reg_3419_pp0_iter18_reg;
                kernel_off_V_load_reg_3419_pp0_iter20_reg <= kernel_off_V_load_reg_3419_pp0_iter19_reg;
                kernel_off_V_load_reg_3419_pp0_iter21_reg <= kernel_off_V_load_reg_3419_pp0_iter20_reg;
                kernel_off_V_load_reg_3419_pp0_iter22_reg <= kernel_off_V_load_reg_3419_pp0_iter21_reg;
                kernel_off_V_load_reg_3419_pp0_iter23_reg <= kernel_off_V_load_reg_3419_pp0_iter22_reg;
                kernel_off_V_load_reg_3419_pp0_iter24_reg <= kernel_off_V_load_reg_3419_pp0_iter23_reg;
                kernel_off_V_load_reg_3419_pp0_iter25_reg <= kernel_off_V_load_reg_3419_pp0_iter24_reg;
                kernel_off_V_load_reg_3419_pp0_iter26_reg <= kernel_off_V_load_reg_3419_pp0_iter25_reg;
                kernel_off_V_load_reg_3419_pp0_iter27_reg <= kernel_off_V_load_reg_3419_pp0_iter26_reg;
                kernel_off_V_load_reg_3419_pp0_iter3_reg <= kernel_off_V_load_reg_3419;
                kernel_off_V_load_reg_3419_pp0_iter4_reg <= kernel_off_V_load_reg_3419_pp0_iter3_reg;
                kernel_off_V_load_reg_3419_pp0_iter5_reg <= kernel_off_V_load_reg_3419_pp0_iter4_reg;
                kernel_off_V_load_reg_3419_pp0_iter6_reg <= kernel_off_V_load_reg_3419_pp0_iter5_reg;
                kernel_off_V_load_reg_3419_pp0_iter7_reg <= kernel_off_V_load_reg_3419_pp0_iter6_reg;
                kernel_off_V_load_reg_3419_pp0_iter8_reg <= kernel_off_V_load_reg_3419_pp0_iter7_reg;
                kernel_off_V_load_reg_3419_pp0_iter9_reg <= kernel_off_V_load_reg_3419_pp0_iter8_reg;
                or_cond1_reg_3363_pp0_iter10_reg <= or_cond1_reg_3363_pp0_iter9_reg;
                or_cond1_reg_3363_pp0_iter11_reg <= or_cond1_reg_3363_pp0_iter10_reg;
                or_cond1_reg_3363_pp0_iter12_reg <= or_cond1_reg_3363_pp0_iter11_reg;
                or_cond1_reg_3363_pp0_iter13_reg <= or_cond1_reg_3363_pp0_iter12_reg;
                or_cond1_reg_3363_pp0_iter14_reg <= or_cond1_reg_3363_pp0_iter13_reg;
                or_cond1_reg_3363_pp0_iter15_reg <= or_cond1_reg_3363_pp0_iter14_reg;
                or_cond1_reg_3363_pp0_iter16_reg <= or_cond1_reg_3363_pp0_iter15_reg;
                or_cond1_reg_3363_pp0_iter17_reg <= or_cond1_reg_3363_pp0_iter16_reg;
                or_cond1_reg_3363_pp0_iter18_reg <= or_cond1_reg_3363_pp0_iter17_reg;
                or_cond1_reg_3363_pp0_iter19_reg <= or_cond1_reg_3363_pp0_iter18_reg;
                or_cond1_reg_3363_pp0_iter20_reg <= or_cond1_reg_3363_pp0_iter19_reg;
                or_cond1_reg_3363_pp0_iter21_reg <= or_cond1_reg_3363_pp0_iter20_reg;
                or_cond1_reg_3363_pp0_iter22_reg <= or_cond1_reg_3363_pp0_iter21_reg;
                or_cond1_reg_3363_pp0_iter23_reg <= or_cond1_reg_3363_pp0_iter22_reg;
                or_cond1_reg_3363_pp0_iter24_reg <= or_cond1_reg_3363_pp0_iter23_reg;
                or_cond1_reg_3363_pp0_iter25_reg <= or_cond1_reg_3363_pp0_iter24_reg;
                or_cond1_reg_3363_pp0_iter26_reg <= or_cond1_reg_3363_pp0_iter25_reg;
                or_cond1_reg_3363_pp0_iter27_reg <= or_cond1_reg_3363_pp0_iter26_reg;
                or_cond1_reg_3363_pp0_iter28_reg <= or_cond1_reg_3363_pp0_iter27_reg;
                or_cond1_reg_3363_pp0_iter2_reg <= or_cond1_reg_3363_pp0_iter1_reg;
                or_cond1_reg_3363_pp0_iter3_reg <= or_cond1_reg_3363_pp0_iter2_reg;
                or_cond1_reg_3363_pp0_iter4_reg <= or_cond1_reg_3363_pp0_iter3_reg;
                or_cond1_reg_3363_pp0_iter5_reg <= or_cond1_reg_3363_pp0_iter4_reg;
                or_cond1_reg_3363_pp0_iter6_reg <= or_cond1_reg_3363_pp0_iter5_reg;
                or_cond1_reg_3363_pp0_iter7_reg <= or_cond1_reg_3363_pp0_iter6_reg;
                or_cond1_reg_3363_pp0_iter8_reg <= or_cond1_reg_3363_pp0_iter7_reg;
                or_cond1_reg_3363_pp0_iter9_reg <= or_cond1_reg_3363_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_3299 = ap_const_lv1_1) and (tmp_8_reg_3295 = ap_const_lv1_0) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_sum_V <= kernel_config_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_fu_794_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                line_buffer_V_0_addr_reg_3324 <= tmp_12_fu_800_p1(10 - 1 downto 0);
                line_buffer_V_1_addr_reg_3330 <= tmp_12_fu_800_p1(10 - 1 downto 0);
                line_buffer_V_2_addr_reg_3336 <= tmp_12_fu_800_p1(10 - 1 downto 0);
                line_buffer_V_3_addr_reg_3342 <= tmp_12_fu_800_p1(10 - 1 downto 0);
                line_buffer_V_4_addr_reg_3348 <= tmp_12_fu_800_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((out_img_V_1_load_A = ap_const_logic_1)) then
                out_img_V_1_payload_A <= r_V_2_fu_3185_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((out_img_V_1_load_B = ap_const_logic_1)) then
                out_img_V_1_payload_B <= r_V_2_fu_3185_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_fu_719_p2 = ap_const_lv1_0) and (tmp_8_fu_713_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_3_reg_3303 <= tmp_3_fu_725_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_fu_713_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_65_reg_3312 <= tmp_65_fu_770_p1;
                tmp_66_reg_3316 <= tmp_66_fu_774_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_fu_713_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_s_reg_3299 <= tmp_s_fu_719_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                window_V_0_1 <= window_V_0_2;
                window_V_0_2 <= window_V_0_3;
                window_V_0_3 <= window_V_0_4;
                window_V_0_4 <= window_V_0_5;
                window_V_0_5 <= window_V_0_6_loc_1_l_reg_3413;
                window_V_1_1 <= window_V_1_2;
                window_V_1_2 <= window_V_1_3;
                window_V_1_3 <= window_V_1_4;
                window_V_1_4 <= window_V_1_5;
                window_V_1_5 <= window_V_1_6_loc_1_l_reg_3407;
                window_V_2_1 <= window_V_2_2;
                window_V_2_2 <= window_V_2_3;
                window_V_2_3 <= window_V_2_4;
                window_V_2_4 <= window_V_2_5;
                window_V_2_5 <= window_V_2_6_loc_1_l_reg_3401;
                window_V_3_1 <= window_V_3_2;
                window_V_3_2 <= window_V_3_3;
                window_V_3_3 <= window_V_3_4;
                window_V_3_4 <= window_V_3_5;
                window_V_3_5 <= window_V_3_6_loc_1_l_reg_3395;
                window_V_4_1 <= window_V_4_2;
                window_V_4_2 <= window_V_4_3;
                window_V_4_3 <= window_V_4_4;
                window_V_4_4 <= window_V_4_5;
                window_V_4_5 <= window_V_4_6_loc_1_l_reg_3389;
                window_V_5_1 <= window_V_5_2;
                window_V_5_2 <= window_V_5_3;
                window_V_5_3 <= window_V_5_4;
                window_V_5_4 <= window_V_5_5;
                window_V_5_5 <= window_V_5_6_loc_1_l_reg_3383;
                window_V_6_1 <= window_V_6_2;
                window_V_6_2 <= window_V_6_3;
                window_V_6_3 <= window_V_6_4;
                window_V_6_4 <= window_V_6_5;
                window_V_6_5 <= in_temp_V_1_load_reg_3377;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                window_V_0_6 <= line_buffer_V_0_q0;
                window_V_1_6 <= line_buffer_V_1_q0;
                window_V_2_6 <= line_buffer_V_2_q0;
                window_V_3_6 <= line_buffer_V_3_q0;
                window_V_4_6 <= line_buffer_V_4_q0;
                window_V_5_6 <= line_buffer_V_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op295_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                window_V_6_6 <= in_img_V_0_data_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, out_img_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (out_img_V_1_ack_in = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state32 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_img_V_0_vld_out, ap_enable_reg_pp0_iter1, ap_predicate_op295_read_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((in_img_V_0_vld_out = ap_const_logic_0) and (ap_predicate_op295_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_img_V_0_vld_out, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_predicate_op295_read_state3, ap_block_state30_io, ap_block_state31_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state31_io) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state30_io) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((in_img_V_0_vld_out = ap_const_logic_0) and (ap_predicate_op295_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_img_V_0_vld_out, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_predicate_op295_read_state3, ap_block_state30_io, ap_block_state31_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state31_io) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state30_io) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((in_img_V_0_vld_out = ap_const_logic_0) and (ap_predicate_op295_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state30_io_assign_proc : process(out_img_V_1_ack_in, or_cond1_reg_3363_pp0_iter27_reg)
    begin
                ap_block_state30_io <= ((or_cond1_reg_3363_pp0_iter27_reg = ap_const_lv1_1) and (out_img_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state30_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state31_io_assign_proc : process(out_img_V_1_ack_in, or_cond1_reg_3363_pp0_iter28_reg)
    begin
                ap_block_state31_io <= ((or_cond1_reg_3363_pp0_iter28_reg = ap_const_lv1_1) and (out_img_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state31_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(in_img_V_0_vld_out, ap_predicate_op295_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((in_img_V_0_vld_out = ap_const_logic_0) and (ap_predicate_op295_read_state3 = ap_const_boolean_1));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2534_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, exitcond_flatten_fu_611_p2, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_2534 <= ((exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_2536_assign_proc : process(tmp_8_fu_713_p2, tmp_s_fu_719_p2, tmp_3_fu_725_p2)
    begin
                ap_condition_2536 <= ((tmp_3_fu_725_p2 = ap_const_lv1_1) and (tmp_s_fu_719_p2 = ap_const_lv1_0) and (tmp_8_fu_713_p2 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter1_state3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_condition_pp0_exit_iter1_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(out_img_V_1_ack_in, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) and (out_img_V_1_ack_in = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27)
    begin
        if (((ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op295_read_state3_assign_proc : process(exitcond_flatten_reg_3271, or_cond_reg_3359)
    begin
                ap_predicate_op295_read_state3 <= ((or_cond_reg_3359 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(out_img_V_1_ack_in, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) and (out_img_V_1_ack_in = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    col_1_fu_834_p2 <= std_logic_vector(unsigned(col_mid2_fu_643_p3) + unsigned(ap_const_lv10_1));
    col_mid2_fu_643_p3 <= 
        ap_const_lv10_0 when (exitcond_fu_629_p2(0) = '1') else 
        col_reg_527;
    exitcond_flatten_fu_611_p2 <= "1" when (indvar_flatten_reg_483 = ap_const_lv19_4BD29) else "0";
    exitcond_fu_629_p2 <= "1" when (col_reg_527 = ap_const_lv10_283) else "0";

    grp_fu_3175_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3175_ce <= ap_const_logic_1;
        else 
            grp_fu_3175_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_3175_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(out_temp_V_6_6_fu_3161_p2),23));

    in_img_V_0_ack_in <= in_img_V_0_state(1);

    in_img_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op295_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op295_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_img_V_0_ack_out <= ap_const_logic_1;
        else 
            in_img_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    in_img_V_0_data_out_assign_proc : process(in_img_V_0_payload_A, in_img_V_0_payload_B, in_img_V_0_sel)
    begin
        if ((in_img_V_0_sel = ap_const_logic_1)) then 
            in_img_V_0_data_out <= in_img_V_0_payload_B;
        else 
            in_img_V_0_data_out <= in_img_V_0_payload_A;
        end if; 
    end process;

    in_img_V_0_load_A <= (in_img_V_0_state_cmp_full and not(in_img_V_0_sel_wr));
    in_img_V_0_load_B <= (in_img_V_0_state_cmp_full and in_img_V_0_sel_wr);
    in_img_V_0_sel <= in_img_V_0_sel_rd;
    in_img_V_0_state_cmp_full <= '0' when (in_img_V_0_state = ap_const_lv2_1) else '1';
    in_img_V_0_vld_in <= in_img_V_TVALID;
    in_img_V_0_vld_out <= in_img_V_0_state(0);

    in_img_V_TDATA_blk_n_assign_proc : process(in_img_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_3271, or_cond_reg_3359)
    begin
        if (((or_cond_reg_3359 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_img_V_TDATA_blk_n <= in_img_V_0_state(0);
        else 
            in_img_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_img_V_TREADY <= in_img_V_0_state(1);
    indvar_flatten_next_fu_617_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_483) + unsigned(ap_const_lv19_1));
    iteration_1_mid2_fu_635_p3 <= 
        tmp_4_fu_623_p2 when (exitcond_fu_629_p2(0) = '1') else 
        iteration_1_reg_516;
    iteration_mid2_fu_697_p3 <= 
        tmp_4_fu_623_p2 when (exitcond_fu_629_p2(0) = '1') else 
        iteration_reg_494;

    kernel_config_V_address0_assign_proc : process(tmp_8_fu_713_p2, tmp_s_fu_719_p2, tmp_2_fu_765_p1, ap_condition_2536, ap_condition_2534)
    begin
        if ((ap_const_boolean_1 = ap_condition_2534)) then
            if ((tmp_8_fu_713_p2 = ap_const_lv1_1)) then 
                kernel_config_V_address0 <= tmp_2_fu_765_p1(6 - 1 downto 0);
            elsif (((tmp_s_fu_719_p2 = ap_const_lv1_1) and (tmp_8_fu_713_p2 = ap_const_lv1_0))) then 
                kernel_config_V_address0 <= ap_const_lv64_31(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_2536)) then 
                kernel_config_V_address0 <= ap_const_lv64_32(6 - 1 downto 0);
            else 
                kernel_config_V_address0 <= "XXXXXX";
            end if;
        else 
            kernel_config_V_address0 <= "XXXXXX";
        end if; 
    end process;


    kernel_config_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, exitcond_flatten_fu_611_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, tmp_8_fu_713_p2, tmp_s_fu_719_p2, tmp_3_fu_725_p2)
    begin
        if ((((tmp_8_fu_713_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_3_fu_725_p2 = ap_const_lv1_1) and (tmp_s_fu_719_p2 = ap_const_lv1_0) and (tmp_8_fu_713_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_s_fu_719_p2 = ap_const_lv1_1) and (tmp_8_fu_713_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_611_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            kernel_config_V_ce0 <= ap_const_logic_1;
        else 
            kernel_config_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_0_address0 <= tmp_12_fu_800_p1(10 - 1 downto 0);

    line_buffer_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_0_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_0_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_3271, ap_block_pp0_stage0_11001, tmp_11_reg_3320)
    begin
        if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_0_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_1_address0 <= tmp_12_fu_800_p1(10 - 1 downto 0);

    line_buffer_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_1_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_1_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_3271, ap_block_pp0_stage0_11001, tmp_11_reg_3320)
    begin
        if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_1_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_2_address0 <= tmp_12_fu_800_p1(10 - 1 downto 0);

    line_buffer_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_2_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_2_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_3271, ap_block_pp0_stage0_11001, tmp_11_reg_3320)
    begin
        if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_2_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_3_address0 <= tmp_12_fu_800_p1(10 - 1 downto 0);

    line_buffer_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_3_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_3_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_3271, ap_block_pp0_stage0_11001, tmp_11_reg_3320)
    begin
        if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_3_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_4_address0 <= tmp_12_fu_800_p1(10 - 1 downto 0);

    line_buffer_V_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_4_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_4_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_3271, ap_block_pp0_stage0_11001, tmp_11_reg_3320)
    begin
        if (((tmp_11_reg_3320 = ap_const_lv1_1) and (exitcond_flatten_reg_3271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_4_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_V_5_address0 <= tmp_12_fu_800_p1(10 - 1 downto 0);
    line_buffer_V_5_address1 <= tmp_13_fu_1239_p1(10 - 1 downto 0);

    line_buffer_V_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_5_ce0 <= ap_const_logic_1;
        else 
            line_buffer_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_5_ce1 <= ap_const_logic_1;
        else 
            line_buffer_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op295_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op295_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_V_5_we1 <= ap_const_logic_1;
        else 
            line_buffer_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond1_fu_822_p2 <= (tmp_6_mid2_fu_689_p3 and tmp_14_fu_816_p2);
    or_cond_fu_810_p2 <= (tmp_4_mid2_fu_669_p3 and tmp_11_fu_794_p2);
    out_img_V_1_ack_in <= out_img_V_1_state(1);
    out_img_V_1_ack_out <= out_img_V_TREADY;

    out_img_V_1_data_out_assign_proc : process(out_img_V_1_payload_A, out_img_V_1_payload_B, out_img_V_1_sel)
    begin
        if ((out_img_V_1_sel = ap_const_logic_1)) then 
            out_img_V_1_data_out <= out_img_V_1_payload_B;
        else 
            out_img_V_1_data_out <= out_img_V_1_payload_A;
        end if; 
    end process;

    out_img_V_1_load_A <= (out_img_V_1_state_cmp_full and not(out_img_V_1_sel_wr));
    out_img_V_1_load_B <= (out_img_V_1_state_cmp_full and out_img_V_1_sel_wr);
    out_img_V_1_sel <= out_img_V_1_sel_rd;
    out_img_V_1_state_cmp_full <= '0' when (out_img_V_1_state = ap_const_lv2_1) else '1';

    out_img_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter28, or_cond1_reg_3363_pp0_iter27_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond1_reg_3363_pp0_iter27_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1))) then 
            out_img_V_1_vld_in <= ap_const_logic_1;
        else 
            out_img_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_img_V_1_vld_out <= out_img_V_1_state(0);
    out_img_V_TDATA <= out_img_V_1_data_out;

    out_img_V_TDATA_blk_n_assign_proc : process(out_img_V_1_state, ap_block_pp0_stage0, ap_enable_reg_pp0_iter28, or_cond1_reg_3363_pp0_iter27_reg, ap_enable_reg_pp0_iter29, or_cond1_reg_3363_pp0_iter28_reg)
    begin
        if ((((or_cond1_reg_3363_pp0_iter28_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1)) or ((or_cond1_reg_3363_pp0_iter27_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)))) then 
            out_img_V_TDATA_blk_n <= out_img_V_1_state(1);
        else 
            out_img_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_img_V_TVALID <= out_img_V_1_state(0);
    out_temp_V_6_6_fu_3161_p2 <= std_logic_vector(signed(tmp1_cast_fu_2917_p1) + signed(tmp24_cast_fu_3157_p1));
    p_j_1_fu_749_p3 <= 
        ap_const_lv32_0 when (tmp_9_fu_737_p2(0) = '1') else 
        j_1_fu_306;
    r_V_2_0_1_fu_1654_p1 <= r_V_2_0_1_fu_1654_p10(8 - 1 downto 0);
    r_V_2_0_1_fu_1654_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_0_2),16));
    r_V_2_0_2_fu_1676_p1 <= r_V_2_0_2_fu_1676_p10(8 - 1 downto 0);
    r_V_2_0_2_fu_1676_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_0_3),16));
    r_V_2_0_3_fu_1698_p1 <= r_V_2_0_3_fu_1698_p10(8 - 1 downto 0);
    r_V_2_0_3_fu_1698_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_0_4),16));
    r_V_2_0_4_fu_1720_p1 <= r_V_2_0_4_fu_1720_p10(8 - 1 downto 0);
    r_V_2_0_4_fu_1720_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_0_5),16));
    r_V_2_0_5_fu_1741_p1 <= r_V_2_0_5_fu_1741_p10(8 - 1 downto 0);
    r_V_2_0_5_fu_1741_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_0_6_loc_1_l_reg_3413),16));
    r_V_2_0_6_fu_1763_p1 <= r_V_2_0_6_fu_1763_p10(8 - 1 downto 0);
    r_V_2_0_6_fu_1763_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_0_6_loc_1_fu_334),16));
    r_V_2_1_1_fu_1807_p1 <= r_V_2_1_1_fu_1807_p10(8 - 1 downto 0);
    r_V_2_1_1_fu_1807_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_1_2),16));
    r_V_2_1_2_fu_1829_p1 <= r_V_2_1_2_fu_1829_p10(8 - 1 downto 0);
    r_V_2_1_2_fu_1829_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_1_3),16));
    r_V_2_1_3_fu_1851_p1 <= r_V_2_1_3_fu_1851_p10(8 - 1 downto 0);
    r_V_2_1_3_fu_1851_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_1_4),16));
    r_V_2_1_4_fu_1873_p1 <= r_V_2_1_4_fu_1873_p10(8 - 1 downto 0);
    r_V_2_1_4_fu_1873_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_1_5),16));
    r_V_2_1_5_fu_1894_p1 <= r_V_2_1_5_fu_1894_p10(8 - 1 downto 0);
    r_V_2_1_5_fu_1894_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_1_6_loc_1_l_reg_3407),16));
    r_V_2_1_6_fu_1916_p1 <= r_V_2_1_6_fu_1916_p10(8 - 1 downto 0);
    r_V_2_1_6_fu_1916_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_1_6_loc_1_fu_330),16));
    r_V_2_1_fu_1785_p1 <= r_V_2_1_fu_1785_p10(8 - 1 downto 0);
    r_V_2_1_fu_1785_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_1_1),16));
    r_V_2_2_1_fu_1960_p1 <= r_V_2_2_1_fu_1960_p10(8 - 1 downto 0);
    r_V_2_2_1_fu_1960_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_2_2),16));
    r_V_2_2_2_fu_1982_p1 <= r_V_2_2_2_fu_1982_p10(8 - 1 downto 0);
    r_V_2_2_2_fu_1982_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_2_3),16));
    r_V_2_2_3_fu_2004_p1 <= r_V_2_2_3_fu_2004_p10(8 - 1 downto 0);
    r_V_2_2_3_fu_2004_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_2_4),16));
    r_V_2_2_4_fu_2026_p1 <= r_V_2_2_4_fu_2026_p10(8 - 1 downto 0);
    r_V_2_2_4_fu_2026_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_2_5),16));
    r_V_2_2_5_fu_2047_p1 <= r_V_2_2_5_fu_2047_p10(8 - 1 downto 0);
    r_V_2_2_5_fu_2047_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_2_6_loc_1_l_reg_3401),16));
    r_V_2_2_6_fu_2069_p1 <= r_V_2_2_6_fu_2069_p10(8 - 1 downto 0);
    r_V_2_2_6_fu_2069_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_2_6_loc_1_fu_326),16));
    r_V_2_2_fu_1938_p1 <= r_V_2_2_fu_1938_p10(8 - 1 downto 0);
    r_V_2_2_fu_1938_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_2_1),16));
    r_V_2_3_1_fu_2113_p1 <= r_V_2_3_1_fu_2113_p10(8 - 1 downto 0);
    r_V_2_3_1_fu_2113_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_3_2),16));
    r_V_2_3_2_fu_2135_p1 <= r_V_2_3_2_fu_2135_p10(8 - 1 downto 0);
    r_V_2_3_2_fu_2135_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_3_3),16));
    r_V_2_3_3_fu_2157_p1 <= r_V_2_3_3_fu_2157_p10(8 - 1 downto 0);
    r_V_2_3_3_fu_2157_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_3_4),16));
    r_V_2_3_4_fu_2179_p1 <= r_V_2_3_4_fu_2179_p10(8 - 1 downto 0);
    r_V_2_3_4_fu_2179_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_3_5),16));
    r_V_2_3_5_fu_2200_p1 <= r_V_2_3_5_fu_2200_p10(8 - 1 downto 0);
    r_V_2_3_5_fu_2200_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_3_6_loc_1_l_reg_3395),16));
    r_V_2_3_6_fu_2222_p1 <= r_V_2_3_6_fu_2222_p10(8 - 1 downto 0);
    r_V_2_3_6_fu_2222_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_3_6_loc_1_fu_322),16));
    r_V_2_3_fu_2091_p1 <= r_V_2_3_fu_2091_p10(8 - 1 downto 0);
    r_V_2_3_fu_2091_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_3_1),16));
    r_V_2_4_1_fu_2266_p1 <= r_V_2_4_1_fu_2266_p10(8 - 1 downto 0);
    r_V_2_4_1_fu_2266_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_4_2),16));
    r_V_2_4_2_fu_2288_p1 <= r_V_2_4_2_fu_2288_p10(8 - 1 downto 0);
    r_V_2_4_2_fu_2288_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_4_3),16));
    r_V_2_4_3_fu_2310_p1 <= r_V_2_4_3_fu_2310_p10(8 - 1 downto 0);
    r_V_2_4_3_fu_2310_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_4_4),16));
    r_V_2_4_4_fu_2332_p1 <= r_V_2_4_4_fu_2332_p10(8 - 1 downto 0);
    r_V_2_4_4_fu_2332_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_4_5),16));
    r_V_2_4_5_fu_2353_p1 <= r_V_2_4_5_fu_2353_p10(8 - 1 downto 0);
    r_V_2_4_5_fu_2353_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_4_6_loc_1_l_reg_3389),16));
    r_V_2_4_6_fu_2375_p1 <= r_V_2_4_6_fu_2375_p10(8 - 1 downto 0);
    r_V_2_4_6_fu_2375_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_4_6_loc_1_fu_318),16));
    r_V_2_4_fu_2244_p1 <= r_V_2_4_fu_2244_p10(8 - 1 downto 0);
    r_V_2_4_fu_2244_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_4_1),16));
    r_V_2_5_1_fu_2419_p1 <= r_V_2_5_1_fu_2419_p10(8 - 1 downto 0);
    r_V_2_5_1_fu_2419_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_5_2),16));
    r_V_2_5_2_fu_2441_p1 <= r_V_2_5_2_fu_2441_p10(8 - 1 downto 0);
    r_V_2_5_2_fu_2441_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_5_3),16));
    r_V_2_5_3_fu_2463_p1 <= r_V_2_5_3_fu_2463_p10(8 - 1 downto 0);
    r_V_2_5_3_fu_2463_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_5_4),16));
    r_V_2_5_4_fu_2485_p1 <= r_V_2_5_4_fu_2485_p10(8 - 1 downto 0);
    r_V_2_5_4_fu_2485_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_5_5),16));
    r_V_2_5_5_fu_2506_p1 <= r_V_2_5_5_fu_2506_p10(8 - 1 downto 0);
    r_V_2_5_5_fu_2506_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_5_6_loc_1_l_reg_3383),16));
    r_V_2_5_6_fu_2528_p1 <= r_V_2_5_6_fu_2528_p10(8 - 1 downto 0);
    r_V_2_5_6_fu_2528_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_5_6_loc_1_fu_314),16));
    r_V_2_5_fu_2397_p1 <= r_V_2_5_fu_2397_p10(8 - 1 downto 0);
    r_V_2_5_fu_2397_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_5_1),16));
    r_V_2_6_1_fu_2572_p1 <= r_V_2_6_1_fu_2572_p10(8 - 1 downto 0);
    r_V_2_6_1_fu_2572_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_6_2),16));
    r_V_2_6_2_fu_2594_p1 <= r_V_2_6_2_fu_2594_p10(8 - 1 downto 0);
    r_V_2_6_2_fu_2594_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_6_3),16));
    r_V_2_6_3_fu_2616_p1 <= r_V_2_6_3_fu_2616_p10(8 - 1 downto 0);
    r_V_2_6_3_fu_2616_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_6_4),16));
    r_V_2_6_4_fu_2638_p1 <= r_V_2_6_4_fu_2638_p10(8 - 1 downto 0);
    r_V_2_6_4_fu_2638_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_6_5),16));
    r_V_2_6_5_fu_2659_p1 <= r_V_2_6_5_fu_2659_p10(8 - 1 downto 0);
    r_V_2_6_5_fu_2659_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_temp_V_1_load_reg_3377),16));
    r_V_2_6_6_fu_2681_p1 <= r_V_2_6_6_fu_2681_p10(8 - 1 downto 0);
    r_V_2_6_6_fu_2681_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_temp_V_1_fu_310),16));
    r_V_2_6_fu_2550_p1 <= r_V_2_6_fu_2550_p10(8 - 1 downto 0);
    r_V_2_6_fu_2550_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_6_1),16));
    r_V_2_fu_3185_p2 <= std_logic_vector(unsigned(kernel_off_V_load_reg_3419_pp0_iter27_reg) + unsigned(tmp_67_fu_3181_p1));
    r_V_s_fu_1632_p1 <= r_V_s_fu_1632_p10(8 - 1 downto 0);
    r_V_s_fu_1632_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(window_V_0_1),16));
    row_mid2_fu_705_p3 <= 
        row_s_fu_651_p2 when (exitcond_fu_629_p2(0) = '1') else 
        row_reg_505;
    row_s_fu_651_p2 <= std_logic_vector(unsigned(row_reg_505) + unsigned(ap_const_lv9_1));
        tmp10_cast_fu_2747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_2741_p2),18));

    tmp10_fu_2761_p2 <= std_logic_vector(signed(tmp_38_1_4_cast_fu_1879_p1) + signed(tmp_38_1_3_cast_fu_1857_p1));
        tmp11_cast_fu_2777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp11_fu_2771_p2),19));

    tmp11_fu_2771_p2 <= std_logic_vector(signed(tmp_38_1_2_cast_fu_1835_p1) + signed(tmp12_cast_fu_2767_p1));
        tmp12_cast_fu_2767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp10_fu_2761_p2),18));

    tmp12_fu_2801_p2 <= std_logic_vector(signed(tmp_38_2_cast_fu_1944_p1) + signed(tmp_38_1_6_cast_fu_1922_p1));
        tmp13_cast_fu_2907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp13_fu_2901_p2),21));

    tmp13_fu_2901_p2 <= std_logic_vector(signed(tmp14_cast_fu_2847_p1) + signed(tmp19_cast_fu_2897_p1));
        tmp14_cast_fu_2847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp14_fu_2841_p2),20));

    tmp14_fu_2841_p2 <= std_logic_vector(signed(tmp15_cast_fu_2817_p1) + signed(tmp17_cast_fu_2837_p1));
        tmp15_cast_fu_2817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp15_fu_2811_p2),19));

    tmp15_fu_2811_p2 <= std_logic_vector(signed(tmp_38_1_5_cast_fu_1900_p1) + signed(tmp16_cast_fu_2807_p1));
        tmp16_cast_fu_2807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp12_fu_2801_p2),18));

    tmp16_fu_2821_p2 <= std_logic_vector(signed(tmp_38_2_3_cast_fu_2010_p1) + signed(tmp_38_2_2_cast_fu_1988_p1));
        tmp17_cast_fu_2837_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp17_fu_2831_p2),19));

    tmp17_fu_2831_p2 <= std_logic_vector(signed(tmp_38_2_1_cast_fu_1966_p1) + signed(tmp18_cast_fu_2827_p1));
        tmp18_cast_fu_2827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp16_fu_2821_p2),18));

    tmp18_fu_2851_p2 <= std_logic_vector(signed(tmp_38_2_6_cast_fu_2075_p1) + signed(tmp_38_2_5_cast_fu_2053_p1));
        tmp19_cast_fu_2897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp19_fu_2891_p2),20));

    tmp19_fu_2891_p2 <= std_logic_vector(signed(tmp20_cast_fu_2867_p1) + signed(tmp22_cast_fu_2887_p1));
        tmp1_cast_fu_2917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_fu_2911_p2),22));

    tmp1_fu_2911_p2 <= std_logic_vector(signed(tmp2_cast_fu_2797_p1) + signed(tmp13_cast_fu_2907_p1));
        tmp20_cast_fu_2867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp20_fu_2861_p2),19));

    tmp20_fu_2861_p2 <= std_logic_vector(signed(tmp_38_2_4_cast_fu_2032_p1) + signed(tmp21_cast_fu_2857_p1));
        tmp21_cast_fu_2857_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp18_fu_2851_p2),18));

    tmp21_fu_2871_p2 <= std_logic_vector(signed(tmp_38_3_2_cast_fu_2141_p1) + signed(tmp_38_3_1_cast_fu_2119_p1));
        tmp22_cast_fu_2887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp22_fu_2881_p2),19));

    tmp22_fu_2881_p2 <= std_logic_vector(signed(tmp_38_3_cast_fu_2097_p1) + signed(tmp23_cast_fu_2877_p1));
        tmp23_cast_fu_2877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp21_fu_2871_p2),18));

    tmp23_fu_2921_p2 <= std_logic_vector(signed(tmp_38_3_5_cast_fu_2206_p1) + signed(tmp_38_3_4_cast_fu_2185_p1));
        tmp24_cast_fu_3157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp24_fu_3151_p2),22));

    tmp24_fu_3151_p2 <= std_logic_vector(signed(tmp25_cast_fu_3027_p1) + signed(tmp36_cast_fu_3147_p1));
        tmp25_cast_fu_3027_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp25_fu_3021_p2),21));

    tmp25_fu_3021_p2 <= std_logic_vector(signed(tmp26_cast_fu_2967_p1) + signed(tmp31_cast_fu_3017_p1));
        tmp26_cast_fu_2967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp26_fu_2961_p2),20));

    tmp26_fu_2961_p2 <= std_logic_vector(signed(tmp27_cast_fu_2937_p1) + signed(tmp29_cast_fu_2957_p1));
        tmp27_cast_fu_2937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp27_fu_2931_p2),19));

    tmp27_fu_2931_p2 <= std_logic_vector(signed(tmp_38_3_3_cast_fu_2163_p1) + signed(tmp28_cast_fu_2927_p1));
        tmp28_cast_fu_2927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp23_fu_2921_p2),18));

    tmp28_fu_2941_p2 <= std_logic_vector(signed(tmp_38_4_1_cast_fu_2272_p1) + signed(tmp_38_4_cast_fu_2250_p1));
        tmp29_cast_fu_2957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp29_fu_2951_p2),19));

    tmp29_fu_2951_p2 <= std_logic_vector(signed(tmp_38_3_6_cast_fu_2228_p1) + signed(tmp30_cast_fu_2947_p1));
        tmp2_cast_fu_2797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_fu_2791_p2),21));

    tmp2_fu_2791_p2 <= std_logic_vector(signed(tmp3_cast_fu_2737_p1) + signed(tmp8_cast_fu_2787_p1));
        tmp30_cast_fu_2947_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp28_fu_2941_p2),18));

    tmp30_fu_2971_p2 <= std_logic_vector(signed(tmp_38_4_4_cast_fu_2338_p1) + signed(tmp_38_4_3_cast_fu_2316_p1));
        tmp31_cast_fu_3017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp31_fu_3011_p2),20));

    tmp31_fu_3011_p2 <= std_logic_vector(signed(tmp32_cast_fu_2987_p1) + signed(tmp34_cast_fu_3007_p1));
        tmp32_cast_fu_2987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp32_fu_2981_p2),19));

    tmp32_fu_2981_p2 <= std_logic_vector(signed(tmp_38_4_2_cast_fu_2294_p1) + signed(tmp33_cast_fu_2977_p1));
        tmp33_cast_fu_2977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp30_fu_2971_p2),18));

    tmp33_fu_2991_p2 <= std_logic_vector(signed(tmp_38_5_cast_fu_2403_p1) + signed(tmp_38_4_6_cast_fu_2381_p1));
        tmp34_cast_fu_3007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp34_fu_3001_p2),19));

    tmp34_fu_3001_p2 <= std_logic_vector(signed(tmp_38_4_5_cast_fu_2359_p1) + signed(tmp35_cast_fu_2997_p1));
        tmp35_cast_fu_2997_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp33_fu_2991_p2),18));

    tmp35_fu_3031_p2 <= std_logic_vector(signed(tmp_38_5_3_cast_fu_2469_p1) + signed(tmp_38_5_2_cast_fu_2447_p1));
        tmp36_cast_fu_3147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp36_fu_3141_p2),21));

    tmp36_fu_3141_p2 <= std_logic_vector(signed(tmp37_cast_fu_3077_p1) + signed(tmp42_cast_fu_3137_p1));
        tmp37_cast_fu_3077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp37_fu_3071_p2),20));

    tmp37_fu_3071_p2 <= std_logic_vector(signed(tmp38_cast_fu_3047_p1) + signed(tmp40_cast_fu_3067_p1));
        tmp38_cast_fu_3047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp38_fu_3041_p2),19));

    tmp38_fu_3041_p2 <= std_logic_vector(signed(tmp_38_5_1_cast_fu_2425_p1) + signed(tmp39_cast_fu_3037_p1));
        tmp39_cast_fu_3037_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp35_fu_3031_p2),18));

    tmp39_fu_3051_p2 <= std_logic_vector(signed(tmp_38_5_6_cast_fu_2534_p1) + signed(tmp_38_5_5_cast_fu_2512_p1));
        tmp3_cast_fu_2737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp3_fu_2731_p2),20));

    tmp3_fu_2731_p2 <= std_logic_vector(signed(tmp4_cast_fu_2707_p1) + signed(tmp6_cast_fu_2727_p1));
        tmp40_cast_fu_3067_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp40_fu_3061_p2),19));

    tmp40_fu_3061_p2 <= std_logic_vector(signed(tmp_38_5_4_cast_fu_2491_p1) + signed(tmp41_cast_fu_3057_p1));
        tmp41_cast_fu_3057_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp39_fu_3051_p2),18));

    tmp41_fu_3081_p2 <= std_logic_vector(signed(tmp_38_6_2_cast_fu_2600_p1) + signed(tmp_38_6_1_cast_fu_2578_p1));
        tmp42_cast_fu_3137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp42_fu_3131_p2),20));

    tmp42_fu_3131_p2 <= std_logic_vector(signed(tmp43_cast_fu_3097_p1) + signed(tmp45_cast_fu_3127_p1));
        tmp43_cast_fu_3097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp43_fu_3091_p2),19));

    tmp43_fu_3091_p2 <= std_logic_vector(signed(tmp_38_6_cast_fu_2556_p1) + signed(tmp44_cast_fu_3087_p1));
        tmp44_cast_fu_3087_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp41_fu_3081_p2),18));

    tmp44_fu_3101_p2 <= std_logic_vector(signed(tmp_38_6_4_cast_fu_2644_p1) + signed(tmp_38_6_3_cast_fu_2622_p1));
        tmp45_cast_fu_3127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp45_fu_3121_p2),19));

    tmp45_fu_3121_p2 <= std_logic_vector(signed(tmp46_cast_fu_3107_p1) + signed(tmp47_cast_fu_3117_p1));
        tmp46_cast_fu_3107_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp44_fu_3101_p2),18));

    tmp46_fu_3111_p2 <= std_logic_vector(signed(tmp_38_6_6_cast_fu_2687_p1) + signed(tmp_38_6_5_cast_fu_2665_p1));
        tmp47_cast_fu_3117_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp46_fu_3111_p2),18));

        tmp4_cast_fu_2707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp4_fu_2701_p2),19));

    tmp4_fu_2701_p2 <= std_logic_vector(signed(tmp_381_cast_fu_1638_p1) + signed(tmp5_cast_fu_2697_p1));
        tmp5_cast_fu_2697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp5_fu_2691_p2),18));

    tmp5_fu_2691_p2 <= std_logic_vector(signed(tmp_38_0_2_cast_fu_1682_p1) + signed(tmp_38_0_1_cast_fu_1660_p1));
        tmp6_cast_fu_2727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp6_fu_2721_p2),19));

    tmp6_fu_2721_p2 <= std_logic_vector(signed(tmp_38_0_3_cast_fu_1704_p1) + signed(tmp7_cast_fu_2717_p1));
        tmp7_cast_fu_2717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp7_fu_2711_p2),18));

    tmp7_fu_2711_p2 <= std_logic_vector(signed(tmp_38_0_5_cast_fu_1747_p1) + signed(tmp_38_0_4_cast_fu_1726_p1));
        tmp8_cast_fu_2787_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp8_fu_2781_p2),20));

    tmp8_fu_2781_p2 <= std_logic_vector(signed(tmp9_cast_fu_2757_p1) + signed(tmp11_cast_fu_2777_p1));
        tmp9_cast_fu_2757_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp9_fu_2751_p2),19));

    tmp9_fu_2751_p2 <= std_logic_vector(signed(tmp_38_0_6_cast_fu_1769_p1) + signed(tmp10_cast_fu_2747_p1));
    tmp_10_fu_778_p2 <= std_logic_vector(unsigned(p_j_1_fu_749_p3) + unsigned(ap_const_lv32_1));
    tmp_11_fu_794_p2 <= "1" when (unsigned(col_mid2_fu_643_p3) < unsigned(ap_const_lv10_280)) else "0";
    tmp_12_fu_800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_mid2_fu_643_p3),64));
    tmp_13_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_mid2_reg_3280),64));
    tmp_14_fu_816_p2 <= "1" when (unsigned(col_mid2_fu_643_p3) > unsigned(ap_const_lv10_2)) else "0";
    tmp_2_fu_765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iteration_1_mid2_fu_635_p3),64));
    tmp_36_fu_828_p2 <= std_logic_vector(unsigned(iteration_1_mid2_fu_635_p3) + unsigned(ap_const_lv19_1));
        tmp_381_cast_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_s_fu_1632_p2),18));

        tmp_38_0_1_cast_fu_1660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_1_fu_1654_p2),17));

        tmp_38_0_2_cast_fu_1682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_2_fu_1676_p2),17));

        tmp_38_0_3_cast_fu_1704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_3_fu_1698_p2),18));

        tmp_38_0_4_cast_fu_1726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_4_fu_1720_p2),17));

        tmp_38_0_5_cast_fu_1747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_5_fu_1741_p2),17));

        tmp_38_0_6_cast_fu_1769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_6_fu_1763_p2),18));

        tmp_38_1_1_cast_fu_1813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_1_fu_1807_p2),17));

        tmp_38_1_2_cast_fu_1835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_2_fu_1829_p2),18));

        tmp_38_1_3_cast_fu_1857_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_3_fu_1851_p2),17));

        tmp_38_1_4_cast_fu_1879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_4_fu_1873_p2),17));

        tmp_38_1_5_cast_fu_1900_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_5_fu_1894_p2),18));

        tmp_38_1_6_cast_fu_1922_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_6_fu_1916_p2),17));

        tmp_38_1_cast_fu_1791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_fu_1785_p2),17));

        tmp_38_2_1_cast_fu_1966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_1_fu_1960_p2),18));

        tmp_38_2_2_cast_fu_1988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_2_fu_1982_p2),17));

        tmp_38_2_3_cast_fu_2010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_3_fu_2004_p2),17));

        tmp_38_2_4_cast_fu_2032_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_4_fu_2026_p2),18));

        tmp_38_2_5_cast_fu_2053_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_5_fu_2047_p2),17));

        tmp_38_2_6_cast_fu_2075_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_6_fu_2069_p2),17));

        tmp_38_2_cast_fu_1944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_fu_1938_p2),17));

        tmp_38_3_1_cast_fu_2119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_1_fu_2113_p2),17));

        tmp_38_3_2_cast_fu_2141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_2_fu_2135_p2),17));

        tmp_38_3_3_cast_fu_2163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_3_fu_2157_p2),18));

        tmp_38_3_4_cast_fu_2185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_4_fu_2179_p2),17));

        tmp_38_3_5_cast_fu_2206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_5_fu_2200_p2),17));

        tmp_38_3_6_cast_fu_2228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_6_fu_2222_p2),18));

        tmp_38_3_cast_fu_2097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_3_fu_2091_p2),18));

        tmp_38_4_1_cast_fu_2272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_1_fu_2266_p2),17));

        tmp_38_4_2_cast_fu_2294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_2_fu_2288_p2),18));

        tmp_38_4_3_cast_fu_2316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_3_fu_2310_p2),17));

        tmp_38_4_4_cast_fu_2338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_4_fu_2332_p2),17));

        tmp_38_4_5_cast_fu_2359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_5_fu_2353_p2),18));

        tmp_38_4_6_cast_fu_2381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_6_fu_2375_p2),17));

        tmp_38_4_cast_fu_2250_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_4_fu_2244_p2),17));

        tmp_38_5_1_cast_fu_2425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_5_1_fu_2419_p2),18));

        tmp_38_5_2_cast_fu_2447_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_5_2_fu_2441_p2),17));

        tmp_38_5_3_cast_fu_2469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_5_3_fu_2463_p2),17));

        tmp_38_5_4_cast_fu_2491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_5_4_fu_2485_p2),18));

        tmp_38_5_5_cast_fu_2512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_5_5_fu_2506_p2),17));

        tmp_38_5_6_cast_fu_2534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_5_6_fu_2528_p2),17));

        tmp_38_5_cast_fu_2403_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_5_fu_2397_p2),17));

        tmp_38_6_1_cast_fu_2578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_6_1_fu_2572_p2),17));

        tmp_38_6_2_cast_fu_2600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_6_2_fu_2594_p2),17));

        tmp_38_6_3_cast_fu_2622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_6_3_fu_2616_p2),17));

        tmp_38_6_4_cast_fu_2644_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_6_4_fu_2638_p2),17));

        tmp_38_6_5_cast_fu_2665_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_6_5_fu_2659_p2),17));

        tmp_38_6_6_cast_fu_2687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_6_6_fu_2681_p2),17));

        tmp_38_6_cast_fu_2556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_6_fu_2550_p2),18));

    tmp_3_fu_725_p2 <= "1" when (iteration_1_mid2_fu_635_p3 = ap_const_lv19_32) else "0";
    tmp_4_fu_623_p2 <= std_logic_vector(unsigned(iteration_reg_494) + unsigned(ap_const_lv19_283));
    tmp_4_mid1_fu_657_p2 <= "1" when (unsigned(row_s_fu_651_p2) < unsigned(ap_const_lv9_1E0)) else "0";
    tmp_4_mid2_fu_669_p3 <= 
        tmp_4_mid1_fu_657_p2 when (exitcond_fu_629_p2(0) = '1') else 
        tmp_5_fu_663_p2;
    tmp_5_fu_663_p2 <= "1" when (unsigned(row_reg_505) < unsigned(ap_const_lv9_1E0)) else "0";
    tmp_65_fu_770_p1 <= tmp_7_i_1_fu_757_p3(3 - 1 downto 0);
    tmp_66_fu_774_p1 <= p_j_1_fu_749_p3(3 - 1 downto 0);
    tmp_67_fu_3181_p1 <= grp_fu_3175_p2(8 - 1 downto 0);
    tmp_6_fu_683_p2 <= "1" when (unsigned(row_reg_505) > unsigned(ap_const_lv9_2)) else "0";
    tmp_6_mid1_fu_677_p2 <= "1" when (unsigned(row_s_fu_651_p2) > unsigned(ap_const_lv9_2)) else "0";
    tmp_6_mid2_fu_689_p3 <= 
        tmp_6_mid1_fu_677_p2 when (exitcond_fu_629_p2(0) = '1') else 
        tmp_6_fu_683_p2;
    tmp_7_fu_743_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(i_1_fu_302));
    tmp_7_i_1_fu_757_p3 <= 
        tmp_7_fu_743_p2 when (tmp_9_fu_737_p2(0) = '1') else 
        i_1_fu_302;
    tmp_8_fu_713_p2 <= "1" when (unsigned(iteration_1_mid2_fu_635_p3) < unsigned(ap_const_lv19_31)) else "0";
    tmp_9_fu_737_p2 <= "1" when (signed(j_1_fu_306) > signed(ap_const_lv32_6)) else "0";
    tmp_fu_2741_p2 <= std_logic_vector(signed(tmp_38_1_1_cast_fu_1813_p1) + signed(tmp_38_1_cast_fu_1791_p1));
    tmp_s_fu_719_p2 <= "1" when (iteration_1_mid2_fu_635_p3 = ap_const_lv19_31) else "0";
end behav;
