{"vcs1":{"timestamp_begin":1732107642.337762639, "rt":2.80, "ut":1.34, "st":0.28}}
{"vcselab":{"timestamp_begin":1732107645.213779710, "rt":0.89, "ut":0.29, "st":0.13}}
{"link":{"timestamp_begin":1732107646.174956454, "rt":0.32, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732107641.671223426}
{"VCS_COMP_START_TIME": 1732107641.671223426}
{"VCS_COMP_END_TIME": 1732107657.317284651}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343632}}
{"stitch_vcselab": {"peak_mem": 231544}}
