// Seed: 1114355307
module module_0 #(
    parameter id_5 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_2 = id_2;
  logic _id_5 = id_5;
  assign id_2[1 : 1] = id_2[-1'b0+1&id_5];
  assign id_1 = id_3;
  wire id_6[-1 : 1];
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd80,
    parameter id_19 = 32'd80,
    parameter id_9  = 32'd41
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output logic [7:0] id_20;
  inout wire _id_19;
  input wire id_18;
  input wire _id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_15,
      id_7
  );
  assign modCall_1.id_4 = 0;
  inout logic [7:0] id_12;
  output wire id_11;
  output wire id_10;
  inout wire _id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_25 = 1;
  wire id_26;
  assign id_12[id_19] = 1'h0;
  wire [id_9 : -1] id_27;
  assign id_20[id_17 : 1] = -1;
endmodule
