
SmartLittleBush.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006d1c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406d1c  00406d1c  00016d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20000000  00406d24  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004e8  200009b8  004076dc  000209b8  2**2
                  ALLOC
  4 .stack        00003000  20000ea0  00407bc4  000209b8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  7 .debug_info   00012a7a  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002606  00000000  00000000  000334b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000050f3  00000000  00000000  00035abb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000848  00000000  00000000  0003abae  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008a0  00000000  00000000  0003b3f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001490e  00000000  00000000  0003bc96  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000aa86  00000000  00000000  000505a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00058f1d  00000000  00000000  0005b02a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001e9c  00000000  00000000  000b3f48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	a0 3e 00 20 41 12 40 00 3d 12 40 00 3d 12 40 00     .>. A.@.=.@.=.@.
  400010:	3d 12 40 00 3d 12 40 00 3d 12 40 00 00 00 00 00     =.@.=.@.=.@.....
	...
  40002c:	3d 12 40 00 3d 12 40 00 00 00 00 00 3d 12 40 00     =.@.=.@.....=.@.
  40003c:	3d 12 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     =.@.=.@.=.@.=.@.
  40004c:	3d 12 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     =.@.=.@.=.@.=.@.
  40005c:	3d 12 40 00 3d 12 40 00 3d 12 40 00 00 00 00 00     =.@.=.@.=.@.....
  40006c:	c5 10 40 00 d9 10 40 00 ed 10 40 00 3d 12 40 00     ..@...@...@.=.@.
  40007c:	3d 12 40 00 00 00 00 00 00 00 00 00 3d 12 40 00     =.@.........=.@.
  40008c:	3d 12 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     =.@.=.@.=.@.=.@.
  40009c:	29 18 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     ).@.=.@.=.@.=.@.
  4000ac:	3d 12 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     =.@.=.@.=.@.=.@.
  4000bc:	3d 12 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     =.@.=.@.=.@.=.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009b8 	.word	0x200009b8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00406d24 	.word	0x00406d24

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00406d24 	.word	0x00406d24
  40012c:	200009bc 	.word	0x200009bc
  400130:	00406d24 	.word	0x00406d24
  400134:	00000000 	.word	0x00000000

00400138 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400138:	b4f0      	push	{r4, r5, r6, r7}
  40013a:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  40013c:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400140:	2810      	cmp	r0, #16
  400142:	bf28      	it	cs
  400144:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400146:	2800      	cmp	r0, #0
  400148:	bf08      	it	eq
  40014a:	2001      	moveq	r0, #1
{
  40014c:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40014e:	4d10      	ldr	r5, [pc, #64]	; (400190 <aat31xx_set_backlight+0x58>)
  400150:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  400154:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400156:	2418      	movs	r4, #24
  400158:	636f      	str	r7, [r5, #52]	; 0x34
  40015a:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40015c:	9b01      	ldr	r3, [sp, #4]
  40015e:	1e5a      	subs	r2, r3, #1
  400160:	9201      	str	r2, [sp, #4]
  400162:	2b00      	cmp	r3, #0
  400164:	d1fa      	bne.n	40015c <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400166:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400168:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40016a:	9b01      	ldr	r3, [sp, #4]
  40016c:	1e5a      	subs	r2, r3, #1
  40016e:	9201      	str	r2, [sp, #4]
  400170:	2b00      	cmp	r3, #0
  400172:	d1fa      	bne.n	40016a <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  400174:	3101      	adds	r1, #1
  400176:	4281      	cmp	r1, r0
  400178:	d3ee      	bcc.n	400158 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  40017a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40017e:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400180:	9b01      	ldr	r3, [sp, #4]
  400182:	1e5a      	subs	r2, r3, #1
  400184:	9201      	str	r2, [sp, #4]
  400186:	2b00      	cmp	r3, #0
  400188:	d1fa      	bne.n	400180 <aat31xx_set_backlight+0x48>
	}
}
  40018a:	b002      	add	sp, #8
  40018c:	bcf0      	pop	{r4, r5, r6, r7}
  40018e:	4770      	bx	lr
  400190:	400e1200 	.word	0x400e1200

00400194 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400194:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400196:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40019a:	4b06      	ldr	r3, [pc, #24]	; (4001b4 <aat31xx_disable_backlight+0x20>)
  40019c:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  40019e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001a2:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001a4:	9b01      	ldr	r3, [sp, #4]
  4001a6:	1e5a      	subs	r2, r3, #1
  4001a8:	9201      	str	r2, [sp, #4]
  4001aa:	2b00      	cmp	r3, #0
  4001ac:	d1fa      	bne.n	4001a4 <aat31xx_disable_backlight+0x10>
	}
}
  4001ae:	b002      	add	sp, #8
  4001b0:	4770      	bx	lr
  4001b2:	bf00      	nop
  4001b4:	400e1200 	.word	0x400e1200

004001b8 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4001b8:	4b0b      	ldr	r3, [pc, #44]	; (4001e8 <ili93xx_write_ram_prepare+0x30>)
  4001ba:	781b      	ldrb	r3, [r3, #0]
  4001bc:	2b01      	cmp	r3, #1
  4001be:	d002      	beq.n	4001c6 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4001c0:	2b02      	cmp	r3, #2
  4001c2:	d007      	beq.n	4001d4 <ili93xx_write_ram_prepare+0x1c>
  4001c4:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4001c6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4001ca:	2200      	movs	r2, #0
  4001cc:	701a      	strb	r2, [r3, #0]
  4001ce:	2222      	movs	r2, #34	; 0x22
  4001d0:	701a      	strb	r2, [r3, #0]
  4001d2:	4770      	bx	lr
  4001d4:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4001d8:	222c      	movs	r2, #44	; 0x2c
  4001da:	701a      	strb	r2, [r3, #0]
  4001dc:	2200      	movs	r2, #0
  4001de:	701a      	strb	r2, [r3, #0]
  4001e0:	223c      	movs	r2, #60	; 0x3c
  4001e2:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  4001e4:	e7ee      	b.n	4001c4 <ili93xx_write_ram_prepare+0xc>
  4001e6:	bf00      	nop
  4001e8:	200009d4 	.word	0x200009d4

004001ec <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  4001ec:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4001f0:	4b03      	ldr	r3, [pc, #12]	; (400200 <ili93xx_write_ram+0x14>)
  4001f2:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  4001f4:	f3c0 2207 	ubfx	r2, r0, #8, #8
  4001f8:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  4001fa:	b2c0      	uxtb	r0, r0
  4001fc:	7018      	strb	r0, [r3, #0]
  4001fe:	4770      	bx	lr
  400200:	61000002 	.word	0x61000002

00400204 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400208:	4607      	mov	r7, r0
  40020a:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40020c:	f031 0907 	bics.w	r9, r1, #7
  400210:	d023      	beq.n	40025a <ili93xx_write_ram_buffer+0x56>
  400212:	4604      	mov	r4, r0
  400214:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400216:	4d12      	ldr	r5, [pc, #72]	; (400260 <ili93xx_write_ram_buffer+0x5c>)
  400218:	6820      	ldr	r0, [r4, #0]
  40021a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  40021c:	6860      	ldr	r0, [r4, #4]
  40021e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  400220:	68a0      	ldr	r0, [r4, #8]
  400222:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400224:	68e0      	ldr	r0, [r4, #12]
  400226:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400228:	6920      	ldr	r0, [r4, #16]
  40022a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  40022c:	6960      	ldr	r0, [r4, #20]
  40022e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400230:	69a0      	ldr	r0, [r4, #24]
  400232:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400234:	69e0      	ldr	r0, [r4, #28]
  400236:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400238:	3608      	adds	r6, #8
  40023a:	3420      	adds	r4, #32
  40023c:	454e      	cmp	r6, r9
  40023e:	d3eb      	bcc.n	400218 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400240:	4546      	cmp	r6, r8
  400242:	d208      	bcs.n	400256 <ili93xx_write_ram_buffer+0x52>
  400244:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400248:	4d05      	ldr	r5, [pc, #20]	; (400260 <ili93xx_write_ram_buffer+0x5c>)
  40024a:	f857 0b04 	ldr.w	r0, [r7], #4
  40024e:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  400250:	3601      	adds	r6, #1
  400252:	45b0      	cmp	r8, r6
  400254:	d1f9      	bne.n	40024a <ili93xx_write_ram_buffer+0x46>
  400256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40025a:	464e      	mov	r6, r9
  40025c:	e7f0      	b.n	400240 <ili93xx_write_ram_buffer+0x3c>
  40025e:	bf00      	nop
  400260:	004001ed 	.word	0x004001ed

00400264 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400264:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400268:	2200      	movs	r2, #0
  40026a:	701a      	strb	r2, [r3, #0]
  40026c:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  40026e:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400270:	3302      	adds	r3, #2
  400272:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400274:	b2c9      	uxtb	r1, r1
  400276:	7019      	strb	r1, [r3, #0]
  400278:	4770      	bx	lr
	...

0040027c <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  40027c:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40027e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400282:	2400      	movs	r4, #0
  400284:	701c      	strb	r4, [r3, #0]
  400286:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400288:	b14a      	cbz	r2, 40029e <ili93xx_write_register+0x22>
  40028a:	1e4b      	subs	r3, r1, #1
  40028c:	1e50      	subs	r0, r2, #1
  40028e:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400292:	4804      	ldr	r0, [pc, #16]	; (4002a4 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400294:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400298:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40029a:	428b      	cmp	r3, r1
  40029c:	d1fa      	bne.n	400294 <ili93xx_write_register+0x18>
	}
}
  40029e:	bc10      	pop	{r4}
  4002a0:	4770      	bx	lr
  4002a2:	bf00      	nop
  4002a4:	61000002 	.word	0x61000002

004002a8 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4002a8:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002aa:	2300      	movs	r3, #0
  4002ac:	9301      	str	r3, [sp, #4]
  4002ae:	9b01      	ldr	r3, [sp, #4]
  4002b0:	4298      	cmp	r0, r3
  4002b2:	d911      	bls.n	4002d8 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4002b4:	2100      	movs	r1, #0
  4002b6:	4a09      	ldr	r2, [pc, #36]	; (4002dc <ili93xx_delay+0x34>)
  4002b8:	9101      	str	r1, [sp, #4]
  4002ba:	9b01      	ldr	r3, [sp, #4]
  4002bc:	4293      	cmp	r3, r2
  4002be:	d805      	bhi.n	4002cc <ili93xx_delay+0x24>
  4002c0:	9b01      	ldr	r3, [sp, #4]
  4002c2:	3301      	adds	r3, #1
  4002c4:	9301      	str	r3, [sp, #4]
  4002c6:	9b01      	ldr	r3, [sp, #4]
  4002c8:	4293      	cmp	r3, r2
  4002ca:	d9f9      	bls.n	4002c0 <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  4002cc:	9b01      	ldr	r3, [sp, #4]
  4002ce:	3301      	adds	r3, #1
  4002d0:	9301      	str	r3, [sp, #4]
  4002d2:	9b01      	ldr	r3, [sp, #4]
  4002d4:	4283      	cmp	r3, r0
  4002d6:	d3ef      	bcc.n	4002b8 <ili93xx_delay+0x10>
		}
	}
}
  4002d8:	b002      	add	sp, #8
  4002da:	4770      	bx	lr
  4002dc:	0001869f 	.word	0x0001869f

004002e0 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4002e0:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  4002e2:	4c15      	ldr	r4, [pc, #84]	; (400338 <ili93xx_check_box_coordinates+0x58>)
  4002e4:	6824      	ldr	r4, [r4, #0]
  4002e6:	6805      	ldr	r5, [r0, #0]
  4002e8:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  4002ea:	bf24      	itt	cs
  4002ec:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4002f0:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4002f2:	6815      	ldr	r5, [r2, #0]
  4002f4:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  4002f6:	bf9c      	itt	ls
  4002f8:	f104 34ff 	addls.w	r4, r4, #4294967295
  4002fc:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  4002fe:	4c0f      	ldr	r4, [pc, #60]	; (40033c <ili93xx_check_box_coordinates+0x5c>)
  400300:	6824      	ldr	r4, [r4, #0]
  400302:	680d      	ldr	r5, [r1, #0]
  400304:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400306:	bf24      	itt	cs
  400308:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40030c:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40030e:	681d      	ldr	r5, [r3, #0]
  400310:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400312:	bf9c      	itt	ls
  400314:	f104 34ff 	addls.w	r4, r4, #4294967295
  400318:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  40031a:	6804      	ldr	r4, [r0, #0]
  40031c:	6815      	ldr	r5, [r2, #0]
  40031e:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400320:	bf84      	itt	hi
  400322:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  400324:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400326:	680a      	ldr	r2, [r1, #0]
  400328:	6818      	ldr	r0, [r3, #0]
  40032a:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  40032c:	bf84      	itt	hi
  40032e:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400330:	601a      	strhi	r2, [r3, #0]
	}
}
  400332:	bc30      	pop	{r4, r5}
  400334:	4770      	bx	lr
  400336:	bf00      	nop
  400338:	20000000 	.word	0x20000000
  40033c:	20000004 	.word	0x20000004

00400340 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400340:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400342:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400346:	2200      	movs	r2, #0
  400348:	701a      	strb	r2, [r3, #0]
  40034a:	22d3      	movs	r2, #211	; 0xd3
  40034c:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40034e:	491a      	ldr	r1, [pc, #104]	; (4003b8 <ili93xx_device_type_identify+0x78>)
  400350:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  400352:	f88d 3000 	strb.w	r3, [sp]
  400356:	780b      	ldrb	r3, [r1, #0]
  400358:	f88d 3001 	strb.w	r3, [sp, #1]
  40035c:	780b      	ldrb	r3, [r1, #0]
  40035e:	b2da      	uxtb	r2, r3
  400360:	f88d 2002 	strb.w	r2, [sp, #2]
  400364:	780b      	ldrb	r3, [r1, #0]
  400366:	b2db      	uxtb	r3, r3
  400368:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  40036c:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400370:	b29b      	uxth	r3, r3
  400372:	f249 3241 	movw	r2, #37697	; 0x9341
  400376:	4293      	cmp	r3, r2
  400378:	d014      	beq.n	4003a4 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40037a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40037e:	2200      	movs	r2, #0
  400380:	701a      	strb	r2, [r3, #0]
  400382:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400384:	490c      	ldr	r1, [pc, #48]	; (4003b8 <ili93xx_device_type_identify+0x78>)
  400386:	780b      	ldrb	r3, [r1, #0]
  400388:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  40038a:	f88d 2000 	strb.w	r2, [sp]
  40038e:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400390:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  400394:	b29b      	uxth	r3, r3
  400396:	f249 3225 	movw	r2, #37669	; 0x9325
  40039a:	4293      	cmp	r3, r2
  40039c:	d007      	beq.n	4003ae <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  40039e:	2001      	movs	r0, #1
}
  4003a0:	b002      	add	sp, #8
  4003a2:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  4003a4:	2202      	movs	r2, #2
  4003a6:	4b05      	ldr	r3, [pc, #20]	; (4003bc <ili93xx_device_type_identify+0x7c>)
  4003a8:	701a      	strb	r2, [r3, #0]
		return 0;
  4003aa:	2000      	movs	r0, #0
  4003ac:	e7f8      	b.n	4003a0 <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4003ae:	2201      	movs	r2, #1
  4003b0:	4b02      	ldr	r3, [pc, #8]	; (4003bc <ili93xx_device_type_identify+0x7c>)
  4003b2:	701a      	strb	r2, [r3, #0]
		return 0;
  4003b4:	2000      	movs	r0, #0
  4003b6:	e7f3      	b.n	4003a0 <ili93xx_device_type_identify+0x60>
  4003b8:	61000002 	.word	0x61000002
  4003bc:	200009d4 	.word	0x200009d4

004003c0 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4003c0:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4003c2:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <ili93xx_display_on+0x28>)
  4003c4:	781b      	ldrb	r3, [r3, #0]
  4003c6:	2b01      	cmp	r3, #1
  4003c8:	d002      	beq.n	4003d0 <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4003ca:	2b02      	cmp	r3, #2
  4003cc:	d006      	beq.n	4003dc <ili93xx_display_on+0x1c>
  4003ce:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  4003d0:	f240 1133 	movw	r1, #307	; 0x133
  4003d4:	2007      	movs	r0, #7
  4003d6:	4b05      	ldr	r3, [pc, #20]	; (4003ec <ili93xx_display_on+0x2c>)
  4003d8:	4798      	blx	r3
  4003da:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4003dc:	2200      	movs	r2, #0
  4003de:	4611      	mov	r1, r2
  4003e0:	2029      	movs	r0, #41	; 0x29
  4003e2:	4b03      	ldr	r3, [pc, #12]	; (4003f0 <ili93xx_display_on+0x30>)
  4003e4:	4798      	blx	r3
	}
}
  4003e6:	e7f2      	b.n	4003ce <ili93xx_display_on+0xe>
  4003e8:	200009d4 	.word	0x200009d4
  4003ec:	00400265 	.word	0x00400265
  4003f0:	0040027d 	.word	0x0040027d

004003f4 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4003f4:	4a04      	ldr	r2, [pc, #16]	; (400408 <ili93xx_set_foreground_color+0x14>)
  4003f6:	1f13      	subs	r3, r2, #4
  4003f8:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  4003fc:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400400:	4293      	cmp	r3, r2
  400402:	d1fb      	bne.n	4003fc <ili93xx_set_foreground_color+0x8>
	}
}
  400404:	4770      	bx	lr
  400406:	bf00      	nop
  400408:	200009d8 	.word	0x200009d8

0040040c <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  40040c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400410:	b082      	sub	sp, #8
  400412:	460c      	mov	r4, r1
  400414:	4617      	mov	r7, r2
  400416:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400418:	4b23      	ldr	r3, [pc, #140]	; (4004a8 <ili93xx_set_window+0x9c>)
  40041a:	781b      	ldrb	r3, [r3, #0]
  40041c:	2b01      	cmp	r3, #1
  40041e:	d004      	beq.n	40042a <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400420:	2b02      	cmp	r3, #2
  400422:	d017      	beq.n	400454 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  400424:	b002      	add	sp, #8
  400426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  40042a:	b285      	uxth	r5, r0
  40042c:	4629      	mov	r1, r5
  40042e:	2050      	movs	r0, #80	; 0x50
  400430:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4004b0 <ili93xx_set_window+0xa4>
  400434:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400436:	1e78      	subs	r0, r7, #1
  400438:	4428      	add	r0, r5
  40043a:	b281      	uxth	r1, r0
  40043c:	2051      	movs	r0, #81	; 0x51
  40043e:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  400440:	b2a4      	uxth	r4, r4
  400442:	4621      	mov	r1, r4
  400444:	2052      	movs	r0, #82	; 0x52
  400446:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400448:	3e01      	subs	r6, #1
  40044a:	4434      	add	r4, r6
  40044c:	b2a1      	uxth	r1, r4
  40044e:	2053      	movs	r0, #83	; 0x53
  400450:	47c0      	blx	r8
  400452:	e7e7      	b.n	400424 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  400454:	0a03      	lsrs	r3, r0, #8
  400456:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  40045a:	b2c2      	uxtb	r2, r0
  40045c:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400460:	1e7b      	subs	r3, r7, #1
  400462:	4418      	add	r0, r3
  400464:	0a00      	lsrs	r0, r0, #8
  400466:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  40046a:	461f      	mov	r7, r3
  40046c:	4417      	add	r7, r2
  40046e:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400472:	2204      	movs	r2, #4
  400474:	eb0d 0102 	add.w	r1, sp, r2
  400478:	202a      	movs	r0, #42	; 0x2a
  40047a:	4d0c      	ldr	r5, [pc, #48]	; (4004ac <ili93xx_set_window+0xa0>)
  40047c:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  40047e:	0a23      	lsrs	r3, r4, #8
  400480:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400484:	b2e2      	uxtb	r2, r4
  400486:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  40048a:	1e73      	subs	r3, r6, #1
  40048c:	441c      	add	r4, r3
  40048e:	0a24      	lsrs	r4, r4, #8
  400490:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400494:	461e      	mov	r6, r3
  400496:	4416      	add	r6, r2
  400498:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  40049c:	2204      	movs	r2, #4
  40049e:	eb0d 0102 	add.w	r1, sp, r2
  4004a2:	202b      	movs	r0, #43	; 0x2b
  4004a4:	47a8      	blx	r5
}
  4004a6:	e7bd      	b.n	400424 <ili93xx_set_window+0x18>
  4004a8:	200009d4 	.word	0x200009d4
  4004ac:	0040027d 	.word	0x0040027d
  4004b0:	00400265 	.word	0x00400265

004004b4 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4004b4:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004b6:	4b07      	ldr	r3, [pc, #28]	; (4004d4 <ili93xx_set_cursor_position+0x20>)
  4004b8:	781b      	ldrb	r3, [r3, #0]
  4004ba:	2b01      	cmp	r3, #1
  4004bc:	d000      	beq.n	4004c0 <ili93xx_set_cursor_position+0xc>
  4004be:	bd38      	pop	{r3, r4, r5, pc}
  4004c0:	460c      	mov	r4, r1
  4004c2:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4004c4:	2020      	movs	r0, #32
  4004c6:	4d04      	ldr	r5, [pc, #16]	; (4004d8 <ili93xx_set_cursor_position+0x24>)
  4004c8:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  4004ca:	4621      	mov	r1, r4
  4004cc:	2021      	movs	r0, #33	; 0x21
  4004ce:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  4004d0:	e7f5      	b.n	4004be <ili93xx_set_cursor_position+0xa>
  4004d2:	bf00      	nop
  4004d4:	200009d4 	.word	0x200009d4
  4004d8:	00400265 	.word	0x00400265

004004dc <ili93xx_init>:
{
  4004dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4004e0:	b083      	sub	sp, #12
  4004e2:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  4004e4:	4bac      	ldr	r3, [pc, #688]	; (400798 <ili93xx_init+0x2bc>)
  4004e6:	4798      	blx	r3
  4004e8:	2800      	cmp	r0, #0
  4004ea:	f040 8152 	bne.w	400792 <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  4004ee:	22f0      	movs	r2, #240	; 0xf0
  4004f0:	4baa      	ldr	r3, [pc, #680]	; (40079c <ili93xx_init+0x2c0>)
  4004f2:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4004f4:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4004f8:	4ba9      	ldr	r3, [pc, #676]	; (4007a0 <ili93xx_init+0x2c4>)
  4004fa:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004fc:	4ba9      	ldr	r3, [pc, #676]	; (4007a4 <ili93xx_init+0x2c8>)
  4004fe:	781b      	ldrb	r3, [r3, #0]
  400500:	2b01      	cmp	r3, #1
  400502:	d006      	beq.n	400512 <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400504:	2b02      	cmp	r3, #2
  400506:	f000 80b5 	beq.w	400674 <ili93xx_init+0x198>
		return 1;
  40050a:	2001      	movs	r0, #1
}
  40050c:	b003      	add	sp, #12
  40050e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400512:	2133      	movs	r1, #51	; 0x33
  400514:	2007      	movs	r0, #7
  400516:	4ca4      	ldr	r4, [pc, #656]	; (4007a8 <ili93xx_init+0x2cc>)
  400518:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40051a:	2100      	movs	r1, #0
  40051c:	2010      	movs	r0, #16
  40051e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400520:	2101      	movs	r1, #1
  400522:	2000      	movs	r0, #0
  400524:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400526:	f44f 7180 	mov.w	r1, #256	; 0x100
  40052a:	2001      	movs	r0, #1
  40052c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  40052e:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400532:	2002      	movs	r0, #2
  400534:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400536:	2100      	movs	r1, #0
  400538:	2004      	movs	r0, #4
  40053a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  40053c:	f240 2107 	movw	r1, #519	; 0x207
  400540:	2008      	movs	r0, #8
  400542:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400544:	2100      	movs	r1, #0
  400546:	2009      	movs	r0, #9
  400548:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  40054a:	2100      	movs	r1, #0
  40054c:	200a      	movs	r0, #10
  40054e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400550:	2100      	movs	r1, #0
  400552:	200c      	movs	r0, #12
  400554:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400556:	2100      	movs	r1, #0
  400558:	200d      	movs	r0, #13
  40055a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  40055c:	2100      	movs	r1, #0
  40055e:	200f      	movs	r0, #15
  400560:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400562:	2100      	movs	r1, #0
  400564:	2010      	movs	r0, #16
  400566:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400568:	2100      	movs	r1, #0
  40056a:	2011      	movs	r0, #17
  40056c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  40056e:	2100      	movs	r1, #0
  400570:	2012      	movs	r0, #18
  400572:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400574:	2100      	movs	r1, #0
  400576:	2013      	movs	r0, #19
  400578:	47a0      	blx	r4
		ili93xx_delay(200);
  40057a:	20c8      	movs	r0, #200	; 0xc8
  40057c:	4d8b      	ldr	r5, [pc, #556]	; (4007ac <ili93xx_init+0x2d0>)
  40057e:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400580:	f241 2190 	movw	r1, #4752	; 0x1290
  400584:	2010      	movs	r0, #16
  400586:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400588:	f240 2127 	movw	r1, #551	; 0x227
  40058c:	2011      	movs	r0, #17
  40058e:	47a0      	blx	r4
		ili93xx_delay(50);
  400590:	2032      	movs	r0, #50	; 0x32
  400592:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400594:	211b      	movs	r1, #27
  400596:	2012      	movs	r0, #18
  400598:	47a0      	blx	r4
		ili93xx_delay(50);
  40059a:	2032      	movs	r0, #50	; 0x32
  40059c:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40059e:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4005a2:	2013      	movs	r0, #19
  4005a4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  4005a6:	2119      	movs	r1, #25
  4005a8:	2029      	movs	r0, #41	; 0x29
  4005aa:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4005ac:	210d      	movs	r1, #13
  4005ae:	202b      	movs	r0, #43	; 0x2b
  4005b0:	47a0      	blx	r4
		ili93xx_delay(50);
  4005b2:	2032      	movs	r0, #50	; 0x32
  4005b4:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4005b6:	2100      	movs	r1, #0
  4005b8:	2030      	movs	r0, #48	; 0x30
  4005ba:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4005bc:	f44f 7101 	mov.w	r1, #516	; 0x204
  4005c0:	2031      	movs	r0, #49	; 0x31
  4005c2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  4005c4:	f44f 7100 	mov.w	r1, #512	; 0x200
  4005c8:	2032      	movs	r0, #50	; 0x32
  4005ca:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  4005cc:	2107      	movs	r1, #7
  4005ce:	2035      	movs	r0, #53	; 0x35
  4005d0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  4005d2:	f241 4104 	movw	r1, #5124	; 0x1404
  4005d6:	2036      	movs	r0, #54	; 0x36
  4005d8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  4005da:	f240 7105 	movw	r1, #1797	; 0x705
  4005de:	2037      	movs	r0, #55	; 0x37
  4005e0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  4005e2:	f240 3105 	movw	r1, #773	; 0x305
  4005e6:	2038      	movs	r0, #56	; 0x38
  4005e8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4005ea:	f240 7107 	movw	r1, #1799	; 0x707
  4005ee:	2039      	movs	r0, #57	; 0x39
  4005f0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4005f2:	f240 7101 	movw	r1, #1793	; 0x701
  4005f6:	203c      	movs	r0, #60	; 0x3c
  4005f8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4005fa:	210e      	movs	r1, #14
  4005fc:	203d      	movs	r0, #61	; 0x3d
  4005fe:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400600:	f24d 0110 	movw	r1, #53264	; 0xd010
  400604:	2003      	movs	r0, #3
  400606:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400608:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  40060c:	2060      	movs	r0, #96	; 0x60
  40060e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400610:	2101      	movs	r1, #1
  400612:	2061      	movs	r0, #97	; 0x61
  400614:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400616:	2100      	movs	r1, #0
  400618:	206a      	movs	r0, #106	; 0x6a
  40061a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  40061c:	2100      	movs	r1, #0
  40061e:	2080      	movs	r0, #128	; 0x80
  400620:	47a0      	blx	r4
		ili93xx_write_register_word(
  400622:	2100      	movs	r1, #0
  400624:	2081      	movs	r0, #129	; 0x81
  400626:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400628:	2100      	movs	r1, #0
  40062a:	2082      	movs	r0, #130	; 0x82
  40062c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  40062e:	2100      	movs	r1, #0
  400630:	2083      	movs	r0, #131	; 0x83
  400632:	47a0      	blx	r4
		ili93xx_write_register_word(
  400634:	2100      	movs	r1, #0
  400636:	2084      	movs	r0, #132	; 0x84
  400638:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  40063a:	2100      	movs	r1, #0
  40063c:	2085      	movs	r0, #133	; 0x85
  40063e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400640:	2110      	movs	r1, #16
  400642:	2090      	movs	r0, #144	; 0x90
  400644:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400646:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40064a:	2092      	movs	r0, #146	; 0x92
  40064c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  40064e:	f44f 7188 	mov.w	r1, #272	; 0x110
  400652:	2095      	movs	r0, #149	; 0x95
  400654:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400656:	6873      	ldr	r3, [r6, #4]
  400658:	6832      	ldr	r2, [r6, #0]
  40065a:	2100      	movs	r1, #0
  40065c:	4608      	mov	r0, r1
  40065e:	4c54      	ldr	r4, [pc, #336]	; (4007b0 <ili93xx_init+0x2d4>)
  400660:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400662:	68b0      	ldr	r0, [r6, #8]
  400664:	4b53      	ldr	r3, [pc, #332]	; (4007b4 <ili93xx_init+0x2d8>)
  400666:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400668:	2100      	movs	r1, #0
  40066a:	4608      	mov	r0, r1
  40066c:	4b52      	ldr	r3, [pc, #328]	; (4007b8 <ili93xx_init+0x2dc>)
  40066e:	4798      	blx	r3
	return 0;
  400670:	2000      	movs	r0, #0
  400672:	e74b      	b.n	40050c <ili93xx_init+0x30>
		paratable[0] = 0x39;
  400674:	2339      	movs	r3, #57	; 0x39
  400676:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  40067a:	232c      	movs	r3, #44	; 0x2c
  40067c:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  400680:	2400      	movs	r4, #0
  400682:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400686:	2334      	movs	r3, #52	; 0x34
  400688:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  40068c:	2702      	movs	r7, #2
  40068e:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400692:	2205      	movs	r2, #5
  400694:	4669      	mov	r1, sp
  400696:	20cb      	movs	r0, #203	; 0xcb
  400698:	4d48      	ldr	r5, [pc, #288]	; (4007bc <ili93xx_init+0x2e0>)
  40069a:	47a8      	blx	r5
		paratable[0] = 0;
  40069c:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  4006a0:	23aa      	movs	r3, #170	; 0xaa
  4006a2:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  4006a6:	23b0      	movs	r3, #176	; 0xb0
  4006a8:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4006ac:	2203      	movs	r2, #3
  4006ae:	4669      	mov	r1, sp
  4006b0:	20cf      	movs	r0, #207	; 0xcf
  4006b2:	47a8      	blx	r5
		paratable[0] = 0x30;
  4006b4:	2330      	movs	r3, #48	; 0x30
  4006b6:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4006ba:	2201      	movs	r2, #1
  4006bc:	4669      	mov	r1, sp
  4006be:	20f7      	movs	r0, #247	; 0xf7
  4006c0:	47a8      	blx	r5
		paratable[0] = 0x25;
  4006c2:	2325      	movs	r3, #37	; 0x25
  4006c4:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  4006c8:	2201      	movs	r2, #1
  4006ca:	4669      	mov	r1, sp
  4006cc:	20c0      	movs	r0, #192	; 0xc0
  4006ce:	47a8      	blx	r5
		paratable[0] = 0x11;
  4006d0:	f04f 0911 	mov.w	r9, #17
  4006d4:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  4006d8:	2201      	movs	r2, #1
  4006da:	4669      	mov	r1, sp
  4006dc:	20c1      	movs	r0, #193	; 0xc1
  4006de:	47a8      	blx	r5
		paratable[0] = 0x5C;
  4006e0:	235c      	movs	r3, #92	; 0x5c
  4006e2:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  4006e6:	234c      	movs	r3, #76	; 0x4c
  4006e8:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  4006ec:	463a      	mov	r2, r7
  4006ee:	4669      	mov	r1, sp
  4006f0:	20c5      	movs	r0, #197	; 0xc5
  4006f2:	47a8      	blx	r5
		paratable[0] = 0x94;
  4006f4:	2394      	movs	r3, #148	; 0x94
  4006f6:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4006fa:	2201      	movs	r2, #1
  4006fc:	4669      	mov	r1, sp
  4006fe:	20c7      	movs	r0, #199	; 0xc7
  400700:	47a8      	blx	r5
		paratable[0] = 0x85;
  400702:	2385      	movs	r3, #133	; 0x85
  400704:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400708:	f04f 0801 	mov.w	r8, #1
  40070c:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  400710:	2378      	movs	r3, #120	; 0x78
  400712:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400716:	2203      	movs	r2, #3
  400718:	4669      	mov	r1, sp
  40071a:	20e8      	movs	r0, #232	; 0xe8
  40071c:	47a8      	blx	r5
		paratable[0] = 0x00;
  40071e:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  400722:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400726:	463a      	mov	r2, r7
  400728:	4669      	mov	r1, sp
  40072a:	20ea      	movs	r0, #234	; 0xea
  40072c:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  40072e:	2348      	movs	r3, #72	; 0x48
  400730:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400734:	4642      	mov	r2, r8
  400736:	4669      	mov	r1, sp
  400738:	2036      	movs	r0, #54	; 0x36
  40073a:	47a8      	blx	r5
		paratable[0] = 0x06;
  40073c:	2306      	movs	r3, #6
  40073e:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400742:	4642      	mov	r2, r8
  400744:	4669      	mov	r1, sp
  400746:	203a      	movs	r0, #58	; 0x3a
  400748:	47a8      	blx	r5
		paratable[0] = 0x02;
  40074a:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  40074e:	2382      	movs	r3, #130	; 0x82
  400750:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400754:	2327      	movs	r3, #39	; 0x27
  400756:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  40075a:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40075e:	2204      	movs	r2, #4
  400760:	4669      	mov	r1, sp
  400762:	20b6      	movs	r0, #182	; 0xb6
  400764:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400766:	6873      	ldr	r3, [r6, #4]
  400768:	6832      	ldr	r2, [r6, #0]
  40076a:	4621      	mov	r1, r4
  40076c:	4620      	mov	r0, r4
  40076e:	4f10      	ldr	r7, [pc, #64]	; (4007b0 <ili93xx_init+0x2d4>)
  400770:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400772:	68b0      	ldr	r0, [r6, #8]
  400774:	4b0f      	ldr	r3, [pc, #60]	; (4007b4 <ili93xx_init+0x2d8>)
  400776:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400778:	4622      	mov	r2, r4
  40077a:	4669      	mov	r1, sp
  40077c:	4648      	mov	r0, r9
  40077e:	47a8      	blx	r5
		ili93xx_delay(10);
  400780:	200a      	movs	r0, #10
  400782:	4b0a      	ldr	r3, [pc, #40]	; (4007ac <ili93xx_init+0x2d0>)
  400784:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400786:	4622      	mov	r2, r4
  400788:	4669      	mov	r1, sp
  40078a:	2029      	movs	r0, #41	; 0x29
  40078c:	47a8      	blx	r5
	return 0;
  40078e:	4620      	mov	r0, r4
  400790:	e6bc      	b.n	40050c <ili93xx_init+0x30>
		return 1;
  400792:	2001      	movs	r0, #1
  400794:	e6ba      	b.n	40050c <ili93xx_init+0x30>
  400796:	bf00      	nop
  400798:	00400341 	.word	0x00400341
  40079c:	20000000 	.word	0x20000000
  4007a0:	20000004 	.word	0x20000004
  4007a4:	200009d4 	.word	0x200009d4
  4007a8:	00400265 	.word	0x00400265
  4007ac:	004002a9 	.word	0x004002a9
  4007b0:	0040040d 	.word	0x0040040d
  4007b4:	004003f5 	.word	0x004003f5
  4007b8:	004004b5 	.word	0x004004b5
  4007bc:	0040027d 	.word	0x0040027d

004007c0 <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4007c0:	4b16      	ldr	r3, [pc, #88]	; (40081c <ili93xx_draw_pixel+0x5c>)
  4007c2:	681b      	ldr	r3, [r3, #0]
  4007c4:	4283      	cmp	r3, r0
  4007c6:	d924      	bls.n	400812 <ili93xx_draw_pixel+0x52>
  4007c8:	4b15      	ldr	r3, [pc, #84]	; (400820 <ili93xx_draw_pixel+0x60>)
  4007ca:	681b      	ldr	r3, [r3, #0]
  4007cc:	428b      	cmp	r3, r1
  4007ce:	d922      	bls.n	400816 <ili93xx_draw_pixel+0x56>
{
  4007d0:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4007d2:	4b14      	ldr	r3, [pc, #80]	; (400824 <ili93xx_draw_pixel+0x64>)
  4007d4:	781b      	ldrb	r3, [r3, #0]
  4007d6:	2b01      	cmp	r3, #1
  4007d8:	d003      	beq.n	4007e2 <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4007da:	2b02      	cmp	r3, #2
  4007dc:	d00d      	beq.n	4007fa <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4007de:	2000      	movs	r0, #0
}
  4007e0:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  4007e2:	b289      	uxth	r1, r1
  4007e4:	b280      	uxth	r0, r0
  4007e6:	4b10      	ldr	r3, [pc, #64]	; (400828 <ili93xx_draw_pixel+0x68>)
  4007e8:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  4007ea:	4b10      	ldr	r3, [pc, #64]	; (40082c <ili93xx_draw_pixel+0x6c>)
  4007ec:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4007ee:	4b10      	ldr	r3, [pc, #64]	; (400830 <ili93xx_draw_pixel+0x70>)
  4007f0:	6818      	ldr	r0, [r3, #0]
  4007f2:	4b10      	ldr	r3, [pc, #64]	; (400834 <ili93xx_draw_pixel+0x74>)
  4007f4:	4798      	blx	r3
	return 0;
  4007f6:	2000      	movs	r0, #0
  4007f8:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4007fa:	2300      	movs	r3, #0
  4007fc:	461a      	mov	r2, r3
  4007fe:	4c0e      	ldr	r4, [pc, #56]	; (400838 <ili93xx_draw_pixel+0x78>)
  400800:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  400802:	4b0a      	ldr	r3, [pc, #40]	; (40082c <ili93xx_draw_pixel+0x6c>)
  400804:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400806:	4b0a      	ldr	r3, [pc, #40]	; (400830 <ili93xx_draw_pixel+0x70>)
  400808:	6818      	ldr	r0, [r3, #0]
  40080a:	4b0a      	ldr	r3, [pc, #40]	; (400834 <ili93xx_draw_pixel+0x74>)
  40080c:	4798      	blx	r3
	return 0;
  40080e:	2000      	movs	r0, #0
  400810:	bd10      	pop	{r4, pc}
		return 1;
  400812:	2001      	movs	r0, #1
  400814:	4770      	bx	lr
  400816:	2001      	movs	r0, #1
  400818:	4770      	bx	lr
  40081a:	bf00      	nop
  40081c:	20000000 	.word	0x20000000
  400820:	20000004 	.word	0x20000004
  400824:	200009d4 	.word	0x200009d4
  400828:	004004b5 	.word	0x004004b5
  40082c:	004001b9 	.word	0x004001b9
  400830:	200009d8 	.word	0x200009d8
  400834:	004001ed 	.word	0x004001ed
  400838:	0040040d 	.word	0x0040040d

0040083c <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40083c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400840:	b084      	sub	sp, #16
  400842:	9003      	str	r0, [sp, #12]
  400844:	9102      	str	r1, [sp, #8]
  400846:	9201      	str	r2, [sp, #4]
  400848:	aa04      	add	r2, sp, #16
  40084a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40084e:	4613      	mov	r3, r2
  400850:	aa01      	add	r2, sp, #4
  400852:	a902      	add	r1, sp, #8
  400854:	a803      	add	r0, sp, #12
  400856:	4c22      	ldr	r4, [pc, #136]	; (4008e0 <ili93xx_draw_filled_rectangle+0xa4>)
  400858:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40085a:	9803      	ldr	r0, [sp, #12]
  40085c:	9902      	ldr	r1, [sp, #8]
  40085e:	9b00      	ldr	r3, [sp, #0]
  400860:	3301      	adds	r3, #1
  400862:	9a01      	ldr	r2, [sp, #4]
  400864:	3201      	adds	r2, #1
  400866:	1a5b      	subs	r3, r3, r1
  400868:	1a12      	subs	r2, r2, r0
  40086a:	4c1e      	ldr	r4, [pc, #120]	; (4008e4 <ili93xx_draw_filled_rectangle+0xa8>)
  40086c:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  40086e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400872:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400876:	4b1c      	ldr	r3, [pc, #112]	; (4008e8 <ili93xx_draw_filled_rectangle+0xac>)
  400878:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  40087a:	4b1c      	ldr	r3, [pc, #112]	; (4008ec <ili93xx_draw_filled_rectangle+0xb0>)
  40087c:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40087e:	9a03      	ldr	r2, [sp, #12]
  400880:	9b01      	ldr	r3, [sp, #4]
  400882:	1a9a      	subs	r2, r3, r2
  400884:	9b00      	ldr	r3, [sp, #0]
  400886:	f103 0801 	add.w	r8, r3, #1
  40088a:	9b02      	ldr	r3, [sp, #8]
  40088c:	eba8 0803 	sub.w	r8, r8, r3
  400890:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400894:	4b16      	ldr	r3, [pc, #88]	; (4008f0 <ili93xx_draw_filled_rectangle+0xb4>)
  400896:	fba3 2308 	umull	r2, r3, r3, r8
  40089a:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  40089c:	b153      	cbz	r3, 4008b4 <ili93xx_draw_filled_rectangle+0x78>
  40089e:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008a0:	4f14      	ldr	r7, [pc, #80]	; (4008f4 <ili93xx_draw_filled_rectangle+0xb8>)
  4008a2:	26f0      	movs	r6, #240	; 0xf0
  4008a4:	4d14      	ldr	r5, [pc, #80]	; (4008f8 <ili93xx_draw_filled_rectangle+0xbc>)
  4008a6:	4631      	mov	r1, r6
  4008a8:	4638      	mov	r0, r7
  4008aa:	47a8      	blx	r5
	while (blocks--) {
  4008ac:	3c01      	subs	r4, #1
  4008ae:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008b2:	d1f8      	bne.n	4008a6 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008b4:	490e      	ldr	r1, [pc, #56]	; (4008f0 <ili93xx_draw_filled_rectangle+0xb4>)
  4008b6:	fba1 3108 	umull	r3, r1, r1, r8
  4008ba:	09c9      	lsrs	r1, r1, #7
  4008bc:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4008c0:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4008c4:	480b      	ldr	r0, [pc, #44]	; (4008f4 <ili93xx_draw_filled_rectangle+0xb8>)
  4008c6:	4b0c      	ldr	r3, [pc, #48]	; (4008f8 <ili93xx_draw_filled_rectangle+0xbc>)
  4008c8:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4008ca:	4b0c      	ldr	r3, [pc, #48]	; (4008fc <ili93xx_draw_filled_rectangle+0xc0>)
  4008cc:	681b      	ldr	r3, [r3, #0]
  4008ce:	4a0c      	ldr	r2, [pc, #48]	; (400900 <ili93xx_draw_filled_rectangle+0xc4>)
  4008d0:	6812      	ldr	r2, [r2, #0]
  4008d2:	2100      	movs	r1, #0
  4008d4:	4608      	mov	r0, r1
  4008d6:	4c03      	ldr	r4, [pc, #12]	; (4008e4 <ili93xx_draw_filled_rectangle+0xa8>)
  4008d8:	47a0      	blx	r4
}
  4008da:	b004      	add	sp, #16
  4008dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008e0:	004002e1 	.word	0x004002e1
  4008e4:	0040040d 	.word	0x0040040d
  4008e8:	004004b5 	.word	0x004004b5
  4008ec:	004001b9 	.word	0x004001b9
  4008f0:	88888889 	.word	0x88888889
  4008f4:	200009d8 	.word	0x200009d8
  4008f8:	00400205 	.word	0x00400205
  4008fc:	20000004 	.word	0x20000004
  400900:	20000000 	.word	0x20000000

00400904 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400908:	b085      	sub	sp, #20
  40090a:	9003      	str	r0, [sp, #12]
  40090c:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40090e:	7813      	ldrb	r3, [r2, #0]
  400910:	2b00      	cmp	r3, #0
  400912:	d048      	beq.n	4009a6 <ili93xx_draw_string+0xa2>
  400914:	468b      	mov	fp, r1
  400916:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400918:	f8df 8094 	ldr.w	r8, [pc, #148]	; 4009b0 <ili93xx_draw_string+0xac>
  40091c:	e033      	b.n	400986 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  40091e:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400922:	9b03      	ldr	r3, [sp, #12]
  400924:	9301      	str	r3, [sp, #4]
  400926:	e029      	b.n	40097c <ili93xx_draw_string+0x78>
  400928:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  40092a:	f1b4 3fff 	cmp.w	r4, #4294967295
  40092e:	d009      	beq.n	400944 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400930:	782b      	ldrb	r3, [r5, #0]
  400932:	4123      	asrs	r3, r4
  400934:	f013 0f01 	tst.w	r3, #1
  400938:	d0f6      	beq.n	400928 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  40093a:	ebaa 0104 	sub.w	r1, sl, r4
  40093e:	4630      	mov	r0, r6
  400940:	47c0      	blx	r8
  400942:	e7f1      	b.n	400928 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  400944:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400946:	f10b 090f 	add.w	r9, fp, #15
  40094a:	e002      	b.n	400952 <ili93xx_draw_string+0x4e>
  40094c:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  40094e:	2c01      	cmp	r4, #1
  400950:	d009      	beq.n	400966 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400952:	787b      	ldrb	r3, [r7, #1]
  400954:	4123      	asrs	r3, r4
  400956:	f013 0f01 	tst.w	r3, #1
  40095a:	d0f7      	beq.n	40094c <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  40095c:	eba9 0104 	sub.w	r1, r9, r4
  400960:	4630      	mov	r0, r6
  400962:	47c0      	blx	r8
  400964:	e7f2      	b.n	40094c <ili93xx_draw_string+0x48>
  400966:	3502      	adds	r5, #2
  400968:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  40096a:	9b00      	ldr	r3, [sp, #0]
  40096c:	42b3      	cmp	r3, r6
  40096e:	d002      	beq.n	400976 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400970:	2407      	movs	r4, #7
  400972:	462f      	mov	r7, r5
  400974:	e7dc      	b.n	400930 <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400976:	9b01      	ldr	r3, [sp, #4]
  400978:	330c      	adds	r3, #12
  40097a:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  40097c:	9a02      	ldr	r2, [sp, #8]
  40097e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400982:	9202      	str	r2, [sp, #8]
  400984:	b17b      	cbz	r3, 4009a6 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  400986:	2b0a      	cmp	r3, #10
  400988:	d0c9      	beq.n	40091e <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  40098a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40098e:	4d07      	ldr	r5, [pc, #28]	; (4009ac <ili93xx_draw_string+0xa8>)
  400990:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  400994:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  400998:	9e01      	ldr	r6, [sp, #4]
  40099a:	4633      	mov	r3, r6
  40099c:	330a      	adds	r3, #10
  40099e:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009a0:	f10b 0a07 	add.w	sl, fp, #7
  4009a4:	e7e4      	b.n	400970 <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  4009a6:	b005      	add	sp, #20
  4009a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009ac:	00406274 	.word	0x00406274
  4009b0:	004007c1 	.word	0x004007c1

004009b4 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4009b4:	0109      	lsls	r1, r1, #4
  4009b6:	5042      	str	r2, [r0, r1]
  4009b8:	4770      	bx	lr

004009ba <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4009ba:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4009be:	604a      	str	r2, [r1, #4]
  4009c0:	4770      	bx	lr

004009c2 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4009c2:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4009c6:	608a      	str	r2, [r1, #8]
  4009c8:	4770      	bx	lr

004009ca <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4009ca:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4009ce:	60ca      	str	r2, [r1, #12]
  4009d0:	4770      	bx	lr

004009d2 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4009d2:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4009d4:	0189      	lsls	r1, r1, #6
  4009d6:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4009d8:	2402      	movs	r4, #2
  4009da:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4009dc:	f04f 31ff 	mov.w	r1, #4294967295
  4009e0:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4009e2:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4009e4:	605a      	str	r2, [r3, #4]
}
  4009e6:	bc10      	pop	{r4}
  4009e8:	4770      	bx	lr

004009ea <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4009ea:	0189      	lsls	r1, r1, #6
  4009ec:	2305      	movs	r3, #5
  4009ee:	5043      	str	r3, [r0, r1]
  4009f0:	4770      	bx	lr

004009f2 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4009f2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4009f6:	61ca      	str	r2, [r1, #28]
  4009f8:	4770      	bx	lr

004009fa <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4009fa:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4009fe:	624a      	str	r2, [r1, #36]	; 0x24
  400a00:	4770      	bx	lr

00400a02 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a02:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400a06:	6a08      	ldr	r0, [r1, #32]
}
  400a08:	4770      	bx	lr

00400a0a <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400a0a:	b4f0      	push	{r4, r5, r6, r7}
  400a0c:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400a0e:	2402      	movs	r4, #2
  400a10:	9401      	str	r4, [sp, #4]
  400a12:	2408      	movs	r4, #8
  400a14:	9402      	str	r4, [sp, #8]
  400a16:	2420      	movs	r4, #32
  400a18:	9403      	str	r4, [sp, #12]
  400a1a:	2480      	movs	r4, #128	; 0x80
  400a1c:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400a1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400a20:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400a22:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400a24:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400a28:	d814      	bhi.n	400a54 <tc_find_mck_divisor+0x4a>
  400a2a:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400a2c:	42a0      	cmp	r0, r4
  400a2e:	d217      	bcs.n	400a60 <tc_find_mck_divisor+0x56>
  400a30:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400a32:	af01      	add	r7, sp, #4
  400a34:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400a38:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400a3c:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400a3e:	4284      	cmp	r4, r0
  400a40:	d30a      	bcc.n	400a58 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400a42:	4286      	cmp	r6, r0
  400a44:	d90d      	bls.n	400a62 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400a46:	3501      	adds	r5, #1
	for (ul_index = 0;
  400a48:	2d05      	cmp	r5, #5
  400a4a:	d1f3      	bne.n	400a34 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400a4c:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400a4e:	b006      	add	sp, #24
  400a50:	bcf0      	pop	{r4, r5, r6, r7}
  400a52:	4770      	bx	lr
			return 0;
  400a54:	2000      	movs	r0, #0
  400a56:	e7fa      	b.n	400a4e <tc_find_mck_divisor+0x44>
  400a58:	2000      	movs	r0, #0
  400a5a:	e7f8      	b.n	400a4e <tc_find_mck_divisor+0x44>
	return 1;
  400a5c:	2001      	movs	r0, #1
  400a5e:	e7f6      	b.n	400a4e <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400a60:	2500      	movs	r5, #0
	if (p_uldiv) {
  400a62:	b12a      	cbz	r2, 400a70 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400a64:	a906      	add	r1, sp, #24
  400a66:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400a6a:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400a6e:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400a70:	2b00      	cmp	r3, #0
  400a72:	d0f3      	beq.n	400a5c <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400a74:	601d      	str	r5, [r3, #0]
	return 1;
  400a76:	2001      	movs	r0, #1
  400a78:	e7e9      	b.n	400a4e <tc_find_mck_divisor+0x44>
	...

00400a7c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a7c:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a7e:	480e      	ldr	r0, [pc, #56]	; (400ab8 <sysclk_init+0x3c>)
  400a80:	4b0e      	ldr	r3, [pc, #56]	; (400abc <sysclk_init+0x40>)
  400a82:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a84:	213e      	movs	r1, #62	; 0x3e
  400a86:	2000      	movs	r0, #0
  400a88:	4b0d      	ldr	r3, [pc, #52]	; (400ac0 <sysclk_init+0x44>)
  400a8a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400a8c:	4c0d      	ldr	r4, [pc, #52]	; (400ac4 <sysclk_init+0x48>)
  400a8e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400a90:	2800      	cmp	r0, #0
  400a92:	d0fc      	beq.n	400a8e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400a94:	4b0c      	ldr	r3, [pc, #48]	; (400ac8 <sysclk_init+0x4c>)
  400a96:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400a98:	4a0c      	ldr	r2, [pc, #48]	; (400acc <sysclk_init+0x50>)
  400a9a:	4b0d      	ldr	r3, [pc, #52]	; (400ad0 <sysclk_init+0x54>)
  400a9c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400a9e:	4c0d      	ldr	r4, [pc, #52]	; (400ad4 <sysclk_init+0x58>)
  400aa0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400aa2:	2800      	cmp	r0, #0
  400aa4:	d0fc      	beq.n	400aa0 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400aa6:	2010      	movs	r0, #16
  400aa8:	4b0b      	ldr	r3, [pc, #44]	; (400ad8 <sysclk_init+0x5c>)
  400aaa:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400aac:	4b0b      	ldr	r3, [pc, #44]	; (400adc <sysclk_init+0x60>)
  400aae:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400ab0:	4801      	ldr	r0, [pc, #4]	; (400ab8 <sysclk_init+0x3c>)
  400ab2:	4b02      	ldr	r3, [pc, #8]	; (400abc <sysclk_init+0x40>)
  400ab4:	4798      	blx	r3
  400ab6:	bd10      	pop	{r4, pc}
  400ab8:	07270e00 	.word	0x07270e00
  400abc:	004013fd 	.word	0x004013fd
  400ac0:	00401165 	.word	0x00401165
  400ac4:	004011b9 	.word	0x004011b9
  400ac8:	004011c9 	.word	0x004011c9
  400acc:	20133f01 	.word	0x20133f01
  400ad0:	400e0400 	.word	0x400e0400
  400ad4:	004011d9 	.word	0x004011d9
  400ad8:	00401101 	.word	0x00401101
  400adc:	004012ed 	.word	0x004012ed

00400ae0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400ae0:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400ae2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ae6:	4b46      	ldr	r3, [pc, #280]	; (400c00 <board_init+0x120>)
  400ae8:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400aea:	200b      	movs	r0, #11
  400aec:	4c45      	ldr	r4, [pc, #276]	; (400c04 <board_init+0x124>)
  400aee:	47a0      	blx	r4
  400af0:	200c      	movs	r0, #12
  400af2:	47a0      	blx	r4
  400af4:	200d      	movs	r0, #13
  400af6:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400af8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400afc:	2013      	movs	r0, #19
  400afe:	4c42      	ldr	r4, [pc, #264]	; (400c08 <board_init+0x128>)
  400b00:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400b02:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b06:	2014      	movs	r0, #20
  400b08:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400b0a:	4940      	ldr	r1, [pc, #256]	; (400c0c <board_init+0x12c>)
  400b0c:	2023      	movs	r0, #35	; 0x23
  400b0e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400b10:	493f      	ldr	r1, [pc, #252]	; (400c10 <board_init+0x130>)
  400b12:	204c      	movs	r0, #76	; 0x4c
  400b14:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400b16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400b1a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400b1e:	483d      	ldr	r0, [pc, #244]	; (400c14 <board_init+0x134>)
  400b20:	4b3d      	ldr	r3, [pc, #244]	; (400c18 <board_init+0x138>)
  400b22:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400b24:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b28:	2000      	movs	r0, #0
  400b2a:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400b2c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b30:	2008      	movs	r0, #8
  400b32:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400b34:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b38:	2052      	movs	r0, #82	; 0x52
  400b3a:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400b3c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b40:	200c      	movs	r0, #12
  400b42:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400b44:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b48:	200d      	movs	r0, #13
  400b4a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400b4c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b50:	200e      	movs	r0, #14
  400b52:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400b54:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b58:	200b      	movs	r0, #11
  400b5a:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400b5c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b60:	2015      	movs	r0, #21
  400b62:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400b64:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b68:	2016      	movs	r0, #22
  400b6a:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400b6c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400b70:	2017      	movs	r0, #23
  400b72:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400b74:	2017      	movs	r0, #23
  400b76:	4b29      	ldr	r3, [pc, #164]	; (400c1c <board_init+0x13c>)
  400b78:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400b7a:	4d29      	ldr	r5, [pc, #164]	; (400c20 <board_init+0x140>)
  400b7c:	4629      	mov	r1, r5
  400b7e:	2040      	movs	r0, #64	; 0x40
  400b80:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400b82:	4629      	mov	r1, r5
  400b84:	2041      	movs	r0, #65	; 0x41
  400b86:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400b88:	4629      	mov	r1, r5
  400b8a:	2042      	movs	r0, #66	; 0x42
  400b8c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400b8e:	4629      	mov	r1, r5
  400b90:	2043      	movs	r0, #67	; 0x43
  400b92:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400b94:	4629      	mov	r1, r5
  400b96:	2044      	movs	r0, #68	; 0x44
  400b98:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400b9a:	4629      	mov	r1, r5
  400b9c:	2045      	movs	r0, #69	; 0x45
  400b9e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400ba0:	4629      	mov	r1, r5
  400ba2:	2046      	movs	r0, #70	; 0x46
  400ba4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400ba6:	4629      	mov	r1, r5
  400ba8:	2047      	movs	r0, #71	; 0x47
  400baa:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400bac:	4629      	mov	r1, r5
  400bae:	204b      	movs	r0, #75	; 0x4b
  400bb0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400bb2:	4629      	mov	r1, r5
  400bb4:	2048      	movs	r0, #72	; 0x48
  400bb6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400bb8:	4629      	mov	r1, r5
  400bba:	204f      	movs	r0, #79	; 0x4f
  400bbc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400bbe:	4629      	mov	r1, r5
  400bc0:	2053      	movs	r0, #83	; 0x53
  400bc2:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400bc4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400bc8:	204d      	movs	r0, #77	; 0x4d
  400bca:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400bcc:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400bd0:	4629      	mov	r1, r5
  400bd2:	2010      	movs	r0, #16
  400bd4:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400bd6:	4629      	mov	r1, r5
  400bd8:	2011      	movs	r0, #17
  400bda:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400bdc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400be0:	200c      	movs	r0, #12
  400be2:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400be4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400be8:	200d      	movs	r0, #13
  400bea:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400bec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bf0:	200e      	movs	r0, #14
  400bf2:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400bf4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bf8:	200b      	movs	r0, #11
  400bfa:	47a0      	blx	r4
  400bfc:	bd38      	pop	{r3, r4, r5, pc}
  400bfe:	bf00      	nop
  400c00:	400e1450 	.word	0x400e1450
  400c04:	004011e9 	.word	0x004011e9
  400c08:	00400df5 	.word	0x00400df5
  400c0c:	28000079 	.word	0x28000079
  400c10:	28000059 	.word	0x28000059
  400c14:	400e0e00 	.word	0x400e0e00
  400c18:	00400f15 	.word	0x00400f15
  400c1c:	00400dd9 	.word	0x00400dd9
  400c20:	08000001 	.word	0x08000001

00400c24 <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
  400c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c28:	4606      	mov	r6, r0
  400c2a:	2400      	movs	r4, #0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400c2c:	4d09      	ldr	r5, [pc, #36]	; (400c54 <LED_Off+0x30>)
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_low(led_gpio);
			} else {
				gpio_set_pin_high(led_gpio);
  400c2e:	4f0a      	ldr	r7, [pc, #40]	; (400c58 <LED_Off+0x34>)
				gpio_set_pin_low(led_gpio);
  400c30:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400c5c <LED_Off+0x38>
  400c34:	e003      	b.n	400c3e <LED_Off+0x1a>
  400c36:	47c0      	blx	r8
  400c38:	3408      	adds	r4, #8
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  400c3a:	2c18      	cmp	r4, #24
  400c3c:	d008      	beq.n	400c50 <LED_Off+0x2c>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400c3e:	5960      	ldr	r0, [r4, r5]
  400c40:	42b0      	cmp	r0, r6
  400c42:	d1f9      	bne.n	400c38 <LED_Off+0x14>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  400c44:	192b      	adds	r3, r5, r4
  400c46:	685b      	ldr	r3, [r3, #4]
  400c48:	2b01      	cmp	r3, #1
  400c4a:	d0f4      	beq.n	400c36 <LED_Off+0x12>
				gpio_set_pin_high(led_gpio);
  400c4c:	47b8      	blx	r7
  400c4e:	e7f3      	b.n	400c38 <LED_Off+0x14>
			}
		}
	}
}
  400c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c54:	004069f4 	.word	0x004069f4
  400c58:	00400dbf 	.word	0x00400dbf
  400c5c:	00400dd9 	.word	0x00400dd9

00400c60 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  400c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c64:	4606      	mov	r6, r0
  400c66:	2400      	movs	r4, #0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400c68:	4d09      	ldr	r5, [pc, #36]	; (400c90 <LED_On+0x30>)
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_high(led_gpio);
			} else {
				gpio_set_pin_low(led_gpio);
  400c6a:	4f0a      	ldr	r7, [pc, #40]	; (400c94 <LED_On+0x34>)
				gpio_set_pin_high(led_gpio);
  400c6c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400c98 <LED_On+0x38>
  400c70:	e003      	b.n	400c7a <LED_On+0x1a>
  400c72:	47c0      	blx	r8
  400c74:	3408      	adds	r4, #8
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  400c76:	2c18      	cmp	r4, #24
  400c78:	d008      	beq.n	400c8c <LED_On+0x2c>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400c7a:	5960      	ldr	r0, [r4, r5]
  400c7c:	42b0      	cmp	r0, r6
  400c7e:	d1f9      	bne.n	400c74 <LED_On+0x14>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  400c80:	192b      	adds	r3, r5, r4
  400c82:	685b      	ldr	r3, [r3, #4]
  400c84:	2b01      	cmp	r3, #1
  400c86:	d0f4      	beq.n	400c72 <LED_On+0x12>
				gpio_set_pin_low(led_gpio);
  400c88:	47b8      	blx	r7
  400c8a:	e7f3      	b.n	400c74 <LED_On+0x14>
			}
		}
	}
}
  400c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c90:	004069f4 	.word	0x004069f4
  400c94:	00400dd9 	.word	0x00400dd9
  400c98:	00400dbf 	.word	0x00400dbf

00400c9c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400c9c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c9e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400ca2:	d039      	beq.n	400d18 <pio_set_peripheral+0x7c>
  400ca4:	d813      	bhi.n	400cce <pio_set_peripheral+0x32>
  400ca6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400caa:	d025      	beq.n	400cf8 <pio_set_peripheral+0x5c>
  400cac:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400cb0:	d10a      	bne.n	400cc8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cb2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400cb4:	4313      	orrs	r3, r2
  400cb6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400cb8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400cba:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400cbc:	400b      	ands	r3, r1
  400cbe:	ea23 0302 	bic.w	r3, r3, r2
  400cc2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400cc4:	6042      	str	r2, [r0, #4]
  400cc6:	4770      	bx	lr
	switch (ul_type) {
  400cc8:	2900      	cmp	r1, #0
  400cca:	d1fb      	bne.n	400cc4 <pio_set_peripheral+0x28>
  400ccc:	4770      	bx	lr
  400cce:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400cd2:	d020      	beq.n	400d16 <pio_set_peripheral+0x7a>
  400cd4:	d809      	bhi.n	400cea <pio_set_peripheral+0x4e>
  400cd6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400cda:	d1f3      	bne.n	400cc4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cdc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400cde:	4313      	orrs	r3, r2
  400ce0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ce2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ce4:	4313      	orrs	r3, r2
  400ce6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ce8:	e7ec      	b.n	400cc4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400cea:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400cee:	d012      	beq.n	400d16 <pio_set_peripheral+0x7a>
  400cf0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400cf4:	d00f      	beq.n	400d16 <pio_set_peripheral+0x7a>
  400cf6:	e7e5      	b.n	400cc4 <pio_set_peripheral+0x28>
{
  400cf8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cfa:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400cfc:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400cfe:	43d3      	mvns	r3, r2
  400d00:	4021      	ands	r1, r4
  400d02:	461c      	mov	r4, r3
  400d04:	4019      	ands	r1, r3
  400d06:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d08:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d0a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d0c:	400b      	ands	r3, r1
  400d0e:	4023      	ands	r3, r4
  400d10:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400d12:	6042      	str	r2, [r0, #4]
}
  400d14:	bc10      	pop	{r4}
  400d16:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d18:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d1a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400d1c:	400b      	ands	r3, r1
  400d1e:	ea23 0302 	bic.w	r3, r3, r2
  400d22:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d24:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d26:	4313      	orrs	r3, r2
  400d28:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d2a:	e7cb      	b.n	400cc4 <pio_set_peripheral+0x28>

00400d2c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d2c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d2e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400d32:	bf14      	ite	ne
  400d34:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400d36:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400d38:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400d3c:	bf14      	ite	ne
  400d3e:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400d40:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400d42:	f012 0f02 	tst.w	r2, #2
  400d46:	d107      	bne.n	400d58 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400d48:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400d4c:	bf18      	it	ne
  400d4e:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400d52:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400d54:	6001      	str	r1, [r0, #0]
  400d56:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400d58:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400d5c:	e7f9      	b.n	400d52 <pio_set_input+0x26>

00400d5e <pio_set_output>:
{
  400d5e:	b410      	push	{r4}
  400d60:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400d62:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d64:	b944      	cbnz	r4, 400d78 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400d66:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400d68:	b143      	cbz	r3, 400d7c <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400d6a:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400d6c:	b942      	cbnz	r2, 400d80 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400d6e:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400d70:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400d72:	6001      	str	r1, [r0, #0]
}
  400d74:	bc10      	pop	{r4}
  400d76:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400d78:	6641      	str	r1, [r0, #100]	; 0x64
  400d7a:	e7f5      	b.n	400d68 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400d7c:	6541      	str	r1, [r0, #84]	; 0x54
  400d7e:	e7f5      	b.n	400d6c <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400d80:	6301      	str	r1, [r0, #48]	; 0x30
  400d82:	e7f5      	b.n	400d70 <pio_set_output+0x12>

00400d84 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400d84:	f012 0f10 	tst.w	r2, #16
  400d88:	d010      	beq.n	400dac <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  400d8a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d8e:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  400d92:	bf14      	ite	ne
  400d94:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  400d98:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  400d9c:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  400da0:	bf14      	ite	ne
  400da2:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  400da6:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400daa:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400dac:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400db0:	4770      	bx	lr

00400db2 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400db2:	6401      	str	r1, [r0, #64]	; 0x40
  400db4:	4770      	bx	lr

00400db6 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400db6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400db8:	4770      	bx	lr

00400dba <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400dba:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400dbc:	4770      	bx	lr

00400dbe <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400dbe:	0943      	lsrs	r3, r0, #5
  400dc0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400dc4:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400dc8:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400dca:	f000 001f 	and.w	r0, r0, #31
  400dce:	2201      	movs	r2, #1
  400dd0:	fa02 f000 	lsl.w	r0, r2, r0
  400dd4:	6318      	str	r0, [r3, #48]	; 0x30
  400dd6:	4770      	bx	lr

00400dd8 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400dd8:	0943      	lsrs	r3, r0, #5
  400dda:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400dde:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400de2:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400de4:	f000 001f 	and.w	r0, r0, #31
  400de8:	2201      	movs	r2, #1
  400dea:	fa02 f000 	lsl.w	r0, r2, r0
  400dee:	6358      	str	r0, [r3, #52]	; 0x34
  400df0:	4770      	bx	lr
	...

00400df4 <pio_configure_pin>:
{
  400df4:	b570      	push	{r4, r5, r6, lr}
  400df6:	b082      	sub	sp, #8
  400df8:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400dfa:	0943      	lsrs	r3, r0, #5
  400dfc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400e00:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400e04:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400e06:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400e0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400e0e:	d053      	beq.n	400eb8 <pio_configure_pin+0xc4>
  400e10:	d80a      	bhi.n	400e28 <pio_configure_pin+0x34>
  400e12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400e16:	d02d      	beq.n	400e74 <pio_configure_pin+0x80>
  400e18:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400e1c:	d03b      	beq.n	400e96 <pio_configure_pin+0xa2>
  400e1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400e22:	d015      	beq.n	400e50 <pio_configure_pin+0x5c>
		return 0;
  400e24:	2000      	movs	r0, #0
  400e26:	e023      	b.n	400e70 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400e28:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400e2c:	d055      	beq.n	400eda <pio_configure_pin+0xe6>
  400e2e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400e32:	d052      	beq.n	400eda <pio_configure_pin+0xe6>
  400e34:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400e38:	d1f4      	bne.n	400e24 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400e3a:	f000 011f 	and.w	r1, r0, #31
  400e3e:	2601      	movs	r6, #1
  400e40:	462a      	mov	r2, r5
  400e42:	fa06 f101 	lsl.w	r1, r6, r1
  400e46:	4620      	mov	r0, r4
  400e48:	4b2f      	ldr	r3, [pc, #188]	; (400f08 <pio_configure_pin+0x114>)
  400e4a:	4798      	blx	r3
	return 1;
  400e4c:	4630      	mov	r0, r6
		break;
  400e4e:	e00f      	b.n	400e70 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400e50:	f000 001f 	and.w	r0, r0, #31
  400e54:	2601      	movs	r6, #1
  400e56:	4086      	lsls	r6, r0
  400e58:	4632      	mov	r2, r6
  400e5a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e5e:	4620      	mov	r0, r4
  400e60:	4b2a      	ldr	r3, [pc, #168]	; (400f0c <pio_configure_pin+0x118>)
  400e62:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e64:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e68:	bf14      	ite	ne
  400e6a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e6c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400e6e:	2001      	movs	r0, #1
}
  400e70:	b002      	add	sp, #8
  400e72:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400e74:	f000 001f 	and.w	r0, r0, #31
  400e78:	2601      	movs	r6, #1
  400e7a:	4086      	lsls	r6, r0
  400e7c:	4632      	mov	r2, r6
  400e7e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e82:	4620      	mov	r0, r4
  400e84:	4b21      	ldr	r3, [pc, #132]	; (400f0c <pio_configure_pin+0x118>)
  400e86:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e88:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e8c:	bf14      	ite	ne
  400e8e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e90:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400e92:	2001      	movs	r0, #1
  400e94:	e7ec      	b.n	400e70 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400e96:	f000 001f 	and.w	r0, r0, #31
  400e9a:	2601      	movs	r6, #1
  400e9c:	4086      	lsls	r6, r0
  400e9e:	4632      	mov	r2, r6
  400ea0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400ea4:	4620      	mov	r0, r4
  400ea6:	4b19      	ldr	r3, [pc, #100]	; (400f0c <pio_configure_pin+0x118>)
  400ea8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400eaa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400eae:	bf14      	ite	ne
  400eb0:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400eb2:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400eb4:	2001      	movs	r0, #1
  400eb6:	e7db      	b.n	400e70 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400eb8:	f000 001f 	and.w	r0, r0, #31
  400ebc:	2601      	movs	r6, #1
  400ebe:	4086      	lsls	r6, r0
  400ec0:	4632      	mov	r2, r6
  400ec2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400ec6:	4620      	mov	r0, r4
  400ec8:	4b10      	ldr	r3, [pc, #64]	; (400f0c <pio_configure_pin+0x118>)
  400eca:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ecc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400ed0:	bf14      	ite	ne
  400ed2:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ed4:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400ed6:	2001      	movs	r0, #1
  400ed8:	e7ca      	b.n	400e70 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400eda:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400ede:	f000 011f 	and.w	r1, r0, #31
  400ee2:	2601      	movs	r6, #1
  400ee4:	ea05 0306 	and.w	r3, r5, r6
  400ee8:	9300      	str	r3, [sp, #0]
  400eea:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400eee:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400ef2:	bf14      	ite	ne
  400ef4:	2200      	movne	r2, #0
  400ef6:	2201      	moveq	r2, #1
  400ef8:	fa06 f101 	lsl.w	r1, r6, r1
  400efc:	4620      	mov	r0, r4
  400efe:	4c04      	ldr	r4, [pc, #16]	; (400f10 <pio_configure_pin+0x11c>)
  400f00:	47a0      	blx	r4
	return 1;
  400f02:	4630      	mov	r0, r6
		break;
  400f04:	e7b4      	b.n	400e70 <pio_configure_pin+0x7c>
  400f06:	bf00      	nop
  400f08:	00400d2d 	.word	0x00400d2d
  400f0c:	00400c9d 	.word	0x00400c9d
  400f10:	00400d5f 	.word	0x00400d5f

00400f14 <pio_configure_pin_group>:
{
  400f14:	b570      	push	{r4, r5, r6, lr}
  400f16:	b082      	sub	sp, #8
  400f18:	4605      	mov	r5, r0
  400f1a:	460e      	mov	r6, r1
  400f1c:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400f1e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400f22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f26:	d03d      	beq.n	400fa4 <pio_configure_pin_group+0x90>
  400f28:	d80a      	bhi.n	400f40 <pio_configure_pin_group+0x2c>
  400f2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f2e:	d021      	beq.n	400f74 <pio_configure_pin_group+0x60>
  400f30:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f34:	d02a      	beq.n	400f8c <pio_configure_pin_group+0x78>
  400f36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f3a:	d00e      	beq.n	400f5a <pio_configure_pin_group+0x46>
		return 0;
  400f3c:	2000      	movs	r0, #0
  400f3e:	e017      	b.n	400f70 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400f40:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f44:	d03a      	beq.n	400fbc <pio_configure_pin_group+0xa8>
  400f46:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f4a:	d037      	beq.n	400fbc <pio_configure_pin_group+0xa8>
  400f4c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f50:	d1f4      	bne.n	400f3c <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  400f52:	4b23      	ldr	r3, [pc, #140]	; (400fe0 <pio_configure_pin_group+0xcc>)
  400f54:	4798      	blx	r3
	return 1;
  400f56:	2001      	movs	r0, #1
		break;
  400f58:	e00a      	b.n	400f70 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400f5a:	460a      	mov	r2, r1
  400f5c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f60:	4b20      	ldr	r3, [pc, #128]	; (400fe4 <pio_configure_pin_group+0xd0>)
  400f62:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f64:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f68:	bf14      	ite	ne
  400f6a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f6c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400f6e:	2001      	movs	r0, #1
}
  400f70:	b002      	add	sp, #8
  400f72:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400f74:	460a      	mov	r2, r1
  400f76:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f7a:	4b1a      	ldr	r3, [pc, #104]	; (400fe4 <pio_configure_pin_group+0xd0>)
  400f7c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f7e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f82:	bf14      	ite	ne
  400f84:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f86:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400f88:	2001      	movs	r0, #1
  400f8a:	e7f1      	b.n	400f70 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400f8c:	460a      	mov	r2, r1
  400f8e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f92:	4b14      	ldr	r3, [pc, #80]	; (400fe4 <pio_configure_pin_group+0xd0>)
  400f94:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f96:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f9a:	bf14      	ite	ne
  400f9c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f9e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400fa0:	2001      	movs	r0, #1
  400fa2:	e7e5      	b.n	400f70 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400fa4:	460a      	mov	r2, r1
  400fa6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400faa:	4b0e      	ldr	r3, [pc, #56]	; (400fe4 <pio_configure_pin_group+0xd0>)
  400fac:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fae:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400fb2:	bf14      	ite	ne
  400fb4:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fb6:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400fb8:	2001      	movs	r0, #1
  400fba:	e7d9      	b.n	400f70 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400fbc:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  400fc0:	f004 0301 	and.w	r3, r4, #1
  400fc4:	9300      	str	r3, [sp, #0]
  400fc6:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400fca:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400fce:	bf14      	ite	ne
  400fd0:	2200      	movne	r2, #0
  400fd2:	2201      	moveq	r2, #1
  400fd4:	4631      	mov	r1, r6
  400fd6:	4628      	mov	r0, r5
  400fd8:	4c03      	ldr	r4, [pc, #12]	; (400fe8 <pio_configure_pin_group+0xd4>)
  400fda:	47a0      	blx	r4
	return 1;
  400fdc:	2001      	movs	r0, #1
		break;
  400fde:	e7c7      	b.n	400f70 <pio_configure_pin_group+0x5c>
  400fe0:	00400d2d 	.word	0x00400d2d
  400fe4:	00400c9d 	.word	0x00400c9d
  400fe8:	00400d5f 	.word	0x00400d5f

00400fec <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400fec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400ff0:	4681      	mov	r9, r0
  400ff2:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ff4:	4b12      	ldr	r3, [pc, #72]	; (401040 <pio_handler_process+0x54>)
  400ff6:	4798      	blx	r3
  400ff8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400ffa:	4648      	mov	r0, r9
  400ffc:	4b11      	ldr	r3, [pc, #68]	; (401044 <pio_handler_process+0x58>)
  400ffe:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401000:	4005      	ands	r5, r0
  401002:	d013      	beq.n	40102c <pio_handler_process+0x40>
  401004:	4c10      	ldr	r4, [pc, #64]	; (401048 <pio_handler_process+0x5c>)
  401006:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40100a:	e003      	b.n	401014 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40100c:	42b4      	cmp	r4, r6
  40100e:	d00d      	beq.n	40102c <pio_handler_process+0x40>
  401010:	3410      	adds	r4, #16
		while (status != 0) {
  401012:	b15d      	cbz	r5, 40102c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401014:	6820      	ldr	r0, [r4, #0]
  401016:	42b8      	cmp	r0, r7
  401018:	d1f8      	bne.n	40100c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40101a:	6861      	ldr	r1, [r4, #4]
  40101c:	4229      	tst	r1, r5
  40101e:	d0f5      	beq.n	40100c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401020:	68e3      	ldr	r3, [r4, #12]
  401022:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401024:	6863      	ldr	r3, [r4, #4]
  401026:	ea25 0503 	bic.w	r5, r5, r3
  40102a:	e7ef      	b.n	40100c <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40102c:	4b07      	ldr	r3, [pc, #28]	; (40104c <pio_handler_process+0x60>)
  40102e:	681b      	ldr	r3, [r3, #0]
  401030:	b123      	cbz	r3, 40103c <pio_handler_process+0x50>
		if (pio_capture_handler) {
  401032:	4b07      	ldr	r3, [pc, #28]	; (401050 <pio_handler_process+0x64>)
  401034:	681b      	ldr	r3, [r3, #0]
  401036:	b10b      	cbz	r3, 40103c <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401038:	4648      	mov	r0, r9
  40103a:	4798      	blx	r3
  40103c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401040:	00400db7 	.word	0x00400db7
  401044:	00400dbb 	.word	0x00400dbb
  401048:	20000d98 	.word	0x20000d98
  40104c:	20000e48 	.word	0x20000e48
  401050:	20000e0c 	.word	0x20000e0c

00401054 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401056:	4c18      	ldr	r4, [pc, #96]	; (4010b8 <pio_handler_set+0x64>)
  401058:	6826      	ldr	r6, [r4, #0]
  40105a:	2e06      	cmp	r6, #6
  40105c:	d829      	bhi.n	4010b2 <pio_handler_set+0x5e>
  40105e:	f04f 0c00 	mov.w	ip, #0
  401062:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401064:	4f15      	ldr	r7, [pc, #84]	; (4010bc <pio_handler_set+0x68>)
  401066:	e004      	b.n	401072 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401068:	3401      	adds	r4, #1
  40106a:	b2e4      	uxtb	r4, r4
  40106c:	46a4      	mov	ip, r4
  40106e:	42a6      	cmp	r6, r4
  401070:	d309      	bcc.n	401086 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  401072:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401074:	0125      	lsls	r5, r4, #4
  401076:	597d      	ldr	r5, [r7, r5]
  401078:	428d      	cmp	r5, r1
  40107a:	d1f5      	bne.n	401068 <pio_handler_set+0x14>
  40107c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401080:	686d      	ldr	r5, [r5, #4]
  401082:	4295      	cmp	r5, r2
  401084:	d1f0      	bne.n	401068 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401086:	4d0d      	ldr	r5, [pc, #52]	; (4010bc <pio_handler_set+0x68>)
  401088:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  40108c:	eb05 040e 	add.w	r4, r5, lr
  401090:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401094:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  401096:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  401098:	9906      	ldr	r1, [sp, #24]
  40109a:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  40109c:	3601      	adds	r6, #1
  40109e:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  4010a0:	bf04      	itt	eq
  4010a2:	4905      	ldreq	r1, [pc, #20]	; (4010b8 <pio_handler_set+0x64>)
  4010a4:	600e      	streq	r6, [r1, #0]
  4010a6:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4010a8:	461a      	mov	r2, r3
  4010aa:	4b05      	ldr	r3, [pc, #20]	; (4010c0 <pio_handler_set+0x6c>)
  4010ac:	4798      	blx	r3

	return 0;
  4010ae:	2000      	movs	r0, #0
  4010b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  4010b2:	2001      	movs	r0, #1
}
  4010b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4010b6:	bf00      	nop
  4010b8:	20000e08 	.word	0x20000e08
  4010bc:	20000d98 	.word	0x20000d98
  4010c0:	00400d85 	.word	0x00400d85

004010c4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4010c4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4010c6:	210b      	movs	r1, #11
  4010c8:	4801      	ldr	r0, [pc, #4]	; (4010d0 <PIOA_Handler+0xc>)
  4010ca:	4b02      	ldr	r3, [pc, #8]	; (4010d4 <PIOA_Handler+0x10>)
  4010cc:	4798      	blx	r3
  4010ce:	bd08      	pop	{r3, pc}
  4010d0:	400e0e00 	.word	0x400e0e00
  4010d4:	00400fed 	.word	0x00400fed

004010d8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4010d8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4010da:	210c      	movs	r1, #12
  4010dc:	4801      	ldr	r0, [pc, #4]	; (4010e4 <PIOB_Handler+0xc>)
  4010de:	4b02      	ldr	r3, [pc, #8]	; (4010e8 <PIOB_Handler+0x10>)
  4010e0:	4798      	blx	r3
  4010e2:	bd08      	pop	{r3, pc}
  4010e4:	400e1000 	.word	0x400e1000
  4010e8:	00400fed 	.word	0x00400fed

004010ec <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4010ec:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4010ee:	210d      	movs	r1, #13
  4010f0:	4801      	ldr	r0, [pc, #4]	; (4010f8 <PIOC_Handler+0xc>)
  4010f2:	4b02      	ldr	r3, [pc, #8]	; (4010fc <PIOC_Handler+0x10>)
  4010f4:	4798      	blx	r3
  4010f6:	bd08      	pop	{r3, pc}
  4010f8:	400e1200 	.word	0x400e1200
  4010fc:	00400fed 	.word	0x00400fed

00401100 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401100:	4a17      	ldr	r2, [pc, #92]	; (401160 <pmc_switch_mck_to_pllack+0x60>)
  401102:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401104:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401108:	4318      	orrs	r0, r3
  40110a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40110c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40110e:	f013 0f08 	tst.w	r3, #8
  401112:	d10a      	bne.n	40112a <pmc_switch_mck_to_pllack+0x2a>
  401114:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401118:	4911      	ldr	r1, [pc, #68]	; (401160 <pmc_switch_mck_to_pllack+0x60>)
  40111a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40111c:	f012 0f08 	tst.w	r2, #8
  401120:	d103      	bne.n	40112a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401122:	3b01      	subs	r3, #1
  401124:	d1f9      	bne.n	40111a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401126:	2001      	movs	r0, #1
  401128:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40112a:	4a0d      	ldr	r2, [pc, #52]	; (401160 <pmc_switch_mck_to_pllack+0x60>)
  40112c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40112e:	f023 0303 	bic.w	r3, r3, #3
  401132:	f043 0302 	orr.w	r3, r3, #2
  401136:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401138:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40113a:	f013 0f08 	tst.w	r3, #8
  40113e:	d10a      	bne.n	401156 <pmc_switch_mck_to_pllack+0x56>
  401140:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401144:	4906      	ldr	r1, [pc, #24]	; (401160 <pmc_switch_mck_to_pllack+0x60>)
  401146:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401148:	f012 0f08 	tst.w	r2, #8
  40114c:	d105      	bne.n	40115a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40114e:	3b01      	subs	r3, #1
  401150:	d1f9      	bne.n	401146 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401152:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401154:	4770      	bx	lr
	return 0;
  401156:	2000      	movs	r0, #0
  401158:	4770      	bx	lr
  40115a:	2000      	movs	r0, #0
  40115c:	4770      	bx	lr
  40115e:	bf00      	nop
  401160:	400e0400 	.word	0x400e0400

00401164 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401164:	b9c8      	cbnz	r0, 40119a <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401166:	4a11      	ldr	r2, [pc, #68]	; (4011ac <pmc_switch_mainck_to_xtal+0x48>)
  401168:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40116a:	0209      	lsls	r1, r1, #8
  40116c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40116e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401172:	f023 0303 	bic.w	r3, r3, #3
  401176:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40117a:	f043 0301 	orr.w	r3, r3, #1
  40117e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401180:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401182:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401184:	f013 0f01 	tst.w	r3, #1
  401188:	d0fb      	beq.n	401182 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40118a:	4a08      	ldr	r2, [pc, #32]	; (4011ac <pmc_switch_mainck_to_xtal+0x48>)
  40118c:	6a13      	ldr	r3, [r2, #32]
  40118e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401192:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401196:	6213      	str	r3, [r2, #32]
  401198:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40119a:	4904      	ldr	r1, [pc, #16]	; (4011ac <pmc_switch_mainck_to_xtal+0x48>)
  40119c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40119e:	4a04      	ldr	r2, [pc, #16]	; (4011b0 <pmc_switch_mainck_to_xtal+0x4c>)
  4011a0:	401a      	ands	r2, r3
  4011a2:	4b04      	ldr	r3, [pc, #16]	; (4011b4 <pmc_switch_mainck_to_xtal+0x50>)
  4011a4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011a6:	620b      	str	r3, [r1, #32]
  4011a8:	4770      	bx	lr
  4011aa:	bf00      	nop
  4011ac:	400e0400 	.word	0x400e0400
  4011b0:	fec8fffc 	.word	0xfec8fffc
  4011b4:	01370002 	.word	0x01370002

004011b8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4011b8:	4b02      	ldr	r3, [pc, #8]	; (4011c4 <pmc_osc_is_ready_mainck+0xc>)
  4011ba:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4011bc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4011c0:	4770      	bx	lr
  4011c2:	bf00      	nop
  4011c4:	400e0400 	.word	0x400e0400

004011c8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4011c8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4011cc:	4b01      	ldr	r3, [pc, #4]	; (4011d4 <pmc_disable_pllack+0xc>)
  4011ce:	629a      	str	r2, [r3, #40]	; 0x28
  4011d0:	4770      	bx	lr
  4011d2:	bf00      	nop
  4011d4:	400e0400 	.word	0x400e0400

004011d8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4011d8:	4b02      	ldr	r3, [pc, #8]	; (4011e4 <pmc_is_locked_pllack+0xc>)
  4011da:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4011dc:	f000 0002 	and.w	r0, r0, #2
  4011e0:	4770      	bx	lr
  4011e2:	bf00      	nop
  4011e4:	400e0400 	.word	0x400e0400

004011e8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4011e8:	2822      	cmp	r0, #34	; 0x22
  4011ea:	d81e      	bhi.n	40122a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4011ec:	281f      	cmp	r0, #31
  4011ee:	d80c      	bhi.n	40120a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4011f0:	4b11      	ldr	r3, [pc, #68]	; (401238 <pmc_enable_periph_clk+0x50>)
  4011f2:	699a      	ldr	r2, [r3, #24]
  4011f4:	2301      	movs	r3, #1
  4011f6:	4083      	lsls	r3, r0
  4011f8:	4393      	bics	r3, r2
  4011fa:	d018      	beq.n	40122e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4011fc:	2301      	movs	r3, #1
  4011fe:	fa03 f000 	lsl.w	r0, r3, r0
  401202:	4b0d      	ldr	r3, [pc, #52]	; (401238 <pmc_enable_periph_clk+0x50>)
  401204:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401206:	2000      	movs	r0, #0
  401208:	4770      	bx	lr
		ul_id -= 32;
  40120a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40120c:	4b0a      	ldr	r3, [pc, #40]	; (401238 <pmc_enable_periph_clk+0x50>)
  40120e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401212:	2301      	movs	r3, #1
  401214:	4083      	lsls	r3, r0
  401216:	4393      	bics	r3, r2
  401218:	d00b      	beq.n	401232 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40121a:	2301      	movs	r3, #1
  40121c:	fa03 f000 	lsl.w	r0, r3, r0
  401220:	4b05      	ldr	r3, [pc, #20]	; (401238 <pmc_enable_periph_clk+0x50>)
  401222:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401226:	2000      	movs	r0, #0
  401228:	4770      	bx	lr
		return 1;
  40122a:	2001      	movs	r0, #1
  40122c:	4770      	bx	lr
	return 0;
  40122e:	2000      	movs	r0, #0
  401230:	4770      	bx	lr
  401232:	2000      	movs	r0, #0
}
  401234:	4770      	bx	lr
  401236:	bf00      	nop
  401238:	400e0400 	.word	0x400e0400

0040123c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40123c:	e7fe      	b.n	40123c <Dummy_Handler>
	...

00401240 <Reset_Handler>:
{
  401240:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  401242:	4b21      	ldr	r3, [pc, #132]	; (4012c8 <Reset_Handler+0x88>)
  401244:	4a21      	ldr	r2, [pc, #132]	; (4012cc <Reset_Handler+0x8c>)
  401246:	429a      	cmp	r2, r3
  401248:	d928      	bls.n	40129c <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  40124a:	4b21      	ldr	r3, [pc, #132]	; (4012d0 <Reset_Handler+0x90>)
  40124c:	4a1e      	ldr	r2, [pc, #120]	; (4012c8 <Reset_Handler+0x88>)
  40124e:	429a      	cmp	r2, r3
  401250:	d20c      	bcs.n	40126c <Reset_Handler+0x2c>
  401252:	3b01      	subs	r3, #1
  401254:	1a9b      	subs	r3, r3, r2
  401256:	f023 0303 	bic.w	r3, r3, #3
  40125a:	3304      	adds	r3, #4
  40125c:	4413      	add	r3, r2
  40125e:	491b      	ldr	r1, [pc, #108]	; (4012cc <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  401260:	f851 0b04 	ldr.w	r0, [r1], #4
  401264:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  401268:	429a      	cmp	r2, r3
  40126a:	d1f9      	bne.n	401260 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40126c:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  40126e:	4b19      	ldr	r3, [pc, #100]	; (4012d4 <Reset_Handler+0x94>)
  401270:	4a19      	ldr	r2, [pc, #100]	; (4012d8 <Reset_Handler+0x98>)
  401272:	429a      	cmp	r2, r3
  401274:	d20a      	bcs.n	40128c <Reset_Handler+0x4c>
  401276:	3b01      	subs	r3, #1
  401278:	1a9b      	subs	r3, r3, r2
  40127a:	f023 0303 	bic.w	r3, r3, #3
  40127e:	3304      	adds	r3, #4
  401280:	4413      	add	r3, r2
		*pDest++ = 0;
  401282:	2100      	movs	r1, #0
  401284:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401288:	429a      	cmp	r2, r3
  40128a:	d1fb      	bne.n	401284 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  40128c:	4b13      	ldr	r3, [pc, #76]	; (4012dc <Reset_Handler+0x9c>)
  40128e:	4a14      	ldr	r2, [pc, #80]	; (4012e0 <Reset_Handler+0xa0>)
  401290:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  401292:	4b14      	ldr	r3, [pc, #80]	; (4012e4 <Reset_Handler+0xa4>)
  401294:	4798      	blx	r3
	main();
  401296:	4b14      	ldr	r3, [pc, #80]	; (4012e8 <Reset_Handler+0xa8>)
  401298:	4798      	blx	r3
  40129a:	e7fe      	b.n	40129a <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  40129c:	4b0a      	ldr	r3, [pc, #40]	; (4012c8 <Reset_Handler+0x88>)
  40129e:	4a0b      	ldr	r2, [pc, #44]	; (4012cc <Reset_Handler+0x8c>)
  4012a0:	429a      	cmp	r2, r3
  4012a2:	d2e3      	bcs.n	40126c <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4012a4:	4b0a      	ldr	r3, [pc, #40]	; (4012d0 <Reset_Handler+0x90>)
  4012a6:	4808      	ldr	r0, [pc, #32]	; (4012c8 <Reset_Handler+0x88>)
  4012a8:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4012aa:	4611      	mov	r1, r2
  4012ac:	3a04      	subs	r2, #4
  4012ae:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  4012b0:	2800      	cmp	r0, #0
  4012b2:	d0db      	beq.n	40126c <Reset_Handler+0x2c>
  4012b4:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  4012b8:	f852 0904 	ldr.w	r0, [r2], #-4
  4012bc:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  4012c0:	42ca      	cmn	r2, r1
  4012c2:	d1f9      	bne.n	4012b8 <Reset_Handler+0x78>
  4012c4:	e7d2      	b.n	40126c <Reset_Handler+0x2c>
  4012c6:	bf00      	nop
  4012c8:	20000000 	.word	0x20000000
  4012cc:	00406d24 	.word	0x00406d24
  4012d0:	200009b8 	.word	0x200009b8
  4012d4:	20000ea0 	.word	0x20000ea0
  4012d8:	200009b8 	.word	0x200009b8
  4012dc:	e000ed00 	.word	0xe000ed00
  4012e0:	00400000 	.word	0x00400000
  4012e4:	004018a5 	.word	0x004018a5
  4012e8:	0040163d 	.word	0x0040163d

004012ec <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4012ec:	4b3c      	ldr	r3, [pc, #240]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  4012ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012f0:	f003 0303 	and.w	r3, r3, #3
  4012f4:	2b03      	cmp	r3, #3
  4012f6:	d80e      	bhi.n	401316 <SystemCoreClockUpdate+0x2a>
  4012f8:	e8df f003 	tbb	[pc, r3]
  4012fc:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401300:	4b38      	ldr	r3, [pc, #224]	; (4013e4 <SystemCoreClockUpdate+0xf8>)
  401302:	695b      	ldr	r3, [r3, #20]
  401304:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401308:	bf14      	ite	ne
  40130a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40130e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401312:	4b35      	ldr	r3, [pc, #212]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  401314:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401316:	4b32      	ldr	r3, [pc, #200]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40131a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40131e:	2b70      	cmp	r3, #112	; 0x70
  401320:	d055      	beq.n	4013ce <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401322:	4b2f      	ldr	r3, [pc, #188]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  401326:	4930      	ldr	r1, [pc, #192]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401328:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  40132c:	680b      	ldr	r3, [r1, #0]
  40132e:	40d3      	lsrs	r3, r2
  401330:	600b      	str	r3, [r1, #0]
  401332:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401334:	4b2a      	ldr	r3, [pc, #168]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401336:	6a1b      	ldr	r3, [r3, #32]
  401338:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40133c:	d003      	beq.n	401346 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40133e:	4a2b      	ldr	r2, [pc, #172]	; (4013ec <SystemCoreClockUpdate+0x100>)
  401340:	4b29      	ldr	r3, [pc, #164]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  401342:	601a      	str	r2, [r3, #0]
  401344:	e7e7      	b.n	401316 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401346:	4a2a      	ldr	r2, [pc, #168]	; (4013f0 <SystemCoreClockUpdate+0x104>)
  401348:	4b27      	ldr	r3, [pc, #156]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  40134a:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40134c:	4b24      	ldr	r3, [pc, #144]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  40134e:	6a1b      	ldr	r3, [r3, #32]
  401350:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401354:	2b10      	cmp	r3, #16
  401356:	d005      	beq.n	401364 <SystemCoreClockUpdate+0x78>
  401358:	2b20      	cmp	r3, #32
  40135a:	d1dc      	bne.n	401316 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40135c:	4a23      	ldr	r2, [pc, #140]	; (4013ec <SystemCoreClockUpdate+0x100>)
  40135e:	4b22      	ldr	r3, [pc, #136]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  401360:	601a      	str	r2, [r3, #0]
			break;
  401362:	e7d8      	b.n	401316 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401364:	4a23      	ldr	r2, [pc, #140]	; (4013f4 <SystemCoreClockUpdate+0x108>)
  401366:	4b20      	ldr	r3, [pc, #128]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  401368:	601a      	str	r2, [r3, #0]
			break;
  40136a:	e7d4      	b.n	401316 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40136c:	4b1c      	ldr	r3, [pc, #112]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  40136e:	6a1b      	ldr	r3, [r3, #32]
  401370:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401374:	d018      	beq.n	4013a8 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401376:	4a1d      	ldr	r2, [pc, #116]	; (4013ec <SystemCoreClockUpdate+0x100>)
  401378:	4b1b      	ldr	r3, [pc, #108]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  40137a:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40137c:	4b18      	ldr	r3, [pc, #96]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  40137e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401380:	f003 0303 	and.w	r3, r3, #3
  401384:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401386:	4a16      	ldr	r2, [pc, #88]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401388:	bf07      	ittee	eq
  40138a:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40138c:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40138e:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401390:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401392:	4815      	ldr	r0, [pc, #84]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401394:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401398:	6803      	ldr	r3, [r0, #0]
  40139a:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  40139e:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4013a0:	fbb3 f3f2 	udiv	r3, r3, r2
  4013a4:	6003      	str	r3, [r0, #0]
  4013a6:	e7b6      	b.n	401316 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013a8:	4a11      	ldr	r2, [pc, #68]	; (4013f0 <SystemCoreClockUpdate+0x104>)
  4013aa:	4b0f      	ldr	r3, [pc, #60]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  4013ac:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013ae:	4b0c      	ldr	r3, [pc, #48]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  4013b0:	6a1b      	ldr	r3, [r3, #32]
  4013b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013b6:	2b10      	cmp	r3, #16
  4013b8:	d005      	beq.n	4013c6 <SystemCoreClockUpdate+0xda>
  4013ba:	2b20      	cmp	r3, #32
  4013bc:	d1de      	bne.n	40137c <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4013be:	4a0b      	ldr	r2, [pc, #44]	; (4013ec <SystemCoreClockUpdate+0x100>)
  4013c0:	4b09      	ldr	r3, [pc, #36]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  4013c2:	601a      	str	r2, [r3, #0]
					break;
  4013c4:	e7da      	b.n	40137c <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4013c6:	4a0b      	ldr	r2, [pc, #44]	; (4013f4 <SystemCoreClockUpdate+0x108>)
  4013c8:	4b07      	ldr	r3, [pc, #28]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  4013ca:	601a      	str	r2, [r3, #0]
					break;
  4013cc:	e7d6      	b.n	40137c <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  4013ce:	4a06      	ldr	r2, [pc, #24]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  4013d0:	6813      	ldr	r3, [r2, #0]
  4013d2:	4909      	ldr	r1, [pc, #36]	; (4013f8 <SystemCoreClockUpdate+0x10c>)
  4013d4:	fba1 1303 	umull	r1, r3, r1, r3
  4013d8:	085b      	lsrs	r3, r3, #1
  4013da:	6013      	str	r3, [r2, #0]
  4013dc:	4770      	bx	lr
  4013de:	bf00      	nop
  4013e0:	400e0400 	.word	0x400e0400
  4013e4:	400e1410 	.word	0x400e1410
  4013e8:	20000008 	.word	0x20000008
  4013ec:	00b71b00 	.word	0x00b71b00
  4013f0:	003d0900 	.word	0x003d0900
  4013f4:	007a1200 	.word	0x007a1200
  4013f8:	aaaaaaab 	.word	0xaaaaaaab

004013fc <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4013fc:	4b1a      	ldr	r3, [pc, #104]	; (401468 <system_init_flash+0x6c>)
  4013fe:	4298      	cmp	r0, r3
  401400:	d914      	bls.n	40142c <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401402:	4b1a      	ldr	r3, [pc, #104]	; (40146c <system_init_flash+0x70>)
  401404:	4298      	cmp	r0, r3
  401406:	d919      	bls.n	40143c <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401408:	4b19      	ldr	r3, [pc, #100]	; (401470 <system_init_flash+0x74>)
  40140a:	4298      	cmp	r0, r3
  40140c:	d91d      	bls.n	40144a <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40140e:	4b19      	ldr	r3, [pc, #100]	; (401474 <system_init_flash+0x78>)
  401410:	4298      	cmp	r0, r3
  401412:	d921      	bls.n	401458 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401414:	4b18      	ldr	r3, [pc, #96]	; (401478 <system_init_flash+0x7c>)
  401416:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401418:	bf94      	ite	ls
  40141a:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40141e:	4b17      	ldrhi	r3, [pc, #92]	; (40147c <system_init_flash+0x80>)
  401420:	4a17      	ldr	r2, [pc, #92]	; (401480 <system_init_flash+0x84>)
  401422:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401424:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401428:	6013      	str	r3, [r2, #0]
  40142a:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40142c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  401430:	4a13      	ldr	r2, [pc, #76]	; (401480 <system_init_flash+0x84>)
  401432:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401434:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401438:	6013      	str	r3, [r2, #0]
  40143a:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40143c:	4b11      	ldr	r3, [pc, #68]	; (401484 <system_init_flash+0x88>)
  40143e:	4a10      	ldr	r2, [pc, #64]	; (401480 <system_init_flash+0x84>)
  401440:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401442:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401446:	6013      	str	r3, [r2, #0]
  401448:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40144a:	4b0f      	ldr	r3, [pc, #60]	; (401488 <system_init_flash+0x8c>)
  40144c:	4a0c      	ldr	r2, [pc, #48]	; (401480 <system_init_flash+0x84>)
  40144e:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401450:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401454:	6013      	str	r3, [r2, #0]
  401456:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401458:	4b0c      	ldr	r3, [pc, #48]	; (40148c <system_init_flash+0x90>)
  40145a:	4a09      	ldr	r2, [pc, #36]	; (401480 <system_init_flash+0x84>)
  40145c:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40145e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401462:	6013      	str	r3, [r2, #0]
  401464:	4770      	bx	lr
  401466:	bf00      	nop
  401468:	01312cff 	.word	0x01312cff
  40146c:	026259ff 	.word	0x026259ff
  401470:	039386ff 	.word	0x039386ff
  401474:	04c4b3ff 	.word	0x04c4b3ff
  401478:	05f5e0ff 	.word	0x05f5e0ff
  40147c:	04000500 	.word	0x04000500
  401480:	400e0a00 	.word	0x400e0a00
  401484:	04000100 	.word	0x04000100
  401488:	04000200 	.word	0x04000200
  40148c:	04000300 	.word	0x04000300

00401490 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401490:	4b0a      	ldr	r3, [pc, #40]	; (4014bc <_sbrk+0x2c>)
  401492:	681b      	ldr	r3, [r3, #0]
  401494:	b153      	cbz	r3, 4014ac <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401496:	4b09      	ldr	r3, [pc, #36]	; (4014bc <_sbrk+0x2c>)
  401498:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40149a:	181a      	adds	r2, r3, r0
  40149c:	4908      	ldr	r1, [pc, #32]	; (4014c0 <_sbrk+0x30>)
  40149e:	4291      	cmp	r1, r2
  4014a0:	db08      	blt.n	4014b4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4014a2:	4610      	mov	r0, r2
  4014a4:	4a05      	ldr	r2, [pc, #20]	; (4014bc <_sbrk+0x2c>)
  4014a6:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4014a8:	4618      	mov	r0, r3
  4014aa:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4014ac:	4a05      	ldr	r2, [pc, #20]	; (4014c4 <_sbrk+0x34>)
  4014ae:	4b03      	ldr	r3, [pc, #12]	; (4014bc <_sbrk+0x2c>)
  4014b0:	601a      	str	r2, [r3, #0]
  4014b2:	e7f0      	b.n	401496 <_sbrk+0x6>
		return (caddr_t) -1;	
  4014b4:	f04f 30ff 	mov.w	r0, #4294967295
}
  4014b8:	4770      	bx	lr
  4014ba:	bf00      	nop
  4014bc:	20000e10 	.word	0x20000e10
  4014c0:	20027ffc 	.word	0x20027ffc
  4014c4:	20003ea0 	.word	0x20003ea0

004014c8 <presence_interrupt>:
/*
	- Deve chamar rotinas de leitura de TODOS os sensores;
	- Enviar dados via Bluetooth para o celular do usurio;
*/
void presence_interrupt()
{
  4014c8:	b508      	push	{r3, lr}
//	LED_Toggle(LED0_GPIO);	
//	LED_On(LED1_GPIO);
//	tc_config(0.1);
//	PIOB->PIO_PSR=(1<<3);

	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4014ca:	2008      	movs	r0, #8
  4014cc:	4b02      	ldr	r3, [pc, #8]	; (4014d8 <presence_interrupt+0x10>)
  4014ce:	4798      	blx	r3
	uPresence_sts = TRUE;
  4014d0:	2201      	movs	r2, #1
  4014d2:	4b02      	ldr	r3, [pc, #8]	; (4014dc <presence_interrupt+0x14>)
  4014d4:	801a      	strh	r2, [r3, #0]
  4014d6:	bd08      	pop	{r3, pc}
  4014d8:	00400139 	.word	0x00400139
  4014dc:	20000e5c 	.word	0x20000e5c

004014e0 <configure_lcd>:
{
  4014e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	pmc_enable_periph_clk(ID_SMC);
  4014e4:	200a      	movs	r0, #10
  4014e6:	4b1e      	ldr	r3, [pc, #120]	; (401560 <configure_lcd+0x80>)
  4014e8:	4798      	blx	r3
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4014ea:	4c1e      	ldr	r4, [pc, #120]	; (401564 <configure_lcd+0x84>)
  4014ec:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4014f0:	2101      	movs	r1, #1
  4014f2:	4620      	mov	r0, r4
  4014f4:	4b1c      	ldr	r3, [pc, #112]	; (401568 <configure_lcd+0x88>)
  4014f6:	4798      	blx	r3
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4014f8:	4a1c      	ldr	r2, [pc, #112]	; (40156c <configure_lcd+0x8c>)
  4014fa:	2101      	movs	r1, #1
  4014fc:	4620      	mov	r0, r4
  4014fe:	4b1c      	ldr	r3, [pc, #112]	; (401570 <configure_lcd+0x90>)
  401500:	4798      	blx	r3
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401502:	4a1c      	ldr	r2, [pc, #112]	; (401574 <configure_lcd+0x94>)
  401504:	2101      	movs	r1, #1
  401506:	4620      	mov	r0, r4
  401508:	4b1b      	ldr	r3, [pc, #108]	; (401578 <configure_lcd+0x98>)
  40150a:	4798      	blx	r3
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  40150c:	2203      	movs	r2, #3
  40150e:	2101      	movs	r1, #1
  401510:	4620      	mov	r0, r4
  401512:	4b1a      	ldr	r3, [pc, #104]	; (40157c <configure_lcd+0x9c>)
  401514:	4798      	blx	r3
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401516:	4d1a      	ldr	r5, [pc, #104]	; (401580 <configure_lcd+0xa0>)
  401518:	26f0      	movs	r6, #240	; 0xf0
  40151a:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  40151c:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401520:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401522:	2400      	movs	r4, #0
  401524:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401526:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  40152a:	f8c5 800c 	str.w	r8, [r5, #12]
	aat31xx_disable_backlight();
  40152e:	4b15      	ldr	r3, [pc, #84]	; (401584 <configure_lcd+0xa4>)
  401530:	4798      	blx	r3
	ili93xx_init(&g_ili93xx_display_opt);
  401532:	4628      	mov	r0, r5
  401534:	4b14      	ldr	r3, [pc, #80]	; (401588 <configure_lcd+0xa8>)
  401536:	4798      	blx	r3
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401538:	2008      	movs	r0, #8
  40153a:	4b14      	ldr	r3, [pc, #80]	; (40158c <configure_lcd+0xac>)
  40153c:	4798      	blx	r3
	ili93xx_set_foreground_color(COLOR_WHITE);
  40153e:	4640      	mov	r0, r8
  401540:	4b13      	ldr	r3, [pc, #76]	; (401590 <configure_lcd+0xb0>)
  401542:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401544:	463b      	mov	r3, r7
  401546:	4632      	mov	r2, r6
  401548:	4621      	mov	r1, r4
  40154a:	4620      	mov	r0, r4
  40154c:	4d11      	ldr	r5, [pc, #68]	; (401594 <configure_lcd+0xb4>)
  40154e:	47a8      	blx	r5
	ili93xx_display_on();
  401550:	4b11      	ldr	r3, [pc, #68]	; (401598 <configure_lcd+0xb8>)
  401552:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401554:	4621      	mov	r1, r4
  401556:	4620      	mov	r0, r4
  401558:	4b10      	ldr	r3, [pc, #64]	; (40159c <configure_lcd+0xbc>)
  40155a:	4798      	blx	r3
  40155c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401560:	004011e9 	.word	0x004011e9
  401564:	400e0000 	.word	0x400e0000
  401568:	004009b5 	.word	0x004009b5
  40156c:	0a0a0404 	.word	0x0a0a0404
  401570:	004009bb 	.word	0x004009bb
  401574:	0016000a 	.word	0x0016000a
  401578:	004009c3 	.word	0x004009c3
  40157c:	004009cb 	.word	0x004009cb
  401580:	20000e64 	.word	0x20000e64
  401584:	00400195 	.word	0x00400195
  401588:	004004dd 	.word	0x004004dd
  40158c:	00400139 	.word	0x00400139
  401590:	004003f5 	.word	0x004003f5
  401594:	0040083d 	.word	0x0040083d
  401598:	004003c1 	.word	0x004003c1
  40159c:	004004b5 	.word	0x004004b5

004015a0 <PWM_init>:
	PIOA->PIO_PDR = PIO_PDR_P19;
  4015a0:	4b0f      	ldr	r3, [pc, #60]	; (4015e0 <PWM_init+0x40>)
  4015a2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4015a6:	605a      	str	r2, [r3, #4]
	PIOA->PIO_ABCDSR[0] |= PIO_ABCDSR_P19;
  4015a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4015aa:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
  4015ae:	671a      	str	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABCDSR[1] &= ~PIO_ABCDSR_P19;
  4015b0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4015b2:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
  4015b6:	675a      	str	r2, [r3, #116]	; 0x74
	PMC->PMC_PCER0 = (1 << ID_PWM);
  4015b8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4015bc:	f5a3 6320 	sub.w	r3, r3, #2560	; 0xa00
  4015c0:	611a      	str	r2, [r3, #16]
	PWM->PWM_CH_NUM[0].PWM_CMR = PWM_CMR_CPRE_MCK;
  4015c2:	4b08      	ldr	r3, [pc, #32]	; (4015e4 <PWM_init+0x44>)
  4015c4:	2200      	movs	r2, #0
  4015c6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	PWM->PWM_CH_NUM[0].PWM_CPRD = 4096;// freq em khz
  4015ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4015ce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	PWM->PWM_CH_NUM[0].PWM_CDTY = 3500;
  4015d2:	f640 52ac 	movw	r2, #3500	; 0xdac
  4015d6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	PWM->PWM_ENA = PWM_ENA_CHID0;
  4015da:	2201      	movs	r2, #1
  4015dc:	605a      	str	r2, [r3, #4]
  4015de:	4770      	bx	lr
  4015e0:	400e0e00 	.word	0x400e0e00
  4015e4:	40020000 	.word	0x40020000

004015e8 <presence_cfg>:
{
  4015e8:	b530      	push	{r4, r5, lr}
  4015ea:	b083      	sub	sp, #12
	pio_set_input(PIOB, PIO_PB3, PIO_PULLUP | PIO_DEBOUNCE);
  4015ec:	4c0d      	ldr	r4, [pc, #52]	; (401624 <presence_cfg+0x3c>)
  4015ee:	2209      	movs	r2, #9
  4015f0:	2108      	movs	r1, #8
  4015f2:	4620      	mov	r0, r4
  4015f4:	4b0c      	ldr	r3, [pc, #48]	; (401628 <presence_cfg+0x40>)
  4015f6:	4798      	blx	r3
	pio_handler_set(PIOB, ID_PIOB, PIO_PB3, PIO_IT_RISE_EDGE, presence_interrupt);
  4015f8:	4b0c      	ldr	r3, [pc, #48]	; (40162c <presence_cfg+0x44>)
  4015fa:	9300      	str	r3, [sp, #0]
  4015fc:	2370      	movs	r3, #112	; 0x70
  4015fe:	2208      	movs	r2, #8
  401600:	210c      	movs	r1, #12
  401602:	4620      	mov	r0, r4
  401604:	4d0a      	ldr	r5, [pc, #40]	; (401630 <presence_cfg+0x48>)
  401606:	47a8      	blx	r5
	pio_enable_interrupt(PIOB, PIO_PB3);
  401608:	2108      	movs	r1, #8
  40160a:	4620      	mov	r0, r4
  40160c:	4b09      	ldr	r3, [pc, #36]	; (401634 <presence_cfg+0x4c>)
  40160e:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401610:	4b09      	ldr	r3, [pc, #36]	; (401638 <presence_cfg+0x50>)
  401612:	22e0      	movs	r2, #224	; 0xe0
  401614:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401618:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40161c:	601a      	str	r2, [r3, #0]
}
  40161e:	b003      	add	sp, #12
  401620:	bd30      	pop	{r4, r5, pc}
  401622:	bf00      	nop
  401624:	400e1000 	.word	0x400e1000
  401628:	00400d2d 	.word	0x00400d2d
  40162c:	004014c9 	.word	0x004014c9
  401630:	00401055 	.word	0x00401055
  401634:	00400db3 	.word	0x00400db3
  401638:	e000e100 	.word	0xe000e100

0040163c <main>:
{
  40163c:	b500      	push	{lr}
  40163e:	b085      	sub	sp, #20
	sysclk_init();
  401640:	4b27      	ldr	r3, [pc, #156]	; (4016e0 <main+0xa4>)
  401642:	4798      	blx	r3
	board_init();
  401644:	4b27      	ldr	r3, [pc, #156]	; (4016e4 <main+0xa8>)
  401646:	4798      	blx	r3
	configure_lcd();
  401648:	4b27      	ldr	r3, [pc, #156]	; (4016e8 <main+0xac>)
  40164a:	4798      	blx	r3
	PWM_init();
  40164c:	4b27      	ldr	r3, [pc, #156]	; (4016ec <main+0xb0>)
  40164e:	4798      	blx	r3
	presence_cfg();
  401650:	4b27      	ldr	r3, [pc, #156]	; (4016f0 <main+0xb4>)
  401652:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  401654:	2017      	movs	r0, #23
  401656:	4b27      	ldr	r3, [pc, #156]	; (4016f4 <main+0xb8>)
  401658:	4798      	blx	r3
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  40165a:	4d27      	ldr	r5, [pc, #156]	; (4016f8 <main+0xbc>)
  40165c:	9500      	str	r5, [sp, #0]
  40165e:	ab03      	add	r3, sp, #12
  401660:	aa02      	add	r2, sp, #8
  401662:	4629      	mov	r1, r5
  401664:	2001      	movs	r0, #1
  401666:	4c25      	ldr	r4, [pc, #148]	; (4016fc <main+0xc0>)
  401668:	47a0      	blx	r4
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40166a:	4c25      	ldr	r4, [pc, #148]	; (401700 <main+0xc4>)
  40166c:	9a03      	ldr	r2, [sp, #12]
  40166e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401672:	2100      	movs	r1, #0
  401674:	4620      	mov	r0, r4
  401676:	4b23      	ldr	r3, [pc, #140]	; (401704 <main+0xc8>)
  401678:	4798      	blx	r3
	tc_write_rc(TC, CHANNEL, counts);
  40167a:	9a02      	ldr	r2, [sp, #8]
  40167c:	fbb5 f2f2 	udiv	r2, r5, r2
  401680:	2100      	movs	r1, #0
  401682:	4620      	mov	r0, r4
  401684:	4b20      	ldr	r3, [pc, #128]	; (401708 <main+0xcc>)
  401686:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401688:	4b20      	ldr	r3, [pc, #128]	; (40170c <main+0xd0>)
  40168a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40168e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401692:	2550      	movs	r5, #80	; 0x50
  401694:	f883 5317 	strb.w	r5, [r3, #791]	; 0x317
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401698:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  40169a:	2210      	movs	r2, #16
  40169c:	2100      	movs	r1, #0
  40169e:	4620      	mov	r0, r4
  4016a0:	4b1b      	ldr	r3, [pc, #108]	; (401710 <main+0xd4>)
  4016a2:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  4016a4:	2100      	movs	r1, #0
  4016a6:	4620      	mov	r0, r4
  4016a8:	4b1a      	ldr	r3, [pc, #104]	; (401714 <main+0xd8>)
  4016aa:	4798      	blx	r3
	ili93xx_set_foreground_color(COLOR_BLACK);
  4016ac:	2000      	movs	r0, #0
  4016ae:	4b1a      	ldr	r3, [pc, #104]	; (401718 <main+0xdc>)
  4016b0:	4798      	blx	r3
	ili93xx_draw_string(10,  20, (uint8_t *)"Duty  Cycle: ");
  4016b2:	4a1a      	ldr	r2, [pc, #104]	; (40171c <main+0xe0>)
  4016b4:	2114      	movs	r1, #20
  4016b6:	200a      	movs	r0, #10
  4016b8:	4c19      	ldr	r4, [pc, #100]	; (401720 <main+0xe4>)
  4016ba:	47a0      	blx	r4
	ili93xx_draw_string(10,  50, (uint8_t *)"Temperature: ");
  4016bc:	4a19      	ldr	r2, [pc, #100]	; (401724 <main+0xe8>)
  4016be:	2132      	movs	r1, #50	; 0x32
  4016c0:	200a      	movs	r0, #10
  4016c2:	47a0      	blx	r4
	ili93xx_draw_string(10,  80, (uint8_t *)"   Humidity: ");
  4016c4:	4a18      	ldr	r2, [pc, #96]	; (401728 <main+0xec>)
  4016c6:	4629      	mov	r1, r5
  4016c8:	200a      	movs	r0, #10
  4016ca:	47a0      	blx	r4
	ili93xx_draw_string(10, 110, (uint8_t *)"    G. Hum.:");
  4016cc:	4a17      	ldr	r2, [pc, #92]	; (40172c <main+0xf0>)
  4016ce:	216e      	movs	r1, #110	; 0x6e
  4016d0:	200a      	movs	r0, #10
  4016d2:	47a0      	blx	r4
	ili93xx_draw_string(10, 140, (uint8_t *)"   Presence:");
  4016d4:	4a16      	ldr	r2, [pc, #88]	; (401730 <main+0xf4>)
  4016d6:	218c      	movs	r1, #140	; 0x8c
  4016d8:	200a      	movs	r0, #10
  4016da:	47a0      	blx	r4
  4016dc:	e7fe      	b.n	4016dc <main+0xa0>
  4016de:	bf00      	nop
  4016e0:	00400a7d 	.word	0x00400a7d
  4016e4:	00400ae1 	.word	0x00400ae1
  4016e8:	004014e1 	.word	0x004014e1
  4016ec:	004015a1 	.word	0x004015a1
  4016f0:	004015e9 	.word	0x004015e9
  4016f4:	004011e9 	.word	0x004011e9
  4016f8:	07270e00 	.word	0x07270e00
  4016fc:	00400a0b 	.word	0x00400a0b
  401700:	40010000 	.word	0x40010000
  401704:	004009d3 	.word	0x004009d3
  401708:	004009f3 	.word	0x004009f3
  40170c:	e000e100 	.word	0xe000e100
  401710:	004009fb 	.word	0x004009fb
  401714:	004009eb 	.word	0x004009eb
  401718:	004003f5 	.word	0x004003f5
  40171c:	00406a20 	.word	0x00406a20
  401720:	00400905 	.word	0x00400905
  401724:	00406a30 	.word	0x00406a30
  401728:	00406a40 	.word	0x00406a40
  40172c:	00406a50 	.word	0x00406a50
  401730:	00406a60 	.word	0x00406a60

00401734 <bomba_control>:
}

void bomba_control(void)
{	
	if (uCNTbmb<10)	PWM->PWM_CH_NUM[0].PWM_CDTYUPD = 4095-uCNTbmb*409;
  401734:	4b0a      	ldr	r3, [pc, #40]	; (401760 <bomba_control+0x2c>)
  401736:	881b      	ldrh	r3, [r3, #0]
  401738:	2b09      	cmp	r3, #9
  40173a:	d907      	bls.n	40174c <bomba_control+0x18>
	else uCNTbmb = 0;
  40173c:	2200      	movs	r2, #0
  40173e:	4b08      	ldr	r3, [pc, #32]	; (401760 <bomba_control+0x2c>)
  401740:	801a      	strh	r2, [r3, #0]
 	uCNTbmb++;	
  401742:	4a07      	ldr	r2, [pc, #28]	; (401760 <bomba_control+0x2c>)
  401744:	8813      	ldrh	r3, [r2, #0]
  401746:	3301      	adds	r3, #1
  401748:	8013      	strh	r3, [r2, #0]
  40174a:	4770      	bx	lr
	if (uCNTbmb<10)	PWM->PWM_CH_NUM[0].PWM_CDTYUPD = 4095-uCNTbmb*409;
  40174c:	f46f 72cc 	mvn.w	r2, #408	; 0x198
  401750:	fb02 f303 	mul.w	r3, r2, r3
  401754:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
  401758:	4a02      	ldr	r2, [pc, #8]	; (401764 <bomba_control+0x30>)
  40175a:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
  40175e:	e7f0      	b.n	401742 <bomba_control+0xe>
  401760:	20000e74 	.word	0x20000e74
  401764:	40020000 	.word	0x40020000

00401768 <display_update>:
}

void display_update(void)
{
  401768:	b530      	push	{r4, r5, lr}
  40176a:	b08b      	sub	sp, #44	; 0x2c
	uint32_t Actual_Duty_Cycle;
	
	Actual_Duty_Cycle = (PWM->PWM_CH_NUM[0].PWM_CDTY);
  40176c:	4b1f      	ldr	r3, [pc, #124]	; (4017ec <display_update+0x84>)
  40176e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
	Actual_Duty_Cycle = (Actual_Duty_Cycle * 100)/MAX_DIGITAL;
  401772:	2364      	movs	r3, #100	; 0x64
  401774:	fb03 f302 	mul.w	r3, r3, r2
  401778:	4a1d      	ldr	r2, [pc, #116]	; (4017f0 <display_update+0x88>)
  40177a:	fba2 1203 	umull	r1, r2, r2, r3
  40177e:	1a9b      	subs	r3, r3, r2
  401780:	eb02 0253 	add.w	r2, r2, r3, lsr #1
	
	char buffer1[10], buffer2[10], buffer3[10], buffer4[10], buffer5[10];
	sprintf (buffer1, "%d%%", Actual_Duty_Cycle);
  401784:	0ad2      	lsrs	r2, r2, #11
  401786:	491b      	ldr	r1, [pc, #108]	; (4017f4 <display_update+0x8c>)
  401788:	a807      	add	r0, sp, #28
  40178a:	4c1b      	ldr	r4, [pc, #108]	; (4017f8 <display_update+0x90>)
  40178c:	47a0      	blx	r4
// 	sprintf (buffer2, "%d%%", Actual_Duty_Cycle);
// 	sprintf (buffer3, "%d%%", Actual_Duty_Cycle);
 	sprintf (buffer4, "%d", uTimePresence);	//teste
  40178e:	4b1b      	ldr	r3, [pc, #108]	; (4017fc <display_update+0x94>)
  401790:	881a      	ldrh	r2, [r3, #0]
  401792:	491b      	ldr	r1, [pc, #108]	; (401800 <display_update+0x98>)
  401794:	a804      	add	r0, sp, #16
  401796:	47a0      	blx	r4
	sprintf (buffer5, "%s", sPresence_sts);
  401798:	491a      	ldr	r1, [pc, #104]	; (401804 <display_update+0x9c>)
  40179a:	a801      	add	r0, sp, #4
  40179c:	4b1a      	ldr	r3, [pc, #104]	; (401808 <display_update+0xa0>)
  40179e:	4798      	blx	r3
	
	// Desenha retngulo
	ili93xx_set_foreground_color(COLOR_SKYBLUE);
  4017a0:	481a      	ldr	r0, [pc, #104]	; (40180c <display_update+0xa4>)
  4017a2:	4c1b      	ldr	r4, [pc, #108]	; (401810 <display_update+0xa8>)
  4017a4:	47a0      	blx	r4
	ili93xx_draw_filled_rectangle(160, 0, 240, 320);
  4017a6:	f44f 73a0 	mov.w	r3, #320	; 0x140
  4017aa:	22f0      	movs	r2, #240	; 0xf0
  4017ac:	2100      	movs	r1, #0
  4017ae:	20a0      	movs	r0, #160	; 0xa0
  4017b0:	4d18      	ldr	r5, [pc, #96]	; (401814 <display_update+0xac>)
  4017b2:	47a8      	blx	r5
	
	// Escreve uma String no LCD na posio 140, 180
	ili93xx_set_foreground_color(COLOR_BLACK);
  4017b4:	2000      	movs	r0, #0
  4017b6:	47a0      	blx	r4
	ili93xx_draw_string(170, 20, (uint8_t*) buffer1);	//(x32, y32, string)
  4017b8:	aa07      	add	r2, sp, #28
  4017ba:	2114      	movs	r1, #20
  4017bc:	20aa      	movs	r0, #170	; 0xaa
  4017be:	4c16      	ldr	r4, [pc, #88]	; (401818 <display_update+0xb0>)
  4017c0:	47a0      	blx	r4
// 	ili93xx_draw_string(170, 50, (uint8_t*) buffer2);	//(x32, y32, string)
// 	ili93xx_draw_string(170, 80, (uint8_t*) buffer3);	//(x32, y32, string)
 	ili93xx_draw_string(170, 110, (uint8_t*) buffer4);	//(x32, y32, string)
  4017c2:	aa04      	add	r2, sp, #16
  4017c4:	216e      	movs	r1, #110	; 0x6e
  4017c6:	20aa      	movs	r0, #170	; 0xaa
  4017c8:	47a0      	blx	r4
 	if (uPresence_sts == TRUE)	ili93xx_draw_string(170, 140,"YES");	//(x32, y32, string)
  4017ca:	4b14      	ldr	r3, [pc, #80]	; (40181c <display_update+0xb4>)
  4017cc:	881b      	ldrh	r3, [r3, #0]
  4017ce:	2b01      	cmp	r3, #1
  4017d0:	d006      	beq.n	4017e0 <display_update+0x78>
 	else						ili93xx_draw_string(170, 140,"NO ");	//(x32, y32, string)
  4017d2:	4a13      	ldr	r2, [pc, #76]	; (401820 <display_update+0xb8>)
  4017d4:	218c      	movs	r1, #140	; 0x8c
  4017d6:	20aa      	movs	r0, #170	; 0xaa
  4017d8:	4b0f      	ldr	r3, [pc, #60]	; (401818 <display_update+0xb0>)
  4017da:	4798      	blx	r3
  4017dc:	b00b      	add	sp, #44	; 0x2c
  4017de:	bd30      	pop	{r4, r5, pc}
 	if (uPresence_sts == TRUE)	ili93xx_draw_string(170, 140,"YES");	//(x32, y32, string)
  4017e0:	4a10      	ldr	r2, [pc, #64]	; (401824 <display_update+0xbc>)
  4017e2:	218c      	movs	r1, #140	; 0x8c
  4017e4:	20aa      	movs	r0, #170	; 0xaa
  4017e6:	47a0      	blx	r4
  4017e8:	e7f8      	b.n	4017dc <display_update+0x74>
  4017ea:	bf00      	nop
  4017ec:	40020000 	.word	0x40020000
  4017f0:	00100101 	.word	0x00100101
  4017f4:	00406a0c 	.word	0x00406a0c
  4017f8:	00401991 	.word	0x00401991
  4017fc:	20000e76 	.word	0x20000e76
  401800:	00406a14 	.word	0x00406a14
  401804:	20000e50 	.word	0x20000e50
  401808:	004019dd 	.word	0x004019dd
  40180c:	0087ceeb 	.word	0x0087ceeb
  401810:	004003f5 	.word	0x004003f5
  401814:	0040083d 	.word	0x0040083d
  401818:	00400905 	.word	0x00400905
  40181c:	20000e5c 	.word	0x20000e5c
  401820:	00406a1c 	.word	0x00406a1c
  401824:	00406a18 	.word	0x00406a18

00401828 <TC0_Handler>:
{
  401828:	b510      	push	{r4, lr}
	tc_get_status(TC,CHANNEL);
  40182a:	2100      	movs	r1, #0
  40182c:	4814      	ldr	r0, [pc, #80]	; (401880 <TC0_Handler+0x58>)
  40182e:	4b15      	ldr	r3, [pc, #84]	; (401884 <TC0_Handler+0x5c>)
  401830:	4798      	blx	r3
	bomba_control();	//Chama Controle da Bomba
  401832:	4b15      	ldr	r3, [pc, #84]	; (401888 <TC0_Handler+0x60>)
  401834:	4798      	blx	r3
	if (uPresence_sts == TRUE)
  401836:	4b15      	ldr	r3, [pc, #84]	; (40188c <TC0_Handler+0x64>)
  401838:	881b      	ldrh	r3, [r3, #0]
  40183a:	2b01      	cmp	r3, #1
  40183c:	d00c      	beq.n	401858 <TC0_Handler+0x30>
		uPresence_sts = 0;
  40183e:	2300      	movs	r3, #0
  401840:	4a12      	ldr	r2, [pc, #72]	; (40188c <TC0_Handler+0x64>)
  401842:	8013      	strh	r3, [r2, #0]
		uTimePresence = 0;
  401844:	4a12      	ldr	r2, [pc, #72]	; (401890 <TC0_Handler+0x68>)
  401846:	8013      	strh	r3, [r2, #0]
		aat31xx_disable_backlight();
  401848:	4b12      	ldr	r3, [pc, #72]	; (401894 <TC0_Handler+0x6c>)
  40184a:	4798      	blx	r3
		LED_Off(LED1_GPIO);
  40184c:	2014      	movs	r0, #20
  40184e:	4b12      	ldr	r3, [pc, #72]	; (401898 <TC0_Handler+0x70>)
  401850:	4798      	blx	r3
	display_update();	//Atualiza Display
  401852:	4b12      	ldr	r3, [pc, #72]	; (40189c <TC0_Handler+0x74>)
  401854:	4798      	blx	r3
  401856:	bd10      	pop	{r4, pc}
		uTimePresence++;
  401858:	4c0d      	ldr	r4, [pc, #52]	; (401890 <TC0_Handler+0x68>)
  40185a:	8823      	ldrh	r3, [r4, #0]
  40185c:	3301      	adds	r3, #1
  40185e:	8023      	strh	r3, [r4, #0]
		LED_On(LED1_GPIO);
  401860:	2014      	movs	r0, #20
  401862:	4b0f      	ldr	r3, [pc, #60]	; (4018a0 <TC0_Handler+0x78>)
  401864:	4798      	blx	r3
		if (uTimePresence>BACKLIGHT_TIME)
  401866:	8823      	ldrh	r3, [r4, #0]
  401868:	2b1e      	cmp	r3, #30
  40186a:	d9f2      	bls.n	401852 <TC0_Handler+0x2a>
			uPresence_sts = 0;
  40186c:	2300      	movs	r3, #0
  40186e:	4a07      	ldr	r2, [pc, #28]	; (40188c <TC0_Handler+0x64>)
  401870:	8013      	strh	r3, [r2, #0]
			uTimePresence = 0;
  401872:	8023      	strh	r3, [r4, #0]
			aat31xx_disable_backlight();
  401874:	4b07      	ldr	r3, [pc, #28]	; (401894 <TC0_Handler+0x6c>)
  401876:	4798      	blx	r3
			LED_Off(LED1_GPIO);
  401878:	2014      	movs	r0, #20
  40187a:	4b07      	ldr	r3, [pc, #28]	; (401898 <TC0_Handler+0x70>)
  40187c:	4798      	blx	r3
  40187e:	e7e8      	b.n	401852 <TC0_Handler+0x2a>
  401880:	40010000 	.word	0x40010000
  401884:	00400a03 	.word	0x00400a03
  401888:	00401735 	.word	0x00401735
  40188c:	20000e5c 	.word	0x20000e5c
  401890:	20000e76 	.word	0x20000e76
  401894:	00400195 	.word	0x00400195
  401898:	00400c25 	.word	0x00400c25
  40189c:	00401769 	.word	0x00401769
  4018a0:	00400c61 	.word	0x00400c61

004018a4 <__libc_init_array>:
  4018a4:	b570      	push	{r4, r5, r6, lr}
  4018a6:	4e0f      	ldr	r6, [pc, #60]	; (4018e4 <__libc_init_array+0x40>)
  4018a8:	4d0f      	ldr	r5, [pc, #60]	; (4018e8 <__libc_init_array+0x44>)
  4018aa:	1b76      	subs	r6, r6, r5
  4018ac:	10b6      	asrs	r6, r6, #2
  4018ae:	bf18      	it	ne
  4018b0:	2400      	movne	r4, #0
  4018b2:	d005      	beq.n	4018c0 <__libc_init_array+0x1c>
  4018b4:	3401      	adds	r4, #1
  4018b6:	f855 3b04 	ldr.w	r3, [r5], #4
  4018ba:	4798      	blx	r3
  4018bc:	42a6      	cmp	r6, r4
  4018be:	d1f9      	bne.n	4018b4 <__libc_init_array+0x10>
  4018c0:	4e0a      	ldr	r6, [pc, #40]	; (4018ec <__libc_init_array+0x48>)
  4018c2:	4d0b      	ldr	r5, [pc, #44]	; (4018f0 <__libc_init_array+0x4c>)
  4018c4:	1b76      	subs	r6, r6, r5
  4018c6:	f005 fa17 	bl	406cf8 <_init>
  4018ca:	10b6      	asrs	r6, r6, #2
  4018cc:	bf18      	it	ne
  4018ce:	2400      	movne	r4, #0
  4018d0:	d006      	beq.n	4018e0 <__libc_init_array+0x3c>
  4018d2:	3401      	adds	r4, #1
  4018d4:	f855 3b04 	ldr.w	r3, [r5], #4
  4018d8:	4798      	blx	r3
  4018da:	42a6      	cmp	r6, r4
  4018dc:	d1f9      	bne.n	4018d2 <__libc_init_array+0x2e>
  4018de:	bd70      	pop	{r4, r5, r6, pc}
  4018e0:	bd70      	pop	{r4, r5, r6, pc}
  4018e2:	bf00      	nop
  4018e4:	00406d04 	.word	0x00406d04
  4018e8:	00406d04 	.word	0x00406d04
  4018ec:	00406d0c 	.word	0x00406d0c
  4018f0:	00406d04 	.word	0x00406d04

004018f4 <memset>:
  4018f4:	b470      	push	{r4, r5, r6}
  4018f6:	0786      	lsls	r6, r0, #30
  4018f8:	d046      	beq.n	401988 <memset+0x94>
  4018fa:	1e54      	subs	r4, r2, #1
  4018fc:	2a00      	cmp	r2, #0
  4018fe:	d041      	beq.n	401984 <memset+0x90>
  401900:	b2ca      	uxtb	r2, r1
  401902:	4603      	mov	r3, r0
  401904:	e002      	b.n	40190c <memset+0x18>
  401906:	f114 34ff 	adds.w	r4, r4, #4294967295
  40190a:	d33b      	bcc.n	401984 <memset+0x90>
  40190c:	f803 2b01 	strb.w	r2, [r3], #1
  401910:	079d      	lsls	r5, r3, #30
  401912:	d1f8      	bne.n	401906 <memset+0x12>
  401914:	2c03      	cmp	r4, #3
  401916:	d92e      	bls.n	401976 <memset+0x82>
  401918:	b2cd      	uxtb	r5, r1
  40191a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40191e:	2c0f      	cmp	r4, #15
  401920:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401924:	d919      	bls.n	40195a <memset+0x66>
  401926:	f103 0210 	add.w	r2, r3, #16
  40192a:	4626      	mov	r6, r4
  40192c:	3e10      	subs	r6, #16
  40192e:	2e0f      	cmp	r6, #15
  401930:	f842 5c10 	str.w	r5, [r2, #-16]
  401934:	f842 5c0c 	str.w	r5, [r2, #-12]
  401938:	f842 5c08 	str.w	r5, [r2, #-8]
  40193c:	f842 5c04 	str.w	r5, [r2, #-4]
  401940:	f102 0210 	add.w	r2, r2, #16
  401944:	d8f2      	bhi.n	40192c <memset+0x38>
  401946:	f1a4 0210 	sub.w	r2, r4, #16
  40194a:	f022 020f 	bic.w	r2, r2, #15
  40194e:	f004 040f 	and.w	r4, r4, #15
  401952:	3210      	adds	r2, #16
  401954:	2c03      	cmp	r4, #3
  401956:	4413      	add	r3, r2
  401958:	d90d      	bls.n	401976 <memset+0x82>
  40195a:	461e      	mov	r6, r3
  40195c:	4622      	mov	r2, r4
  40195e:	3a04      	subs	r2, #4
  401960:	2a03      	cmp	r2, #3
  401962:	f846 5b04 	str.w	r5, [r6], #4
  401966:	d8fa      	bhi.n	40195e <memset+0x6a>
  401968:	1f22      	subs	r2, r4, #4
  40196a:	f022 0203 	bic.w	r2, r2, #3
  40196e:	3204      	adds	r2, #4
  401970:	4413      	add	r3, r2
  401972:	f004 0403 	and.w	r4, r4, #3
  401976:	b12c      	cbz	r4, 401984 <memset+0x90>
  401978:	b2c9      	uxtb	r1, r1
  40197a:	441c      	add	r4, r3
  40197c:	f803 1b01 	strb.w	r1, [r3], #1
  401980:	429c      	cmp	r4, r3
  401982:	d1fb      	bne.n	40197c <memset+0x88>
  401984:	bc70      	pop	{r4, r5, r6}
  401986:	4770      	bx	lr
  401988:	4614      	mov	r4, r2
  40198a:	4603      	mov	r3, r0
  40198c:	e7c2      	b.n	401914 <memset+0x20>
  40198e:	bf00      	nop

00401990 <sprintf>:
  401990:	b40e      	push	{r1, r2, r3}
  401992:	b5f0      	push	{r4, r5, r6, r7, lr}
  401994:	b09c      	sub	sp, #112	; 0x70
  401996:	ab21      	add	r3, sp, #132	; 0x84
  401998:	490f      	ldr	r1, [pc, #60]	; (4019d8 <sprintf+0x48>)
  40199a:	f853 2b04 	ldr.w	r2, [r3], #4
  40199e:	9301      	str	r3, [sp, #4]
  4019a0:	4605      	mov	r5, r0
  4019a2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4019a6:	6808      	ldr	r0, [r1, #0]
  4019a8:	9502      	str	r5, [sp, #8]
  4019aa:	f44f 7702 	mov.w	r7, #520	; 0x208
  4019ae:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4019b2:	a902      	add	r1, sp, #8
  4019b4:	9506      	str	r5, [sp, #24]
  4019b6:	f8ad 7014 	strh.w	r7, [sp, #20]
  4019ba:	9404      	str	r4, [sp, #16]
  4019bc:	9407      	str	r4, [sp, #28]
  4019be:	f8ad 6016 	strh.w	r6, [sp, #22]
  4019c2:	f000 f869 	bl	401a98 <_svfprintf_r>
  4019c6:	9b02      	ldr	r3, [sp, #8]
  4019c8:	2200      	movs	r2, #0
  4019ca:	701a      	strb	r2, [r3, #0]
  4019cc:	b01c      	add	sp, #112	; 0x70
  4019ce:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4019d2:	b003      	add	sp, #12
  4019d4:	4770      	bx	lr
  4019d6:	bf00      	nop
  4019d8:	2000000c 	.word	0x2000000c

004019dc <strcpy>:
  4019dc:	ea80 0201 	eor.w	r2, r0, r1
  4019e0:	4684      	mov	ip, r0
  4019e2:	f012 0f03 	tst.w	r2, #3
  4019e6:	d14f      	bne.n	401a88 <strcpy+0xac>
  4019e8:	f011 0f03 	tst.w	r1, #3
  4019ec:	d132      	bne.n	401a54 <strcpy+0x78>
  4019ee:	f84d 4d04 	str.w	r4, [sp, #-4]!
  4019f2:	f011 0f04 	tst.w	r1, #4
  4019f6:	f851 3b04 	ldr.w	r3, [r1], #4
  4019fa:	d00b      	beq.n	401a14 <strcpy+0x38>
  4019fc:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  401a00:	439a      	bics	r2, r3
  401a02:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  401a06:	bf04      	itt	eq
  401a08:	f84c 3b04 	streq.w	r3, [ip], #4
  401a0c:	f851 3b04 	ldreq.w	r3, [r1], #4
  401a10:	d116      	bne.n	401a40 <strcpy+0x64>
  401a12:	bf00      	nop
  401a14:	f851 4b04 	ldr.w	r4, [r1], #4
  401a18:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  401a1c:	439a      	bics	r2, r3
  401a1e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  401a22:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  401a26:	d10b      	bne.n	401a40 <strcpy+0x64>
  401a28:	f84c 3b04 	str.w	r3, [ip], #4
  401a2c:	43a2      	bics	r2, r4
  401a2e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  401a32:	bf04      	itt	eq
  401a34:	f851 3b04 	ldreq.w	r3, [r1], #4
  401a38:	f84c 4b04 	streq.w	r4, [ip], #4
  401a3c:	d0ea      	beq.n	401a14 <strcpy+0x38>
  401a3e:	4623      	mov	r3, r4
  401a40:	f80c 3b01 	strb.w	r3, [ip], #1
  401a44:	f013 0fff 	tst.w	r3, #255	; 0xff
  401a48:	ea4f 2333 	mov.w	r3, r3, ror #8
  401a4c:	d1f8      	bne.n	401a40 <strcpy+0x64>
  401a4e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401a52:	4770      	bx	lr
  401a54:	f011 0f01 	tst.w	r1, #1
  401a58:	d006      	beq.n	401a68 <strcpy+0x8c>
  401a5a:	f811 2b01 	ldrb.w	r2, [r1], #1
  401a5e:	f80c 2b01 	strb.w	r2, [ip], #1
  401a62:	2a00      	cmp	r2, #0
  401a64:	bf08      	it	eq
  401a66:	4770      	bxeq	lr
  401a68:	f011 0f02 	tst.w	r1, #2
  401a6c:	d0bf      	beq.n	4019ee <strcpy+0x12>
  401a6e:	f831 2b02 	ldrh.w	r2, [r1], #2
  401a72:	f012 0fff 	tst.w	r2, #255	; 0xff
  401a76:	bf16      	itet	ne
  401a78:	f82c 2b02 	strhne.w	r2, [ip], #2
  401a7c:	f88c 2000 	strbeq.w	r2, [ip]
  401a80:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  401a84:	d1b3      	bne.n	4019ee <strcpy+0x12>
  401a86:	4770      	bx	lr
  401a88:	f811 2b01 	ldrb.w	r2, [r1], #1
  401a8c:	f80c 2b01 	strb.w	r2, [ip], #1
  401a90:	2a00      	cmp	r2, #0
  401a92:	d1f9      	bne.n	401a88 <strcpy+0xac>
  401a94:	4770      	bx	lr
  401a96:	bf00      	nop

00401a98 <_svfprintf_r>:
  401a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a9c:	b0c3      	sub	sp, #268	; 0x10c
  401a9e:	460c      	mov	r4, r1
  401aa0:	910b      	str	r1, [sp, #44]	; 0x2c
  401aa2:	4692      	mov	sl, r2
  401aa4:	930f      	str	r3, [sp, #60]	; 0x3c
  401aa6:	900c      	str	r0, [sp, #48]	; 0x30
  401aa8:	f002 fa0e 	bl	403ec8 <_localeconv_r>
  401aac:	6803      	ldr	r3, [r0, #0]
  401aae:	931a      	str	r3, [sp, #104]	; 0x68
  401ab0:	4618      	mov	r0, r3
  401ab2:	f003 f8e5 	bl	404c80 <strlen>
  401ab6:	89a3      	ldrh	r3, [r4, #12]
  401ab8:	9019      	str	r0, [sp, #100]	; 0x64
  401aba:	0619      	lsls	r1, r3, #24
  401abc:	d503      	bpl.n	401ac6 <_svfprintf_r+0x2e>
  401abe:	6923      	ldr	r3, [r4, #16]
  401ac0:	2b00      	cmp	r3, #0
  401ac2:	f001 8003 	beq.w	402acc <_svfprintf_r+0x1034>
  401ac6:	2300      	movs	r3, #0
  401ac8:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401acc:	9313      	str	r3, [sp, #76]	; 0x4c
  401ace:	9315      	str	r3, [sp, #84]	; 0x54
  401ad0:	9314      	str	r3, [sp, #80]	; 0x50
  401ad2:	9327      	str	r3, [sp, #156]	; 0x9c
  401ad4:	9326      	str	r3, [sp, #152]	; 0x98
  401ad6:	9318      	str	r3, [sp, #96]	; 0x60
  401ad8:	931b      	str	r3, [sp, #108]	; 0x6c
  401ada:	9309      	str	r3, [sp, #36]	; 0x24
  401adc:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401ae0:	46c8      	mov	r8, r9
  401ae2:	9316      	str	r3, [sp, #88]	; 0x58
  401ae4:	9317      	str	r3, [sp, #92]	; 0x5c
  401ae6:	f89a 3000 	ldrb.w	r3, [sl]
  401aea:	4654      	mov	r4, sl
  401aec:	b1e3      	cbz	r3, 401b28 <_svfprintf_r+0x90>
  401aee:	2b25      	cmp	r3, #37	; 0x25
  401af0:	d102      	bne.n	401af8 <_svfprintf_r+0x60>
  401af2:	e019      	b.n	401b28 <_svfprintf_r+0x90>
  401af4:	2b25      	cmp	r3, #37	; 0x25
  401af6:	d003      	beq.n	401b00 <_svfprintf_r+0x68>
  401af8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401afc:	2b00      	cmp	r3, #0
  401afe:	d1f9      	bne.n	401af4 <_svfprintf_r+0x5c>
  401b00:	eba4 050a 	sub.w	r5, r4, sl
  401b04:	b185      	cbz	r5, 401b28 <_svfprintf_r+0x90>
  401b06:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b08:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401b0a:	f8c8 a000 	str.w	sl, [r8]
  401b0e:	3301      	adds	r3, #1
  401b10:	442a      	add	r2, r5
  401b12:	2b07      	cmp	r3, #7
  401b14:	f8c8 5004 	str.w	r5, [r8, #4]
  401b18:	9227      	str	r2, [sp, #156]	; 0x9c
  401b1a:	9326      	str	r3, [sp, #152]	; 0x98
  401b1c:	dc7f      	bgt.n	401c1e <_svfprintf_r+0x186>
  401b1e:	f108 0808 	add.w	r8, r8, #8
  401b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401b24:	442b      	add	r3, r5
  401b26:	9309      	str	r3, [sp, #36]	; 0x24
  401b28:	7823      	ldrb	r3, [r4, #0]
  401b2a:	2b00      	cmp	r3, #0
  401b2c:	d07f      	beq.n	401c2e <_svfprintf_r+0x196>
  401b2e:	2300      	movs	r3, #0
  401b30:	461a      	mov	r2, r3
  401b32:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401b36:	4619      	mov	r1, r3
  401b38:	930d      	str	r3, [sp, #52]	; 0x34
  401b3a:	469b      	mov	fp, r3
  401b3c:	f04f 30ff 	mov.w	r0, #4294967295
  401b40:	7863      	ldrb	r3, [r4, #1]
  401b42:	900a      	str	r0, [sp, #40]	; 0x28
  401b44:	f104 0a01 	add.w	sl, r4, #1
  401b48:	f10a 0a01 	add.w	sl, sl, #1
  401b4c:	f1a3 0020 	sub.w	r0, r3, #32
  401b50:	2858      	cmp	r0, #88	; 0x58
  401b52:	f200 83c1 	bhi.w	4022d8 <_svfprintf_r+0x840>
  401b56:	e8df f010 	tbh	[pc, r0, lsl #1]
  401b5a:	0238      	.short	0x0238
  401b5c:	03bf03bf 	.word	0x03bf03bf
  401b60:	03bf0240 	.word	0x03bf0240
  401b64:	03bf03bf 	.word	0x03bf03bf
  401b68:	03bf03bf 	.word	0x03bf03bf
  401b6c:	024503bf 	.word	0x024503bf
  401b70:	03bf0203 	.word	0x03bf0203
  401b74:	026b005d 	.word	0x026b005d
  401b78:	028603bf 	.word	0x028603bf
  401b7c:	039d039d 	.word	0x039d039d
  401b80:	039d039d 	.word	0x039d039d
  401b84:	039d039d 	.word	0x039d039d
  401b88:	039d039d 	.word	0x039d039d
  401b8c:	03bf039d 	.word	0x03bf039d
  401b90:	03bf03bf 	.word	0x03bf03bf
  401b94:	03bf03bf 	.word	0x03bf03bf
  401b98:	03bf03bf 	.word	0x03bf03bf
  401b9c:	03bf03bf 	.word	0x03bf03bf
  401ba0:	033703bf 	.word	0x033703bf
  401ba4:	03bf0357 	.word	0x03bf0357
  401ba8:	03bf0357 	.word	0x03bf0357
  401bac:	03bf03bf 	.word	0x03bf03bf
  401bb0:	039803bf 	.word	0x039803bf
  401bb4:	03bf03bf 	.word	0x03bf03bf
  401bb8:	03bf03ad 	.word	0x03bf03ad
  401bbc:	03bf03bf 	.word	0x03bf03bf
  401bc0:	03bf03bf 	.word	0x03bf03bf
  401bc4:	03bf0259 	.word	0x03bf0259
  401bc8:	031e03bf 	.word	0x031e03bf
  401bcc:	03bf03bf 	.word	0x03bf03bf
  401bd0:	03bf03bf 	.word	0x03bf03bf
  401bd4:	03bf03bf 	.word	0x03bf03bf
  401bd8:	03bf03bf 	.word	0x03bf03bf
  401bdc:	03bf03bf 	.word	0x03bf03bf
  401be0:	02db02c6 	.word	0x02db02c6
  401be4:	03570357 	.word	0x03570357
  401be8:	028b0357 	.word	0x028b0357
  401bec:	03bf02db 	.word	0x03bf02db
  401bf0:	029003bf 	.word	0x029003bf
  401bf4:	029d03bf 	.word	0x029d03bf
  401bf8:	02b401cc 	.word	0x02b401cc
  401bfc:	03bf0208 	.word	0x03bf0208
  401c00:	03bf01e1 	.word	0x03bf01e1
  401c04:	03bf007e 	.word	0x03bf007e
  401c08:	020d03bf 	.word	0x020d03bf
  401c0c:	980d      	ldr	r0, [sp, #52]	; 0x34
  401c0e:	930f      	str	r3, [sp, #60]	; 0x3c
  401c10:	4240      	negs	r0, r0
  401c12:	900d      	str	r0, [sp, #52]	; 0x34
  401c14:	f04b 0b04 	orr.w	fp, fp, #4
  401c18:	f89a 3000 	ldrb.w	r3, [sl]
  401c1c:	e794      	b.n	401b48 <_svfprintf_r+0xb0>
  401c1e:	aa25      	add	r2, sp, #148	; 0x94
  401c20:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c22:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c24:	f003 f89a 	bl	404d5c <__ssprint_r>
  401c28:	b940      	cbnz	r0, 401c3c <_svfprintf_r+0x1a4>
  401c2a:	46c8      	mov	r8, r9
  401c2c:	e779      	b.n	401b22 <_svfprintf_r+0x8a>
  401c2e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401c30:	b123      	cbz	r3, 401c3c <_svfprintf_r+0x1a4>
  401c32:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c36:	aa25      	add	r2, sp, #148	; 0x94
  401c38:	f003 f890 	bl	404d5c <__ssprint_r>
  401c3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401c3e:	899b      	ldrh	r3, [r3, #12]
  401c40:	f013 0f40 	tst.w	r3, #64	; 0x40
  401c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c46:	bf18      	it	ne
  401c48:	f04f 33ff 	movne.w	r3, #4294967295
  401c4c:	9309      	str	r3, [sp, #36]	; 0x24
  401c4e:	9809      	ldr	r0, [sp, #36]	; 0x24
  401c50:	b043      	add	sp, #268	; 0x10c
  401c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c56:	f01b 0f20 	tst.w	fp, #32
  401c5a:	9311      	str	r3, [sp, #68]	; 0x44
  401c5c:	f040 81dd 	bne.w	40201a <_svfprintf_r+0x582>
  401c60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c62:	f01b 0f10 	tst.w	fp, #16
  401c66:	4613      	mov	r3, r2
  401c68:	f040 856e 	bne.w	402748 <_svfprintf_r+0xcb0>
  401c6c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401c70:	f000 856a 	beq.w	402748 <_svfprintf_r+0xcb0>
  401c74:	8814      	ldrh	r4, [r2, #0]
  401c76:	3204      	adds	r2, #4
  401c78:	2500      	movs	r5, #0
  401c7a:	2301      	movs	r3, #1
  401c7c:	920f      	str	r2, [sp, #60]	; 0x3c
  401c7e:	2700      	movs	r7, #0
  401c80:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401c84:	990a      	ldr	r1, [sp, #40]	; 0x28
  401c86:	1c4a      	adds	r2, r1, #1
  401c88:	f000 8265 	beq.w	402156 <_svfprintf_r+0x6be>
  401c8c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401c90:	9207      	str	r2, [sp, #28]
  401c92:	ea54 0205 	orrs.w	r2, r4, r5
  401c96:	f040 8264 	bne.w	402162 <_svfprintf_r+0x6ca>
  401c9a:	2900      	cmp	r1, #0
  401c9c:	f040 843c 	bne.w	402518 <_svfprintf_r+0xa80>
  401ca0:	2b00      	cmp	r3, #0
  401ca2:	f040 84d7 	bne.w	402654 <_svfprintf_r+0xbbc>
  401ca6:	f01b 0301 	ands.w	r3, fp, #1
  401caa:	930e      	str	r3, [sp, #56]	; 0x38
  401cac:	f000 8604 	beq.w	4028b8 <_svfprintf_r+0xe20>
  401cb0:	ae42      	add	r6, sp, #264	; 0x108
  401cb2:	2330      	movs	r3, #48	; 0x30
  401cb4:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401cb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401cba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401cbc:	4293      	cmp	r3, r2
  401cbe:	bfb8      	it	lt
  401cc0:	4613      	movlt	r3, r2
  401cc2:	9308      	str	r3, [sp, #32]
  401cc4:	2300      	movs	r3, #0
  401cc6:	9312      	str	r3, [sp, #72]	; 0x48
  401cc8:	b117      	cbz	r7, 401cd0 <_svfprintf_r+0x238>
  401cca:	9b08      	ldr	r3, [sp, #32]
  401ccc:	3301      	adds	r3, #1
  401cce:	9308      	str	r3, [sp, #32]
  401cd0:	9b07      	ldr	r3, [sp, #28]
  401cd2:	f013 0302 	ands.w	r3, r3, #2
  401cd6:	9310      	str	r3, [sp, #64]	; 0x40
  401cd8:	d002      	beq.n	401ce0 <_svfprintf_r+0x248>
  401cda:	9b08      	ldr	r3, [sp, #32]
  401cdc:	3302      	adds	r3, #2
  401cde:	9308      	str	r3, [sp, #32]
  401ce0:	9b07      	ldr	r3, [sp, #28]
  401ce2:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  401ce6:	f040 830e 	bne.w	402306 <_svfprintf_r+0x86e>
  401cea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401cec:	9a08      	ldr	r2, [sp, #32]
  401cee:	eba3 0b02 	sub.w	fp, r3, r2
  401cf2:	f1bb 0f00 	cmp.w	fp, #0
  401cf6:	f340 8306 	ble.w	402306 <_svfprintf_r+0x86e>
  401cfa:	f1bb 0f10 	cmp.w	fp, #16
  401cfe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401d00:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401d02:	dd29      	ble.n	401d58 <_svfprintf_r+0x2c0>
  401d04:	4643      	mov	r3, r8
  401d06:	4621      	mov	r1, r4
  401d08:	46a8      	mov	r8, r5
  401d0a:	2710      	movs	r7, #16
  401d0c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401d0e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401d10:	e006      	b.n	401d20 <_svfprintf_r+0x288>
  401d12:	f1ab 0b10 	sub.w	fp, fp, #16
  401d16:	f1bb 0f10 	cmp.w	fp, #16
  401d1a:	f103 0308 	add.w	r3, r3, #8
  401d1e:	dd18      	ble.n	401d52 <_svfprintf_r+0x2ba>
  401d20:	3201      	adds	r2, #1
  401d22:	48b7      	ldr	r0, [pc, #732]	; (402000 <_svfprintf_r+0x568>)
  401d24:	9226      	str	r2, [sp, #152]	; 0x98
  401d26:	3110      	adds	r1, #16
  401d28:	2a07      	cmp	r2, #7
  401d2a:	9127      	str	r1, [sp, #156]	; 0x9c
  401d2c:	e883 0081 	stmia.w	r3, {r0, r7}
  401d30:	ddef      	ble.n	401d12 <_svfprintf_r+0x27a>
  401d32:	aa25      	add	r2, sp, #148	; 0x94
  401d34:	4629      	mov	r1, r5
  401d36:	4620      	mov	r0, r4
  401d38:	f003 f810 	bl	404d5c <__ssprint_r>
  401d3c:	2800      	cmp	r0, #0
  401d3e:	f47f af7d 	bne.w	401c3c <_svfprintf_r+0x1a4>
  401d42:	f1ab 0b10 	sub.w	fp, fp, #16
  401d46:	f1bb 0f10 	cmp.w	fp, #16
  401d4a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401d4c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401d4e:	464b      	mov	r3, r9
  401d50:	dce6      	bgt.n	401d20 <_svfprintf_r+0x288>
  401d52:	4645      	mov	r5, r8
  401d54:	460c      	mov	r4, r1
  401d56:	4698      	mov	r8, r3
  401d58:	3201      	adds	r2, #1
  401d5a:	4ba9      	ldr	r3, [pc, #676]	; (402000 <_svfprintf_r+0x568>)
  401d5c:	9226      	str	r2, [sp, #152]	; 0x98
  401d5e:	445c      	add	r4, fp
  401d60:	2a07      	cmp	r2, #7
  401d62:	9427      	str	r4, [sp, #156]	; 0x9c
  401d64:	e888 0808 	stmia.w	r8, {r3, fp}
  401d68:	f300 8498 	bgt.w	40269c <_svfprintf_r+0xc04>
  401d6c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401d70:	f108 0808 	add.w	r8, r8, #8
  401d74:	b177      	cbz	r7, 401d94 <_svfprintf_r+0x2fc>
  401d76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d78:	3301      	adds	r3, #1
  401d7a:	3401      	adds	r4, #1
  401d7c:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401d80:	2201      	movs	r2, #1
  401d82:	2b07      	cmp	r3, #7
  401d84:	9427      	str	r4, [sp, #156]	; 0x9c
  401d86:	9326      	str	r3, [sp, #152]	; 0x98
  401d88:	e888 0006 	stmia.w	r8, {r1, r2}
  401d8c:	f300 83db 	bgt.w	402546 <_svfprintf_r+0xaae>
  401d90:	f108 0808 	add.w	r8, r8, #8
  401d94:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401d96:	b16b      	cbz	r3, 401db4 <_svfprintf_r+0x31c>
  401d98:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d9a:	3301      	adds	r3, #1
  401d9c:	3402      	adds	r4, #2
  401d9e:	a91e      	add	r1, sp, #120	; 0x78
  401da0:	2202      	movs	r2, #2
  401da2:	2b07      	cmp	r3, #7
  401da4:	9427      	str	r4, [sp, #156]	; 0x9c
  401da6:	9326      	str	r3, [sp, #152]	; 0x98
  401da8:	e888 0006 	stmia.w	r8, {r1, r2}
  401dac:	f300 83d6 	bgt.w	40255c <_svfprintf_r+0xac4>
  401db0:	f108 0808 	add.w	r8, r8, #8
  401db4:	2d80      	cmp	r5, #128	; 0x80
  401db6:	f000 8315 	beq.w	4023e4 <_svfprintf_r+0x94c>
  401dba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401dbc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401dbe:	1a9f      	subs	r7, r3, r2
  401dc0:	2f00      	cmp	r7, #0
  401dc2:	dd36      	ble.n	401e32 <_svfprintf_r+0x39a>
  401dc4:	2f10      	cmp	r7, #16
  401dc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401dc8:	4d8e      	ldr	r5, [pc, #568]	; (402004 <_svfprintf_r+0x56c>)
  401dca:	dd27      	ble.n	401e1c <_svfprintf_r+0x384>
  401dcc:	4642      	mov	r2, r8
  401dce:	4621      	mov	r1, r4
  401dd0:	46b0      	mov	r8, r6
  401dd2:	f04f 0b10 	mov.w	fp, #16
  401dd6:	462e      	mov	r6, r5
  401dd8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401dda:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401ddc:	e004      	b.n	401de8 <_svfprintf_r+0x350>
  401dde:	3f10      	subs	r7, #16
  401de0:	2f10      	cmp	r7, #16
  401de2:	f102 0208 	add.w	r2, r2, #8
  401de6:	dd15      	ble.n	401e14 <_svfprintf_r+0x37c>
  401de8:	3301      	adds	r3, #1
  401dea:	3110      	adds	r1, #16
  401dec:	2b07      	cmp	r3, #7
  401dee:	9127      	str	r1, [sp, #156]	; 0x9c
  401df0:	9326      	str	r3, [sp, #152]	; 0x98
  401df2:	e882 0840 	stmia.w	r2, {r6, fp}
  401df6:	ddf2      	ble.n	401dde <_svfprintf_r+0x346>
  401df8:	aa25      	add	r2, sp, #148	; 0x94
  401dfa:	4629      	mov	r1, r5
  401dfc:	4620      	mov	r0, r4
  401dfe:	f002 ffad 	bl	404d5c <__ssprint_r>
  401e02:	2800      	cmp	r0, #0
  401e04:	f47f af1a 	bne.w	401c3c <_svfprintf_r+0x1a4>
  401e08:	3f10      	subs	r7, #16
  401e0a:	2f10      	cmp	r7, #16
  401e0c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401e0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e10:	464a      	mov	r2, r9
  401e12:	dce9      	bgt.n	401de8 <_svfprintf_r+0x350>
  401e14:	4635      	mov	r5, r6
  401e16:	460c      	mov	r4, r1
  401e18:	4646      	mov	r6, r8
  401e1a:	4690      	mov	r8, r2
  401e1c:	3301      	adds	r3, #1
  401e1e:	443c      	add	r4, r7
  401e20:	2b07      	cmp	r3, #7
  401e22:	9427      	str	r4, [sp, #156]	; 0x9c
  401e24:	9326      	str	r3, [sp, #152]	; 0x98
  401e26:	e888 00a0 	stmia.w	r8, {r5, r7}
  401e2a:	f300 8381 	bgt.w	402530 <_svfprintf_r+0xa98>
  401e2e:	f108 0808 	add.w	r8, r8, #8
  401e32:	9b07      	ldr	r3, [sp, #28]
  401e34:	05df      	lsls	r7, r3, #23
  401e36:	f100 8268 	bmi.w	40230a <_svfprintf_r+0x872>
  401e3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e3c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401e3e:	f8c8 6000 	str.w	r6, [r8]
  401e42:	3301      	adds	r3, #1
  401e44:	440c      	add	r4, r1
  401e46:	2b07      	cmp	r3, #7
  401e48:	9427      	str	r4, [sp, #156]	; 0x9c
  401e4a:	f8c8 1004 	str.w	r1, [r8, #4]
  401e4e:	9326      	str	r3, [sp, #152]	; 0x98
  401e50:	f300 834d 	bgt.w	4024ee <_svfprintf_r+0xa56>
  401e54:	f108 0808 	add.w	r8, r8, #8
  401e58:	9b07      	ldr	r3, [sp, #28]
  401e5a:	075b      	lsls	r3, r3, #29
  401e5c:	d53a      	bpl.n	401ed4 <_svfprintf_r+0x43c>
  401e5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401e60:	9a08      	ldr	r2, [sp, #32]
  401e62:	1a9d      	subs	r5, r3, r2
  401e64:	2d00      	cmp	r5, #0
  401e66:	dd35      	ble.n	401ed4 <_svfprintf_r+0x43c>
  401e68:	2d10      	cmp	r5, #16
  401e6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e6c:	dd20      	ble.n	401eb0 <_svfprintf_r+0x418>
  401e6e:	2610      	movs	r6, #16
  401e70:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401e72:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401e76:	e004      	b.n	401e82 <_svfprintf_r+0x3ea>
  401e78:	3d10      	subs	r5, #16
  401e7a:	2d10      	cmp	r5, #16
  401e7c:	f108 0808 	add.w	r8, r8, #8
  401e80:	dd16      	ble.n	401eb0 <_svfprintf_r+0x418>
  401e82:	3301      	adds	r3, #1
  401e84:	4a5e      	ldr	r2, [pc, #376]	; (402000 <_svfprintf_r+0x568>)
  401e86:	9326      	str	r3, [sp, #152]	; 0x98
  401e88:	3410      	adds	r4, #16
  401e8a:	2b07      	cmp	r3, #7
  401e8c:	9427      	str	r4, [sp, #156]	; 0x9c
  401e8e:	e888 0044 	stmia.w	r8, {r2, r6}
  401e92:	ddf1      	ble.n	401e78 <_svfprintf_r+0x3e0>
  401e94:	aa25      	add	r2, sp, #148	; 0x94
  401e96:	4659      	mov	r1, fp
  401e98:	4638      	mov	r0, r7
  401e9a:	f002 ff5f 	bl	404d5c <__ssprint_r>
  401e9e:	2800      	cmp	r0, #0
  401ea0:	f47f aecc 	bne.w	401c3c <_svfprintf_r+0x1a4>
  401ea4:	3d10      	subs	r5, #16
  401ea6:	2d10      	cmp	r5, #16
  401ea8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401eaa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401eac:	46c8      	mov	r8, r9
  401eae:	dce8      	bgt.n	401e82 <_svfprintf_r+0x3ea>
  401eb0:	3301      	adds	r3, #1
  401eb2:	4a53      	ldr	r2, [pc, #332]	; (402000 <_svfprintf_r+0x568>)
  401eb4:	9326      	str	r3, [sp, #152]	; 0x98
  401eb6:	442c      	add	r4, r5
  401eb8:	2b07      	cmp	r3, #7
  401eba:	9427      	str	r4, [sp, #156]	; 0x9c
  401ebc:	e888 0024 	stmia.w	r8, {r2, r5}
  401ec0:	dd08      	ble.n	401ed4 <_svfprintf_r+0x43c>
  401ec2:	aa25      	add	r2, sp, #148	; 0x94
  401ec4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401ec6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401ec8:	f002 ff48 	bl	404d5c <__ssprint_r>
  401ecc:	2800      	cmp	r0, #0
  401ece:	f47f aeb5 	bne.w	401c3c <_svfprintf_r+0x1a4>
  401ed2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401ed6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401ed8:	9908      	ldr	r1, [sp, #32]
  401eda:	428a      	cmp	r2, r1
  401edc:	bfac      	ite	ge
  401ede:	189b      	addge	r3, r3, r2
  401ee0:	185b      	addlt	r3, r3, r1
  401ee2:	9309      	str	r3, [sp, #36]	; 0x24
  401ee4:	2c00      	cmp	r4, #0
  401ee6:	f040 830d 	bne.w	402504 <_svfprintf_r+0xa6c>
  401eea:	2300      	movs	r3, #0
  401eec:	9326      	str	r3, [sp, #152]	; 0x98
  401eee:	46c8      	mov	r8, r9
  401ef0:	e5f9      	b.n	401ae6 <_svfprintf_r+0x4e>
  401ef2:	9311      	str	r3, [sp, #68]	; 0x44
  401ef4:	f01b 0320 	ands.w	r3, fp, #32
  401ef8:	f040 81e3 	bne.w	4022c2 <_svfprintf_r+0x82a>
  401efc:	f01b 0210 	ands.w	r2, fp, #16
  401f00:	f040 842e 	bne.w	402760 <_svfprintf_r+0xcc8>
  401f04:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401f08:	f000 842a 	beq.w	402760 <_svfprintf_r+0xcc8>
  401f0c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401f0e:	4613      	mov	r3, r2
  401f10:	460a      	mov	r2, r1
  401f12:	3204      	adds	r2, #4
  401f14:	880c      	ldrh	r4, [r1, #0]
  401f16:	920f      	str	r2, [sp, #60]	; 0x3c
  401f18:	2500      	movs	r5, #0
  401f1a:	e6b0      	b.n	401c7e <_svfprintf_r+0x1e6>
  401f1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f1e:	9311      	str	r3, [sp, #68]	; 0x44
  401f20:	6816      	ldr	r6, [r2, #0]
  401f22:	2400      	movs	r4, #0
  401f24:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401f28:	1d15      	adds	r5, r2, #4
  401f2a:	2e00      	cmp	r6, #0
  401f2c:	f000 86a7 	beq.w	402c7e <_svfprintf_r+0x11e6>
  401f30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401f32:	1c53      	adds	r3, r2, #1
  401f34:	f000 8609 	beq.w	402b4a <_svfprintf_r+0x10b2>
  401f38:	4621      	mov	r1, r4
  401f3a:	4630      	mov	r0, r6
  401f3c:	f002 fa88 	bl	404450 <memchr>
  401f40:	2800      	cmp	r0, #0
  401f42:	f000 86e1 	beq.w	402d08 <_svfprintf_r+0x1270>
  401f46:	1b83      	subs	r3, r0, r6
  401f48:	930e      	str	r3, [sp, #56]	; 0x38
  401f4a:	940a      	str	r4, [sp, #40]	; 0x28
  401f4c:	950f      	str	r5, [sp, #60]	; 0x3c
  401f4e:	f8cd b01c 	str.w	fp, [sp, #28]
  401f52:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401f56:	9308      	str	r3, [sp, #32]
  401f58:	9412      	str	r4, [sp, #72]	; 0x48
  401f5a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401f5e:	e6b3      	b.n	401cc8 <_svfprintf_r+0x230>
  401f60:	f89a 3000 	ldrb.w	r3, [sl]
  401f64:	2201      	movs	r2, #1
  401f66:	212b      	movs	r1, #43	; 0x2b
  401f68:	e5ee      	b.n	401b48 <_svfprintf_r+0xb0>
  401f6a:	f04b 0b20 	orr.w	fp, fp, #32
  401f6e:	f89a 3000 	ldrb.w	r3, [sl]
  401f72:	e5e9      	b.n	401b48 <_svfprintf_r+0xb0>
  401f74:	9311      	str	r3, [sp, #68]	; 0x44
  401f76:	2a00      	cmp	r2, #0
  401f78:	f040 8795 	bne.w	402ea6 <_svfprintf_r+0x140e>
  401f7c:	4b22      	ldr	r3, [pc, #136]	; (402008 <_svfprintf_r+0x570>)
  401f7e:	9318      	str	r3, [sp, #96]	; 0x60
  401f80:	f01b 0f20 	tst.w	fp, #32
  401f84:	f040 8111 	bne.w	4021aa <_svfprintf_r+0x712>
  401f88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f8a:	f01b 0f10 	tst.w	fp, #16
  401f8e:	4613      	mov	r3, r2
  401f90:	f040 83e1 	bne.w	402756 <_svfprintf_r+0xcbe>
  401f94:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401f98:	f000 83dd 	beq.w	402756 <_svfprintf_r+0xcbe>
  401f9c:	3304      	adds	r3, #4
  401f9e:	8814      	ldrh	r4, [r2, #0]
  401fa0:	930f      	str	r3, [sp, #60]	; 0x3c
  401fa2:	2500      	movs	r5, #0
  401fa4:	f01b 0f01 	tst.w	fp, #1
  401fa8:	f000 810c 	beq.w	4021c4 <_svfprintf_r+0x72c>
  401fac:	ea54 0305 	orrs.w	r3, r4, r5
  401fb0:	f000 8108 	beq.w	4021c4 <_svfprintf_r+0x72c>
  401fb4:	2330      	movs	r3, #48	; 0x30
  401fb6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401fba:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401fbe:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401fc2:	f04b 0b02 	orr.w	fp, fp, #2
  401fc6:	2302      	movs	r3, #2
  401fc8:	e659      	b.n	401c7e <_svfprintf_r+0x1e6>
  401fca:	f89a 3000 	ldrb.w	r3, [sl]
  401fce:	2900      	cmp	r1, #0
  401fd0:	f47f adba 	bne.w	401b48 <_svfprintf_r+0xb0>
  401fd4:	2201      	movs	r2, #1
  401fd6:	2120      	movs	r1, #32
  401fd8:	e5b6      	b.n	401b48 <_svfprintf_r+0xb0>
  401fda:	f04b 0b01 	orr.w	fp, fp, #1
  401fde:	f89a 3000 	ldrb.w	r3, [sl]
  401fe2:	e5b1      	b.n	401b48 <_svfprintf_r+0xb0>
  401fe4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  401fe6:	6823      	ldr	r3, [r4, #0]
  401fe8:	930d      	str	r3, [sp, #52]	; 0x34
  401fea:	4618      	mov	r0, r3
  401fec:	2800      	cmp	r0, #0
  401fee:	4623      	mov	r3, r4
  401ff0:	f103 0304 	add.w	r3, r3, #4
  401ff4:	f6ff ae0a 	blt.w	401c0c <_svfprintf_r+0x174>
  401ff8:	930f      	str	r3, [sp, #60]	; 0x3c
  401ffa:	f89a 3000 	ldrb.w	r3, [sl]
  401ffe:	e5a3      	b.n	401b48 <_svfprintf_r+0xb0>
  402000:	00406ab8 	.word	0x00406ab8
  402004:	00406ac8 	.word	0x00406ac8
  402008:	00406a98 	.word	0x00406a98
  40200c:	f04b 0b10 	orr.w	fp, fp, #16
  402010:	f01b 0f20 	tst.w	fp, #32
  402014:	9311      	str	r3, [sp, #68]	; 0x44
  402016:	f43f ae23 	beq.w	401c60 <_svfprintf_r+0x1c8>
  40201a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40201c:	3507      	adds	r5, #7
  40201e:	f025 0307 	bic.w	r3, r5, #7
  402022:	f103 0208 	add.w	r2, r3, #8
  402026:	e9d3 4500 	ldrd	r4, r5, [r3]
  40202a:	920f      	str	r2, [sp, #60]	; 0x3c
  40202c:	2301      	movs	r3, #1
  40202e:	e626      	b.n	401c7e <_svfprintf_r+0x1e6>
  402030:	f89a 3000 	ldrb.w	r3, [sl]
  402034:	2b2a      	cmp	r3, #42	; 0x2a
  402036:	f10a 0401 	add.w	r4, sl, #1
  40203a:	f000 8727 	beq.w	402e8c <_svfprintf_r+0x13f4>
  40203e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402042:	2809      	cmp	r0, #9
  402044:	46a2      	mov	sl, r4
  402046:	f200 86ad 	bhi.w	402da4 <_svfprintf_r+0x130c>
  40204a:	2300      	movs	r3, #0
  40204c:	461c      	mov	r4, r3
  40204e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402052:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402056:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40205a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40205e:	2809      	cmp	r0, #9
  402060:	d9f5      	bls.n	40204e <_svfprintf_r+0x5b6>
  402062:	940a      	str	r4, [sp, #40]	; 0x28
  402064:	e572      	b.n	401b4c <_svfprintf_r+0xb4>
  402066:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40206a:	f89a 3000 	ldrb.w	r3, [sl]
  40206e:	e56b      	b.n	401b48 <_svfprintf_r+0xb0>
  402070:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402074:	f89a 3000 	ldrb.w	r3, [sl]
  402078:	e566      	b.n	401b48 <_svfprintf_r+0xb0>
  40207a:	f89a 3000 	ldrb.w	r3, [sl]
  40207e:	2b6c      	cmp	r3, #108	; 0x6c
  402080:	bf03      	ittte	eq
  402082:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402086:	f04b 0b20 	orreq.w	fp, fp, #32
  40208a:	f10a 0a01 	addeq.w	sl, sl, #1
  40208e:	f04b 0b10 	orrne.w	fp, fp, #16
  402092:	e559      	b.n	401b48 <_svfprintf_r+0xb0>
  402094:	2a00      	cmp	r2, #0
  402096:	f040 8711 	bne.w	402ebc <_svfprintf_r+0x1424>
  40209a:	f01b 0f20 	tst.w	fp, #32
  40209e:	f040 84f9 	bne.w	402a94 <_svfprintf_r+0xffc>
  4020a2:	f01b 0f10 	tst.w	fp, #16
  4020a6:	f040 84ac 	bne.w	402a02 <_svfprintf_r+0xf6a>
  4020aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4020ae:	f000 84a8 	beq.w	402a02 <_svfprintf_r+0xf6a>
  4020b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4020b4:	6813      	ldr	r3, [r2, #0]
  4020b6:	3204      	adds	r2, #4
  4020b8:	920f      	str	r2, [sp, #60]	; 0x3c
  4020ba:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4020be:	801a      	strh	r2, [r3, #0]
  4020c0:	e511      	b.n	401ae6 <_svfprintf_r+0x4e>
  4020c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4020c4:	4bb3      	ldr	r3, [pc, #716]	; (402394 <_svfprintf_r+0x8fc>)
  4020c6:	680c      	ldr	r4, [r1, #0]
  4020c8:	9318      	str	r3, [sp, #96]	; 0x60
  4020ca:	2230      	movs	r2, #48	; 0x30
  4020cc:	2378      	movs	r3, #120	; 0x78
  4020ce:	3104      	adds	r1, #4
  4020d0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4020d4:	9311      	str	r3, [sp, #68]	; 0x44
  4020d6:	f04b 0b02 	orr.w	fp, fp, #2
  4020da:	910f      	str	r1, [sp, #60]	; 0x3c
  4020dc:	2500      	movs	r5, #0
  4020de:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4020e2:	2302      	movs	r3, #2
  4020e4:	e5cb      	b.n	401c7e <_svfprintf_r+0x1e6>
  4020e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4020e8:	9311      	str	r3, [sp, #68]	; 0x44
  4020ea:	680a      	ldr	r2, [r1, #0]
  4020ec:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4020f0:	2300      	movs	r3, #0
  4020f2:	460a      	mov	r2, r1
  4020f4:	461f      	mov	r7, r3
  4020f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4020fa:	3204      	adds	r2, #4
  4020fc:	2301      	movs	r3, #1
  4020fe:	9308      	str	r3, [sp, #32]
  402100:	f8cd b01c 	str.w	fp, [sp, #28]
  402104:	970a      	str	r7, [sp, #40]	; 0x28
  402106:	9712      	str	r7, [sp, #72]	; 0x48
  402108:	920f      	str	r2, [sp, #60]	; 0x3c
  40210a:	930e      	str	r3, [sp, #56]	; 0x38
  40210c:	ae28      	add	r6, sp, #160	; 0xa0
  40210e:	e5df      	b.n	401cd0 <_svfprintf_r+0x238>
  402110:	9311      	str	r3, [sp, #68]	; 0x44
  402112:	2a00      	cmp	r2, #0
  402114:	f040 86ea 	bne.w	402eec <_svfprintf_r+0x1454>
  402118:	f01b 0f20 	tst.w	fp, #32
  40211c:	d15d      	bne.n	4021da <_svfprintf_r+0x742>
  40211e:	f01b 0f10 	tst.w	fp, #16
  402122:	f040 8308 	bne.w	402736 <_svfprintf_r+0xc9e>
  402126:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40212a:	f000 8304 	beq.w	402736 <_svfprintf_r+0xc9e>
  40212e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402130:	f9b1 4000 	ldrsh.w	r4, [r1]
  402134:	3104      	adds	r1, #4
  402136:	17e5      	asrs	r5, r4, #31
  402138:	4622      	mov	r2, r4
  40213a:	462b      	mov	r3, r5
  40213c:	910f      	str	r1, [sp, #60]	; 0x3c
  40213e:	2a00      	cmp	r2, #0
  402140:	f173 0300 	sbcs.w	r3, r3, #0
  402144:	db58      	blt.n	4021f8 <_svfprintf_r+0x760>
  402146:	990a      	ldr	r1, [sp, #40]	; 0x28
  402148:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40214c:	1c4a      	adds	r2, r1, #1
  40214e:	f04f 0301 	mov.w	r3, #1
  402152:	f47f ad9b 	bne.w	401c8c <_svfprintf_r+0x1f4>
  402156:	ea54 0205 	orrs.w	r2, r4, r5
  40215a:	f000 81df 	beq.w	40251c <_svfprintf_r+0xa84>
  40215e:	f8cd b01c 	str.w	fp, [sp, #28]
  402162:	2b01      	cmp	r3, #1
  402164:	f000 827b 	beq.w	40265e <_svfprintf_r+0xbc6>
  402168:	2b02      	cmp	r3, #2
  40216a:	f040 8206 	bne.w	40257a <_svfprintf_r+0xae2>
  40216e:	9818      	ldr	r0, [sp, #96]	; 0x60
  402170:	464e      	mov	r6, r9
  402172:	0923      	lsrs	r3, r4, #4
  402174:	f004 010f 	and.w	r1, r4, #15
  402178:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40217c:	092a      	lsrs	r2, r5, #4
  40217e:	461c      	mov	r4, r3
  402180:	4615      	mov	r5, r2
  402182:	5c43      	ldrb	r3, [r0, r1]
  402184:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402188:	ea54 0305 	orrs.w	r3, r4, r5
  40218c:	d1f1      	bne.n	402172 <_svfprintf_r+0x6da>
  40218e:	eba9 0306 	sub.w	r3, r9, r6
  402192:	930e      	str	r3, [sp, #56]	; 0x38
  402194:	e590      	b.n	401cb8 <_svfprintf_r+0x220>
  402196:	9311      	str	r3, [sp, #68]	; 0x44
  402198:	2a00      	cmp	r2, #0
  40219a:	f040 86a3 	bne.w	402ee4 <_svfprintf_r+0x144c>
  40219e:	4b7e      	ldr	r3, [pc, #504]	; (402398 <_svfprintf_r+0x900>)
  4021a0:	9318      	str	r3, [sp, #96]	; 0x60
  4021a2:	f01b 0f20 	tst.w	fp, #32
  4021a6:	f43f aeef 	beq.w	401f88 <_svfprintf_r+0x4f0>
  4021aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4021ac:	3507      	adds	r5, #7
  4021ae:	f025 0307 	bic.w	r3, r5, #7
  4021b2:	f103 0208 	add.w	r2, r3, #8
  4021b6:	f01b 0f01 	tst.w	fp, #1
  4021ba:	920f      	str	r2, [sp, #60]	; 0x3c
  4021bc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4021c0:	f47f aef4 	bne.w	401fac <_svfprintf_r+0x514>
  4021c4:	2302      	movs	r3, #2
  4021c6:	e55a      	b.n	401c7e <_svfprintf_r+0x1e6>
  4021c8:	9311      	str	r3, [sp, #68]	; 0x44
  4021ca:	2a00      	cmp	r2, #0
  4021cc:	f040 8686 	bne.w	402edc <_svfprintf_r+0x1444>
  4021d0:	f04b 0b10 	orr.w	fp, fp, #16
  4021d4:	f01b 0f20 	tst.w	fp, #32
  4021d8:	d0a1      	beq.n	40211e <_svfprintf_r+0x686>
  4021da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4021dc:	3507      	adds	r5, #7
  4021de:	f025 0507 	bic.w	r5, r5, #7
  4021e2:	e9d5 2300 	ldrd	r2, r3, [r5]
  4021e6:	2a00      	cmp	r2, #0
  4021e8:	f105 0108 	add.w	r1, r5, #8
  4021ec:	461d      	mov	r5, r3
  4021ee:	f173 0300 	sbcs.w	r3, r3, #0
  4021f2:	910f      	str	r1, [sp, #60]	; 0x3c
  4021f4:	4614      	mov	r4, r2
  4021f6:	daa6      	bge.n	402146 <_svfprintf_r+0x6ae>
  4021f8:	272d      	movs	r7, #45	; 0x2d
  4021fa:	4264      	negs	r4, r4
  4021fc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402200:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402204:	2301      	movs	r3, #1
  402206:	e53d      	b.n	401c84 <_svfprintf_r+0x1ec>
  402208:	9311      	str	r3, [sp, #68]	; 0x44
  40220a:	2a00      	cmp	r2, #0
  40220c:	f040 8662 	bne.w	402ed4 <_svfprintf_r+0x143c>
  402210:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402212:	3507      	adds	r5, #7
  402214:	f025 0307 	bic.w	r3, r5, #7
  402218:	f103 0208 	add.w	r2, r3, #8
  40221c:	920f      	str	r2, [sp, #60]	; 0x3c
  40221e:	681a      	ldr	r2, [r3, #0]
  402220:	9215      	str	r2, [sp, #84]	; 0x54
  402222:	685b      	ldr	r3, [r3, #4]
  402224:	9314      	str	r3, [sp, #80]	; 0x50
  402226:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402228:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40222a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40222e:	4628      	mov	r0, r5
  402230:	4621      	mov	r1, r4
  402232:	f04f 32ff 	mov.w	r2, #4294967295
  402236:	4b59      	ldr	r3, [pc, #356]	; (40239c <_svfprintf_r+0x904>)
  402238:	f003 fe56 	bl	405ee8 <__aeabi_dcmpun>
  40223c:	2800      	cmp	r0, #0
  40223e:	f040 834a 	bne.w	4028d6 <_svfprintf_r+0xe3e>
  402242:	4628      	mov	r0, r5
  402244:	4621      	mov	r1, r4
  402246:	f04f 32ff 	mov.w	r2, #4294967295
  40224a:	4b54      	ldr	r3, [pc, #336]	; (40239c <_svfprintf_r+0x904>)
  40224c:	f003 fe2e 	bl	405eac <__aeabi_dcmple>
  402250:	2800      	cmp	r0, #0
  402252:	f040 8340 	bne.w	4028d6 <_svfprintf_r+0xe3e>
  402256:	a815      	add	r0, sp, #84	; 0x54
  402258:	c80d      	ldmia	r0, {r0, r2, r3}
  40225a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40225c:	f003 fe1c 	bl	405e98 <__aeabi_dcmplt>
  402260:	2800      	cmp	r0, #0
  402262:	f040 8530 	bne.w	402cc6 <_svfprintf_r+0x122e>
  402266:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40226a:	4e4d      	ldr	r6, [pc, #308]	; (4023a0 <_svfprintf_r+0x908>)
  40226c:	4b4d      	ldr	r3, [pc, #308]	; (4023a4 <_svfprintf_r+0x90c>)
  40226e:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402272:	9007      	str	r0, [sp, #28]
  402274:	9811      	ldr	r0, [sp, #68]	; 0x44
  402276:	2203      	movs	r2, #3
  402278:	2100      	movs	r1, #0
  40227a:	9208      	str	r2, [sp, #32]
  40227c:	910a      	str	r1, [sp, #40]	; 0x28
  40227e:	2847      	cmp	r0, #71	; 0x47
  402280:	bfd8      	it	le
  402282:	461e      	movle	r6, r3
  402284:	920e      	str	r2, [sp, #56]	; 0x38
  402286:	9112      	str	r1, [sp, #72]	; 0x48
  402288:	e51e      	b.n	401cc8 <_svfprintf_r+0x230>
  40228a:	f04b 0b08 	orr.w	fp, fp, #8
  40228e:	f89a 3000 	ldrb.w	r3, [sl]
  402292:	e459      	b.n	401b48 <_svfprintf_r+0xb0>
  402294:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402298:	2300      	movs	r3, #0
  40229a:	461c      	mov	r4, r3
  40229c:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4022a0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4022a4:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4022a8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4022ac:	2809      	cmp	r0, #9
  4022ae:	d9f5      	bls.n	40229c <_svfprintf_r+0x804>
  4022b0:	940d      	str	r4, [sp, #52]	; 0x34
  4022b2:	e44b      	b.n	401b4c <_svfprintf_r+0xb4>
  4022b4:	f04b 0b10 	orr.w	fp, fp, #16
  4022b8:	9311      	str	r3, [sp, #68]	; 0x44
  4022ba:	f01b 0320 	ands.w	r3, fp, #32
  4022be:	f43f ae1d 	beq.w	401efc <_svfprintf_r+0x464>
  4022c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4022c4:	3507      	adds	r5, #7
  4022c6:	f025 0307 	bic.w	r3, r5, #7
  4022ca:	f103 0208 	add.w	r2, r3, #8
  4022ce:	e9d3 4500 	ldrd	r4, r5, [r3]
  4022d2:	920f      	str	r2, [sp, #60]	; 0x3c
  4022d4:	2300      	movs	r3, #0
  4022d6:	e4d2      	b.n	401c7e <_svfprintf_r+0x1e6>
  4022d8:	9311      	str	r3, [sp, #68]	; 0x44
  4022da:	2a00      	cmp	r2, #0
  4022dc:	f040 85e7 	bne.w	402eae <_svfprintf_r+0x1416>
  4022e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022e2:	2a00      	cmp	r2, #0
  4022e4:	f43f aca3 	beq.w	401c2e <_svfprintf_r+0x196>
  4022e8:	2300      	movs	r3, #0
  4022ea:	2101      	movs	r1, #1
  4022ec:	461f      	mov	r7, r3
  4022ee:	9108      	str	r1, [sp, #32]
  4022f0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4022f4:	f8cd b01c 	str.w	fp, [sp, #28]
  4022f8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4022fc:	930a      	str	r3, [sp, #40]	; 0x28
  4022fe:	9312      	str	r3, [sp, #72]	; 0x48
  402300:	910e      	str	r1, [sp, #56]	; 0x38
  402302:	ae28      	add	r6, sp, #160	; 0xa0
  402304:	e4e4      	b.n	401cd0 <_svfprintf_r+0x238>
  402306:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402308:	e534      	b.n	401d74 <_svfprintf_r+0x2dc>
  40230a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40230c:	2b65      	cmp	r3, #101	; 0x65
  40230e:	f340 80a7 	ble.w	402460 <_svfprintf_r+0x9c8>
  402312:	a815      	add	r0, sp, #84	; 0x54
  402314:	c80d      	ldmia	r0, {r0, r2, r3}
  402316:	9914      	ldr	r1, [sp, #80]	; 0x50
  402318:	f003 fdb4 	bl	405e84 <__aeabi_dcmpeq>
  40231c:	2800      	cmp	r0, #0
  40231e:	f000 8150 	beq.w	4025c2 <_svfprintf_r+0xb2a>
  402322:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402324:	4a20      	ldr	r2, [pc, #128]	; (4023a8 <_svfprintf_r+0x910>)
  402326:	f8c8 2000 	str.w	r2, [r8]
  40232a:	3301      	adds	r3, #1
  40232c:	3401      	adds	r4, #1
  40232e:	2201      	movs	r2, #1
  402330:	2b07      	cmp	r3, #7
  402332:	9427      	str	r4, [sp, #156]	; 0x9c
  402334:	9326      	str	r3, [sp, #152]	; 0x98
  402336:	f8c8 2004 	str.w	r2, [r8, #4]
  40233a:	f300 836a 	bgt.w	402a12 <_svfprintf_r+0xf7a>
  40233e:	f108 0808 	add.w	r8, r8, #8
  402342:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402344:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402346:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402348:	4293      	cmp	r3, r2
  40234a:	db03      	blt.n	402354 <_svfprintf_r+0x8bc>
  40234c:	9b07      	ldr	r3, [sp, #28]
  40234e:	07dd      	lsls	r5, r3, #31
  402350:	f57f ad82 	bpl.w	401e58 <_svfprintf_r+0x3c0>
  402354:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402356:	9919      	ldr	r1, [sp, #100]	; 0x64
  402358:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40235a:	f8c8 2000 	str.w	r2, [r8]
  40235e:	3301      	adds	r3, #1
  402360:	440c      	add	r4, r1
  402362:	2b07      	cmp	r3, #7
  402364:	f8c8 1004 	str.w	r1, [r8, #4]
  402368:	9427      	str	r4, [sp, #156]	; 0x9c
  40236a:	9326      	str	r3, [sp, #152]	; 0x98
  40236c:	f300 839e 	bgt.w	402aac <_svfprintf_r+0x1014>
  402370:	f108 0808 	add.w	r8, r8, #8
  402374:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402376:	1e5e      	subs	r6, r3, #1
  402378:	2e00      	cmp	r6, #0
  40237a:	f77f ad6d 	ble.w	401e58 <_svfprintf_r+0x3c0>
  40237e:	2e10      	cmp	r6, #16
  402380:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402382:	4d0a      	ldr	r5, [pc, #40]	; (4023ac <_svfprintf_r+0x914>)
  402384:	f340 81f5 	ble.w	402772 <_svfprintf_r+0xcda>
  402388:	4622      	mov	r2, r4
  40238a:	2710      	movs	r7, #16
  40238c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402390:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402392:	e013      	b.n	4023bc <_svfprintf_r+0x924>
  402394:	00406a98 	.word	0x00406a98
  402398:	00406a84 	.word	0x00406a84
  40239c:	7fefffff 	.word	0x7fefffff
  4023a0:	00406a78 	.word	0x00406a78
  4023a4:	00406a74 	.word	0x00406a74
  4023a8:	00406ab4 	.word	0x00406ab4
  4023ac:	00406ac8 	.word	0x00406ac8
  4023b0:	f108 0808 	add.w	r8, r8, #8
  4023b4:	3e10      	subs	r6, #16
  4023b6:	2e10      	cmp	r6, #16
  4023b8:	f340 81da 	ble.w	402770 <_svfprintf_r+0xcd8>
  4023bc:	3301      	adds	r3, #1
  4023be:	3210      	adds	r2, #16
  4023c0:	2b07      	cmp	r3, #7
  4023c2:	9227      	str	r2, [sp, #156]	; 0x9c
  4023c4:	9326      	str	r3, [sp, #152]	; 0x98
  4023c6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4023ca:	ddf1      	ble.n	4023b0 <_svfprintf_r+0x918>
  4023cc:	aa25      	add	r2, sp, #148	; 0x94
  4023ce:	4621      	mov	r1, r4
  4023d0:	4658      	mov	r0, fp
  4023d2:	f002 fcc3 	bl	404d5c <__ssprint_r>
  4023d6:	2800      	cmp	r0, #0
  4023d8:	f47f ac30 	bne.w	401c3c <_svfprintf_r+0x1a4>
  4023dc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4023de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023e0:	46c8      	mov	r8, r9
  4023e2:	e7e7      	b.n	4023b4 <_svfprintf_r+0x91c>
  4023e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4023e6:	9a08      	ldr	r2, [sp, #32]
  4023e8:	1a9f      	subs	r7, r3, r2
  4023ea:	2f00      	cmp	r7, #0
  4023ec:	f77f ace5 	ble.w	401dba <_svfprintf_r+0x322>
  4023f0:	2f10      	cmp	r7, #16
  4023f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023f4:	4db6      	ldr	r5, [pc, #728]	; (4026d0 <_svfprintf_r+0xc38>)
  4023f6:	dd27      	ble.n	402448 <_svfprintf_r+0x9b0>
  4023f8:	4642      	mov	r2, r8
  4023fa:	4621      	mov	r1, r4
  4023fc:	46b0      	mov	r8, r6
  4023fe:	f04f 0b10 	mov.w	fp, #16
  402402:	462e      	mov	r6, r5
  402404:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402406:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402408:	e004      	b.n	402414 <_svfprintf_r+0x97c>
  40240a:	3f10      	subs	r7, #16
  40240c:	2f10      	cmp	r7, #16
  40240e:	f102 0208 	add.w	r2, r2, #8
  402412:	dd15      	ble.n	402440 <_svfprintf_r+0x9a8>
  402414:	3301      	adds	r3, #1
  402416:	3110      	adds	r1, #16
  402418:	2b07      	cmp	r3, #7
  40241a:	9127      	str	r1, [sp, #156]	; 0x9c
  40241c:	9326      	str	r3, [sp, #152]	; 0x98
  40241e:	e882 0840 	stmia.w	r2, {r6, fp}
  402422:	ddf2      	ble.n	40240a <_svfprintf_r+0x972>
  402424:	aa25      	add	r2, sp, #148	; 0x94
  402426:	4629      	mov	r1, r5
  402428:	4620      	mov	r0, r4
  40242a:	f002 fc97 	bl	404d5c <__ssprint_r>
  40242e:	2800      	cmp	r0, #0
  402430:	f47f ac04 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402434:	3f10      	subs	r7, #16
  402436:	2f10      	cmp	r7, #16
  402438:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40243a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40243c:	464a      	mov	r2, r9
  40243e:	dce9      	bgt.n	402414 <_svfprintf_r+0x97c>
  402440:	4635      	mov	r5, r6
  402442:	460c      	mov	r4, r1
  402444:	4646      	mov	r6, r8
  402446:	4690      	mov	r8, r2
  402448:	3301      	adds	r3, #1
  40244a:	443c      	add	r4, r7
  40244c:	2b07      	cmp	r3, #7
  40244e:	9427      	str	r4, [sp, #156]	; 0x9c
  402450:	9326      	str	r3, [sp, #152]	; 0x98
  402452:	e888 00a0 	stmia.w	r8, {r5, r7}
  402456:	f300 8232 	bgt.w	4028be <_svfprintf_r+0xe26>
  40245a:	f108 0808 	add.w	r8, r8, #8
  40245e:	e4ac      	b.n	401dba <_svfprintf_r+0x322>
  402460:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402462:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402464:	2b01      	cmp	r3, #1
  402466:	f340 81fe 	ble.w	402866 <_svfprintf_r+0xdce>
  40246a:	3701      	adds	r7, #1
  40246c:	3401      	adds	r4, #1
  40246e:	2301      	movs	r3, #1
  402470:	2f07      	cmp	r7, #7
  402472:	9427      	str	r4, [sp, #156]	; 0x9c
  402474:	9726      	str	r7, [sp, #152]	; 0x98
  402476:	f8c8 6000 	str.w	r6, [r8]
  40247a:	f8c8 3004 	str.w	r3, [r8, #4]
  40247e:	f300 8203 	bgt.w	402888 <_svfprintf_r+0xdf0>
  402482:	f108 0808 	add.w	r8, r8, #8
  402486:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402488:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40248a:	f8c8 3000 	str.w	r3, [r8]
  40248e:	3701      	adds	r7, #1
  402490:	4414      	add	r4, r2
  402492:	2f07      	cmp	r7, #7
  402494:	9427      	str	r4, [sp, #156]	; 0x9c
  402496:	9726      	str	r7, [sp, #152]	; 0x98
  402498:	f8c8 2004 	str.w	r2, [r8, #4]
  40249c:	f300 8200 	bgt.w	4028a0 <_svfprintf_r+0xe08>
  4024a0:	f108 0808 	add.w	r8, r8, #8
  4024a4:	a815      	add	r0, sp, #84	; 0x54
  4024a6:	c80d      	ldmia	r0, {r0, r2, r3}
  4024a8:	9914      	ldr	r1, [sp, #80]	; 0x50
  4024aa:	f003 fceb 	bl	405e84 <__aeabi_dcmpeq>
  4024ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4024b0:	2800      	cmp	r0, #0
  4024b2:	f040 8101 	bne.w	4026b8 <_svfprintf_r+0xc20>
  4024b6:	3b01      	subs	r3, #1
  4024b8:	3701      	adds	r7, #1
  4024ba:	3601      	adds	r6, #1
  4024bc:	441c      	add	r4, r3
  4024be:	2f07      	cmp	r7, #7
  4024c0:	9726      	str	r7, [sp, #152]	; 0x98
  4024c2:	9427      	str	r4, [sp, #156]	; 0x9c
  4024c4:	f8c8 6000 	str.w	r6, [r8]
  4024c8:	f8c8 3004 	str.w	r3, [r8, #4]
  4024cc:	f300 8127 	bgt.w	40271e <_svfprintf_r+0xc86>
  4024d0:	f108 0808 	add.w	r8, r8, #8
  4024d4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4024d6:	f8c8 2004 	str.w	r2, [r8, #4]
  4024da:	3701      	adds	r7, #1
  4024dc:	4414      	add	r4, r2
  4024de:	ab21      	add	r3, sp, #132	; 0x84
  4024e0:	2f07      	cmp	r7, #7
  4024e2:	9427      	str	r4, [sp, #156]	; 0x9c
  4024e4:	9726      	str	r7, [sp, #152]	; 0x98
  4024e6:	f8c8 3000 	str.w	r3, [r8]
  4024ea:	f77f acb3 	ble.w	401e54 <_svfprintf_r+0x3bc>
  4024ee:	aa25      	add	r2, sp, #148	; 0x94
  4024f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4024f4:	f002 fc32 	bl	404d5c <__ssprint_r>
  4024f8:	2800      	cmp	r0, #0
  4024fa:	f47f ab9f 	bne.w	401c3c <_svfprintf_r+0x1a4>
  4024fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402500:	46c8      	mov	r8, r9
  402502:	e4a9      	b.n	401e58 <_svfprintf_r+0x3c0>
  402504:	aa25      	add	r2, sp, #148	; 0x94
  402506:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402508:	980c      	ldr	r0, [sp, #48]	; 0x30
  40250a:	f002 fc27 	bl	404d5c <__ssprint_r>
  40250e:	2800      	cmp	r0, #0
  402510:	f43f aceb 	beq.w	401eea <_svfprintf_r+0x452>
  402514:	f7ff bb92 	b.w	401c3c <_svfprintf_r+0x1a4>
  402518:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40251c:	2b01      	cmp	r3, #1
  40251e:	f000 8134 	beq.w	40278a <_svfprintf_r+0xcf2>
  402522:	2b02      	cmp	r3, #2
  402524:	d125      	bne.n	402572 <_svfprintf_r+0xada>
  402526:	f8cd b01c 	str.w	fp, [sp, #28]
  40252a:	2400      	movs	r4, #0
  40252c:	2500      	movs	r5, #0
  40252e:	e61e      	b.n	40216e <_svfprintf_r+0x6d6>
  402530:	aa25      	add	r2, sp, #148	; 0x94
  402532:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402534:	980c      	ldr	r0, [sp, #48]	; 0x30
  402536:	f002 fc11 	bl	404d5c <__ssprint_r>
  40253a:	2800      	cmp	r0, #0
  40253c:	f47f ab7e 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402540:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402542:	46c8      	mov	r8, r9
  402544:	e475      	b.n	401e32 <_svfprintf_r+0x39a>
  402546:	aa25      	add	r2, sp, #148	; 0x94
  402548:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40254a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40254c:	f002 fc06 	bl	404d5c <__ssprint_r>
  402550:	2800      	cmp	r0, #0
  402552:	f47f ab73 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402556:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402558:	46c8      	mov	r8, r9
  40255a:	e41b      	b.n	401d94 <_svfprintf_r+0x2fc>
  40255c:	aa25      	add	r2, sp, #148	; 0x94
  40255e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402560:	980c      	ldr	r0, [sp, #48]	; 0x30
  402562:	f002 fbfb 	bl	404d5c <__ssprint_r>
  402566:	2800      	cmp	r0, #0
  402568:	f47f ab68 	bne.w	401c3c <_svfprintf_r+0x1a4>
  40256c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40256e:	46c8      	mov	r8, r9
  402570:	e420      	b.n	401db4 <_svfprintf_r+0x31c>
  402572:	f8cd b01c 	str.w	fp, [sp, #28]
  402576:	2400      	movs	r4, #0
  402578:	2500      	movs	r5, #0
  40257a:	4649      	mov	r1, r9
  40257c:	e000      	b.n	402580 <_svfprintf_r+0xae8>
  40257e:	4631      	mov	r1, r6
  402580:	08e2      	lsrs	r2, r4, #3
  402582:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402586:	08e8      	lsrs	r0, r5, #3
  402588:	f004 0307 	and.w	r3, r4, #7
  40258c:	4605      	mov	r5, r0
  40258e:	4614      	mov	r4, r2
  402590:	3330      	adds	r3, #48	; 0x30
  402592:	ea54 0205 	orrs.w	r2, r4, r5
  402596:	f801 3c01 	strb.w	r3, [r1, #-1]
  40259a:	f101 36ff 	add.w	r6, r1, #4294967295
  40259e:	d1ee      	bne.n	40257e <_svfprintf_r+0xae6>
  4025a0:	9a07      	ldr	r2, [sp, #28]
  4025a2:	07d2      	lsls	r2, r2, #31
  4025a4:	f57f adf3 	bpl.w	40218e <_svfprintf_r+0x6f6>
  4025a8:	2b30      	cmp	r3, #48	; 0x30
  4025aa:	f43f adf0 	beq.w	40218e <_svfprintf_r+0x6f6>
  4025ae:	3902      	subs	r1, #2
  4025b0:	2330      	movs	r3, #48	; 0x30
  4025b2:	f806 3c01 	strb.w	r3, [r6, #-1]
  4025b6:	eba9 0301 	sub.w	r3, r9, r1
  4025ba:	930e      	str	r3, [sp, #56]	; 0x38
  4025bc:	460e      	mov	r6, r1
  4025be:	f7ff bb7b 	b.w	401cb8 <_svfprintf_r+0x220>
  4025c2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4025c4:	2900      	cmp	r1, #0
  4025c6:	f340 822e 	ble.w	402a26 <_svfprintf_r+0xf8e>
  4025ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4025cc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4025ce:	4293      	cmp	r3, r2
  4025d0:	bfa8      	it	ge
  4025d2:	4613      	movge	r3, r2
  4025d4:	2b00      	cmp	r3, #0
  4025d6:	461f      	mov	r7, r3
  4025d8:	dd0d      	ble.n	4025f6 <_svfprintf_r+0xb5e>
  4025da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025dc:	f8c8 6000 	str.w	r6, [r8]
  4025e0:	3301      	adds	r3, #1
  4025e2:	443c      	add	r4, r7
  4025e4:	2b07      	cmp	r3, #7
  4025e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4025e8:	f8c8 7004 	str.w	r7, [r8, #4]
  4025ec:	9326      	str	r3, [sp, #152]	; 0x98
  4025ee:	f300 831f 	bgt.w	402c30 <_svfprintf_r+0x1198>
  4025f2:	f108 0808 	add.w	r8, r8, #8
  4025f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4025f8:	2f00      	cmp	r7, #0
  4025fa:	bfa8      	it	ge
  4025fc:	1bdb      	subge	r3, r3, r7
  4025fe:	2b00      	cmp	r3, #0
  402600:	461f      	mov	r7, r3
  402602:	f340 80d6 	ble.w	4027b2 <_svfprintf_r+0xd1a>
  402606:	2f10      	cmp	r7, #16
  402608:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40260a:	4d31      	ldr	r5, [pc, #196]	; (4026d0 <_svfprintf_r+0xc38>)
  40260c:	f340 81ed 	ble.w	4029ea <_svfprintf_r+0xf52>
  402610:	4642      	mov	r2, r8
  402612:	4621      	mov	r1, r4
  402614:	46b0      	mov	r8, r6
  402616:	f04f 0b10 	mov.w	fp, #16
  40261a:	462e      	mov	r6, r5
  40261c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40261e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402620:	e004      	b.n	40262c <_svfprintf_r+0xb94>
  402622:	3208      	adds	r2, #8
  402624:	3f10      	subs	r7, #16
  402626:	2f10      	cmp	r7, #16
  402628:	f340 81db 	ble.w	4029e2 <_svfprintf_r+0xf4a>
  40262c:	3301      	adds	r3, #1
  40262e:	3110      	adds	r1, #16
  402630:	2b07      	cmp	r3, #7
  402632:	9127      	str	r1, [sp, #156]	; 0x9c
  402634:	9326      	str	r3, [sp, #152]	; 0x98
  402636:	e882 0840 	stmia.w	r2, {r6, fp}
  40263a:	ddf2      	ble.n	402622 <_svfprintf_r+0xb8a>
  40263c:	aa25      	add	r2, sp, #148	; 0x94
  40263e:	4629      	mov	r1, r5
  402640:	4620      	mov	r0, r4
  402642:	f002 fb8b 	bl	404d5c <__ssprint_r>
  402646:	2800      	cmp	r0, #0
  402648:	f47f aaf8 	bne.w	401c3c <_svfprintf_r+0x1a4>
  40264c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40264e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402650:	464a      	mov	r2, r9
  402652:	e7e7      	b.n	402624 <_svfprintf_r+0xb8c>
  402654:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402656:	930e      	str	r3, [sp, #56]	; 0x38
  402658:	464e      	mov	r6, r9
  40265a:	f7ff bb2d 	b.w	401cb8 <_svfprintf_r+0x220>
  40265e:	2d00      	cmp	r5, #0
  402660:	bf08      	it	eq
  402662:	2c0a      	cmpeq	r4, #10
  402664:	f0c0 808f 	bcc.w	402786 <_svfprintf_r+0xcee>
  402668:	464e      	mov	r6, r9
  40266a:	4620      	mov	r0, r4
  40266c:	4629      	mov	r1, r5
  40266e:	220a      	movs	r2, #10
  402670:	2300      	movs	r3, #0
  402672:	f003 fc77 	bl	405f64 <__aeabi_uldivmod>
  402676:	3230      	adds	r2, #48	; 0x30
  402678:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40267c:	4620      	mov	r0, r4
  40267e:	4629      	mov	r1, r5
  402680:	2300      	movs	r3, #0
  402682:	220a      	movs	r2, #10
  402684:	f003 fc6e 	bl	405f64 <__aeabi_uldivmod>
  402688:	4604      	mov	r4, r0
  40268a:	460d      	mov	r5, r1
  40268c:	ea54 0305 	orrs.w	r3, r4, r5
  402690:	d1eb      	bne.n	40266a <_svfprintf_r+0xbd2>
  402692:	eba9 0306 	sub.w	r3, r9, r6
  402696:	930e      	str	r3, [sp, #56]	; 0x38
  402698:	f7ff bb0e 	b.w	401cb8 <_svfprintf_r+0x220>
  40269c:	aa25      	add	r2, sp, #148	; 0x94
  40269e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026a2:	f002 fb5b 	bl	404d5c <__ssprint_r>
  4026a6:	2800      	cmp	r0, #0
  4026a8:	f47f aac8 	bne.w	401c3c <_svfprintf_r+0x1a4>
  4026ac:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4026b0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026b2:	46c8      	mov	r8, r9
  4026b4:	f7ff bb5e 	b.w	401d74 <_svfprintf_r+0x2dc>
  4026b8:	1e5e      	subs	r6, r3, #1
  4026ba:	2e00      	cmp	r6, #0
  4026bc:	f77f af0a 	ble.w	4024d4 <_svfprintf_r+0xa3c>
  4026c0:	2e10      	cmp	r6, #16
  4026c2:	4d03      	ldr	r5, [pc, #12]	; (4026d0 <_svfprintf_r+0xc38>)
  4026c4:	dd22      	ble.n	40270c <_svfprintf_r+0xc74>
  4026c6:	4622      	mov	r2, r4
  4026c8:	f04f 0b10 	mov.w	fp, #16
  4026cc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4026ce:	e006      	b.n	4026de <_svfprintf_r+0xc46>
  4026d0:	00406ac8 	.word	0x00406ac8
  4026d4:	3e10      	subs	r6, #16
  4026d6:	2e10      	cmp	r6, #16
  4026d8:	f108 0808 	add.w	r8, r8, #8
  4026dc:	dd15      	ble.n	40270a <_svfprintf_r+0xc72>
  4026de:	3701      	adds	r7, #1
  4026e0:	3210      	adds	r2, #16
  4026e2:	2f07      	cmp	r7, #7
  4026e4:	9227      	str	r2, [sp, #156]	; 0x9c
  4026e6:	9726      	str	r7, [sp, #152]	; 0x98
  4026e8:	e888 0820 	stmia.w	r8, {r5, fp}
  4026ec:	ddf2      	ble.n	4026d4 <_svfprintf_r+0xc3c>
  4026ee:	aa25      	add	r2, sp, #148	; 0x94
  4026f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026f2:	4620      	mov	r0, r4
  4026f4:	f002 fb32 	bl	404d5c <__ssprint_r>
  4026f8:	2800      	cmp	r0, #0
  4026fa:	f47f aa9f 	bne.w	401c3c <_svfprintf_r+0x1a4>
  4026fe:	3e10      	subs	r6, #16
  402700:	2e10      	cmp	r6, #16
  402702:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402704:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402706:	46c8      	mov	r8, r9
  402708:	dce9      	bgt.n	4026de <_svfprintf_r+0xc46>
  40270a:	4614      	mov	r4, r2
  40270c:	3701      	adds	r7, #1
  40270e:	4434      	add	r4, r6
  402710:	2f07      	cmp	r7, #7
  402712:	9427      	str	r4, [sp, #156]	; 0x9c
  402714:	9726      	str	r7, [sp, #152]	; 0x98
  402716:	e888 0060 	stmia.w	r8, {r5, r6}
  40271a:	f77f aed9 	ble.w	4024d0 <_svfprintf_r+0xa38>
  40271e:	aa25      	add	r2, sp, #148	; 0x94
  402720:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402722:	980c      	ldr	r0, [sp, #48]	; 0x30
  402724:	f002 fb1a 	bl	404d5c <__ssprint_r>
  402728:	2800      	cmp	r0, #0
  40272a:	f47f aa87 	bne.w	401c3c <_svfprintf_r+0x1a4>
  40272e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402730:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402732:	46c8      	mov	r8, r9
  402734:	e6ce      	b.n	4024d4 <_svfprintf_r+0xa3c>
  402736:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402738:	6814      	ldr	r4, [r2, #0]
  40273a:	4613      	mov	r3, r2
  40273c:	3304      	adds	r3, #4
  40273e:	17e5      	asrs	r5, r4, #31
  402740:	930f      	str	r3, [sp, #60]	; 0x3c
  402742:	4622      	mov	r2, r4
  402744:	462b      	mov	r3, r5
  402746:	e4fa      	b.n	40213e <_svfprintf_r+0x6a6>
  402748:	3204      	adds	r2, #4
  40274a:	681c      	ldr	r4, [r3, #0]
  40274c:	920f      	str	r2, [sp, #60]	; 0x3c
  40274e:	2301      	movs	r3, #1
  402750:	2500      	movs	r5, #0
  402752:	f7ff ba94 	b.w	401c7e <_svfprintf_r+0x1e6>
  402756:	681c      	ldr	r4, [r3, #0]
  402758:	3304      	adds	r3, #4
  40275a:	930f      	str	r3, [sp, #60]	; 0x3c
  40275c:	2500      	movs	r5, #0
  40275e:	e421      	b.n	401fa4 <_svfprintf_r+0x50c>
  402760:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402762:	460a      	mov	r2, r1
  402764:	3204      	adds	r2, #4
  402766:	680c      	ldr	r4, [r1, #0]
  402768:	920f      	str	r2, [sp, #60]	; 0x3c
  40276a:	2500      	movs	r5, #0
  40276c:	f7ff ba87 	b.w	401c7e <_svfprintf_r+0x1e6>
  402770:	4614      	mov	r4, r2
  402772:	3301      	adds	r3, #1
  402774:	4434      	add	r4, r6
  402776:	2b07      	cmp	r3, #7
  402778:	9427      	str	r4, [sp, #156]	; 0x9c
  40277a:	9326      	str	r3, [sp, #152]	; 0x98
  40277c:	e888 0060 	stmia.w	r8, {r5, r6}
  402780:	f77f ab68 	ble.w	401e54 <_svfprintf_r+0x3bc>
  402784:	e6b3      	b.n	4024ee <_svfprintf_r+0xa56>
  402786:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40278a:	f8cd b01c 	str.w	fp, [sp, #28]
  40278e:	ae42      	add	r6, sp, #264	; 0x108
  402790:	3430      	adds	r4, #48	; 0x30
  402792:	2301      	movs	r3, #1
  402794:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402798:	930e      	str	r3, [sp, #56]	; 0x38
  40279a:	f7ff ba8d 	b.w	401cb8 <_svfprintf_r+0x220>
  40279e:	aa25      	add	r2, sp, #148	; 0x94
  4027a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027a2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027a4:	f002 fada 	bl	404d5c <__ssprint_r>
  4027a8:	2800      	cmp	r0, #0
  4027aa:	f47f aa47 	bne.w	401c3c <_svfprintf_r+0x1a4>
  4027ae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027b0:	46c8      	mov	r8, r9
  4027b2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4027b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027b6:	429a      	cmp	r2, r3
  4027b8:	db44      	blt.n	402844 <_svfprintf_r+0xdac>
  4027ba:	9b07      	ldr	r3, [sp, #28]
  4027bc:	07d9      	lsls	r1, r3, #31
  4027be:	d441      	bmi.n	402844 <_svfprintf_r+0xdac>
  4027c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027c2:	9812      	ldr	r0, [sp, #72]	; 0x48
  4027c4:	1a9a      	subs	r2, r3, r2
  4027c6:	1a1d      	subs	r5, r3, r0
  4027c8:	4295      	cmp	r5, r2
  4027ca:	bfa8      	it	ge
  4027cc:	4615      	movge	r5, r2
  4027ce:	2d00      	cmp	r5, #0
  4027d0:	dd0e      	ble.n	4027f0 <_svfprintf_r+0xd58>
  4027d2:	9926      	ldr	r1, [sp, #152]	; 0x98
  4027d4:	f8c8 5004 	str.w	r5, [r8, #4]
  4027d8:	3101      	adds	r1, #1
  4027da:	4406      	add	r6, r0
  4027dc:	442c      	add	r4, r5
  4027de:	2907      	cmp	r1, #7
  4027e0:	f8c8 6000 	str.w	r6, [r8]
  4027e4:	9427      	str	r4, [sp, #156]	; 0x9c
  4027e6:	9126      	str	r1, [sp, #152]	; 0x98
  4027e8:	f300 823b 	bgt.w	402c62 <_svfprintf_r+0x11ca>
  4027ec:	f108 0808 	add.w	r8, r8, #8
  4027f0:	2d00      	cmp	r5, #0
  4027f2:	bfac      	ite	ge
  4027f4:	1b56      	subge	r6, r2, r5
  4027f6:	4616      	movlt	r6, r2
  4027f8:	2e00      	cmp	r6, #0
  4027fa:	f77f ab2d 	ble.w	401e58 <_svfprintf_r+0x3c0>
  4027fe:	2e10      	cmp	r6, #16
  402800:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402802:	4db0      	ldr	r5, [pc, #704]	; (402ac4 <_svfprintf_r+0x102c>)
  402804:	ddb5      	ble.n	402772 <_svfprintf_r+0xcda>
  402806:	4622      	mov	r2, r4
  402808:	2710      	movs	r7, #16
  40280a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40280e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402810:	e004      	b.n	40281c <_svfprintf_r+0xd84>
  402812:	f108 0808 	add.w	r8, r8, #8
  402816:	3e10      	subs	r6, #16
  402818:	2e10      	cmp	r6, #16
  40281a:	dda9      	ble.n	402770 <_svfprintf_r+0xcd8>
  40281c:	3301      	adds	r3, #1
  40281e:	3210      	adds	r2, #16
  402820:	2b07      	cmp	r3, #7
  402822:	9227      	str	r2, [sp, #156]	; 0x9c
  402824:	9326      	str	r3, [sp, #152]	; 0x98
  402826:	e888 00a0 	stmia.w	r8, {r5, r7}
  40282a:	ddf2      	ble.n	402812 <_svfprintf_r+0xd7a>
  40282c:	aa25      	add	r2, sp, #148	; 0x94
  40282e:	4621      	mov	r1, r4
  402830:	4658      	mov	r0, fp
  402832:	f002 fa93 	bl	404d5c <__ssprint_r>
  402836:	2800      	cmp	r0, #0
  402838:	f47f aa00 	bne.w	401c3c <_svfprintf_r+0x1a4>
  40283c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40283e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402840:	46c8      	mov	r8, r9
  402842:	e7e8      	b.n	402816 <_svfprintf_r+0xd7e>
  402844:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402846:	9819      	ldr	r0, [sp, #100]	; 0x64
  402848:	991a      	ldr	r1, [sp, #104]	; 0x68
  40284a:	f8c8 1000 	str.w	r1, [r8]
  40284e:	3301      	adds	r3, #1
  402850:	4404      	add	r4, r0
  402852:	2b07      	cmp	r3, #7
  402854:	9427      	str	r4, [sp, #156]	; 0x9c
  402856:	f8c8 0004 	str.w	r0, [r8, #4]
  40285a:	9326      	str	r3, [sp, #152]	; 0x98
  40285c:	f300 81f5 	bgt.w	402c4a <_svfprintf_r+0x11b2>
  402860:	f108 0808 	add.w	r8, r8, #8
  402864:	e7ac      	b.n	4027c0 <_svfprintf_r+0xd28>
  402866:	9b07      	ldr	r3, [sp, #28]
  402868:	07da      	lsls	r2, r3, #31
  40286a:	f53f adfe 	bmi.w	40246a <_svfprintf_r+0x9d2>
  40286e:	3701      	adds	r7, #1
  402870:	3401      	adds	r4, #1
  402872:	2301      	movs	r3, #1
  402874:	2f07      	cmp	r7, #7
  402876:	9427      	str	r4, [sp, #156]	; 0x9c
  402878:	9726      	str	r7, [sp, #152]	; 0x98
  40287a:	f8c8 6000 	str.w	r6, [r8]
  40287e:	f8c8 3004 	str.w	r3, [r8, #4]
  402882:	f77f ae25 	ble.w	4024d0 <_svfprintf_r+0xa38>
  402886:	e74a      	b.n	40271e <_svfprintf_r+0xc86>
  402888:	aa25      	add	r2, sp, #148	; 0x94
  40288a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40288c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40288e:	f002 fa65 	bl	404d5c <__ssprint_r>
  402892:	2800      	cmp	r0, #0
  402894:	f47f a9d2 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402898:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40289a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40289c:	46c8      	mov	r8, r9
  40289e:	e5f2      	b.n	402486 <_svfprintf_r+0x9ee>
  4028a0:	aa25      	add	r2, sp, #148	; 0x94
  4028a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028a4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028a6:	f002 fa59 	bl	404d5c <__ssprint_r>
  4028aa:	2800      	cmp	r0, #0
  4028ac:	f47f a9c6 	bne.w	401c3c <_svfprintf_r+0x1a4>
  4028b0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028b2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4028b4:	46c8      	mov	r8, r9
  4028b6:	e5f5      	b.n	4024a4 <_svfprintf_r+0xa0c>
  4028b8:	464e      	mov	r6, r9
  4028ba:	f7ff b9fd 	b.w	401cb8 <_svfprintf_r+0x220>
  4028be:	aa25      	add	r2, sp, #148	; 0x94
  4028c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028c4:	f002 fa4a 	bl	404d5c <__ssprint_r>
  4028c8:	2800      	cmp	r0, #0
  4028ca:	f47f a9b7 	bne.w	401c3c <_svfprintf_r+0x1a4>
  4028ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028d0:	46c8      	mov	r8, r9
  4028d2:	f7ff ba72 	b.w	401dba <_svfprintf_r+0x322>
  4028d6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4028d8:	4622      	mov	r2, r4
  4028da:	4620      	mov	r0, r4
  4028dc:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4028de:	4623      	mov	r3, r4
  4028e0:	4621      	mov	r1, r4
  4028e2:	f003 fb01 	bl	405ee8 <__aeabi_dcmpun>
  4028e6:	2800      	cmp	r0, #0
  4028e8:	f040 8286 	bne.w	402df8 <_svfprintf_r+0x1360>
  4028ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4028ee:	3301      	adds	r3, #1
  4028f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4028f2:	f023 0320 	bic.w	r3, r3, #32
  4028f6:	930e      	str	r3, [sp, #56]	; 0x38
  4028f8:	f000 81e2 	beq.w	402cc0 <_svfprintf_r+0x1228>
  4028fc:	2b47      	cmp	r3, #71	; 0x47
  4028fe:	f000 811e 	beq.w	402b3e <_svfprintf_r+0x10a6>
  402902:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402906:	9307      	str	r3, [sp, #28]
  402908:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40290a:	1e1f      	subs	r7, r3, #0
  40290c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40290e:	9308      	str	r3, [sp, #32]
  402910:	bfbb      	ittet	lt
  402912:	463b      	movlt	r3, r7
  402914:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402918:	2300      	movge	r3, #0
  40291a:	232d      	movlt	r3, #45	; 0x2d
  40291c:	9310      	str	r3, [sp, #64]	; 0x40
  40291e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402920:	2b66      	cmp	r3, #102	; 0x66
  402922:	f000 81bb 	beq.w	402c9c <_svfprintf_r+0x1204>
  402926:	2b46      	cmp	r3, #70	; 0x46
  402928:	f000 80df 	beq.w	402aea <_svfprintf_r+0x1052>
  40292c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40292e:	9a08      	ldr	r2, [sp, #32]
  402930:	2b45      	cmp	r3, #69	; 0x45
  402932:	bf0c      	ite	eq
  402934:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402936:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402938:	a823      	add	r0, sp, #140	; 0x8c
  40293a:	a920      	add	r1, sp, #128	; 0x80
  40293c:	bf08      	it	eq
  40293e:	1c5d      	addeq	r5, r3, #1
  402940:	9004      	str	r0, [sp, #16]
  402942:	9103      	str	r1, [sp, #12]
  402944:	a81f      	add	r0, sp, #124	; 0x7c
  402946:	2102      	movs	r1, #2
  402948:	463b      	mov	r3, r7
  40294a:	9002      	str	r0, [sp, #8]
  40294c:	9501      	str	r5, [sp, #4]
  40294e:	9100      	str	r1, [sp, #0]
  402950:	980c      	ldr	r0, [sp, #48]	; 0x30
  402952:	f000 fb75 	bl	403040 <_dtoa_r>
  402956:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402958:	2b67      	cmp	r3, #103	; 0x67
  40295a:	4606      	mov	r6, r0
  40295c:	f040 81e0 	bne.w	402d20 <_svfprintf_r+0x1288>
  402960:	f01b 0f01 	tst.w	fp, #1
  402964:	f000 8246 	beq.w	402df4 <_svfprintf_r+0x135c>
  402968:	1974      	adds	r4, r6, r5
  40296a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40296c:	9808      	ldr	r0, [sp, #32]
  40296e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402970:	4639      	mov	r1, r7
  402972:	f003 fa87 	bl	405e84 <__aeabi_dcmpeq>
  402976:	2800      	cmp	r0, #0
  402978:	f040 8165 	bne.w	402c46 <_svfprintf_r+0x11ae>
  40297c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40297e:	42a3      	cmp	r3, r4
  402980:	d206      	bcs.n	402990 <_svfprintf_r+0xef8>
  402982:	2130      	movs	r1, #48	; 0x30
  402984:	1c5a      	adds	r2, r3, #1
  402986:	9223      	str	r2, [sp, #140]	; 0x8c
  402988:	7019      	strb	r1, [r3, #0]
  40298a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40298c:	429c      	cmp	r4, r3
  40298e:	d8f9      	bhi.n	402984 <_svfprintf_r+0xeec>
  402990:	1b9b      	subs	r3, r3, r6
  402992:	9313      	str	r3, [sp, #76]	; 0x4c
  402994:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402996:	2b47      	cmp	r3, #71	; 0x47
  402998:	f000 80e9 	beq.w	402b6e <_svfprintf_r+0x10d6>
  40299c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40299e:	2b65      	cmp	r3, #101	; 0x65
  4029a0:	f340 81cd 	ble.w	402d3e <_svfprintf_r+0x12a6>
  4029a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4029a6:	2b66      	cmp	r3, #102	; 0x66
  4029a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4029aa:	9312      	str	r3, [sp, #72]	; 0x48
  4029ac:	f000 819e 	beq.w	402cec <_svfprintf_r+0x1254>
  4029b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4029b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4029b4:	4619      	mov	r1, r3
  4029b6:	4291      	cmp	r1, r2
  4029b8:	f300 818a 	bgt.w	402cd0 <_svfprintf_r+0x1238>
  4029bc:	f01b 0f01 	tst.w	fp, #1
  4029c0:	f040 8213 	bne.w	402dea <_svfprintf_r+0x1352>
  4029c4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4029c8:	9308      	str	r3, [sp, #32]
  4029ca:	2367      	movs	r3, #103	; 0x67
  4029cc:	920e      	str	r2, [sp, #56]	; 0x38
  4029ce:	9311      	str	r3, [sp, #68]	; 0x44
  4029d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4029d2:	2b00      	cmp	r3, #0
  4029d4:	f040 80c4 	bne.w	402b60 <_svfprintf_r+0x10c8>
  4029d8:	930a      	str	r3, [sp, #40]	; 0x28
  4029da:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029de:	f7ff b973 	b.w	401cc8 <_svfprintf_r+0x230>
  4029e2:	4635      	mov	r5, r6
  4029e4:	460c      	mov	r4, r1
  4029e6:	4646      	mov	r6, r8
  4029e8:	4690      	mov	r8, r2
  4029ea:	3301      	adds	r3, #1
  4029ec:	443c      	add	r4, r7
  4029ee:	2b07      	cmp	r3, #7
  4029f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4029f2:	9326      	str	r3, [sp, #152]	; 0x98
  4029f4:	e888 00a0 	stmia.w	r8, {r5, r7}
  4029f8:	f73f aed1 	bgt.w	40279e <_svfprintf_r+0xd06>
  4029fc:	f108 0808 	add.w	r8, r8, #8
  402a00:	e6d7      	b.n	4027b2 <_svfprintf_r+0xd1a>
  402a02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a04:	6813      	ldr	r3, [r2, #0]
  402a06:	3204      	adds	r2, #4
  402a08:	920f      	str	r2, [sp, #60]	; 0x3c
  402a0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402a0c:	601a      	str	r2, [r3, #0]
  402a0e:	f7ff b86a 	b.w	401ae6 <_svfprintf_r+0x4e>
  402a12:	aa25      	add	r2, sp, #148	; 0x94
  402a14:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a16:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a18:	f002 f9a0 	bl	404d5c <__ssprint_r>
  402a1c:	2800      	cmp	r0, #0
  402a1e:	f47f a90d 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402a22:	46c8      	mov	r8, r9
  402a24:	e48d      	b.n	402342 <_svfprintf_r+0x8aa>
  402a26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a28:	4a27      	ldr	r2, [pc, #156]	; (402ac8 <_svfprintf_r+0x1030>)
  402a2a:	f8c8 2000 	str.w	r2, [r8]
  402a2e:	3301      	adds	r3, #1
  402a30:	3401      	adds	r4, #1
  402a32:	2201      	movs	r2, #1
  402a34:	2b07      	cmp	r3, #7
  402a36:	9427      	str	r4, [sp, #156]	; 0x9c
  402a38:	9326      	str	r3, [sp, #152]	; 0x98
  402a3a:	f8c8 2004 	str.w	r2, [r8, #4]
  402a3e:	dc72      	bgt.n	402b26 <_svfprintf_r+0x108e>
  402a40:	f108 0808 	add.w	r8, r8, #8
  402a44:	b929      	cbnz	r1, 402a52 <_svfprintf_r+0xfba>
  402a46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a48:	b91b      	cbnz	r3, 402a52 <_svfprintf_r+0xfba>
  402a4a:	9b07      	ldr	r3, [sp, #28]
  402a4c:	07d8      	lsls	r0, r3, #31
  402a4e:	f57f aa03 	bpl.w	401e58 <_svfprintf_r+0x3c0>
  402a52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a54:	9819      	ldr	r0, [sp, #100]	; 0x64
  402a56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402a58:	f8c8 2000 	str.w	r2, [r8]
  402a5c:	3301      	adds	r3, #1
  402a5e:	4602      	mov	r2, r0
  402a60:	4422      	add	r2, r4
  402a62:	2b07      	cmp	r3, #7
  402a64:	9227      	str	r2, [sp, #156]	; 0x9c
  402a66:	f8c8 0004 	str.w	r0, [r8, #4]
  402a6a:	9326      	str	r3, [sp, #152]	; 0x98
  402a6c:	f300 818d 	bgt.w	402d8a <_svfprintf_r+0x12f2>
  402a70:	f108 0808 	add.w	r8, r8, #8
  402a74:	2900      	cmp	r1, #0
  402a76:	f2c0 8165 	blt.w	402d44 <_svfprintf_r+0x12ac>
  402a7a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402a7c:	f8c8 6000 	str.w	r6, [r8]
  402a80:	3301      	adds	r3, #1
  402a82:	188c      	adds	r4, r1, r2
  402a84:	2b07      	cmp	r3, #7
  402a86:	9427      	str	r4, [sp, #156]	; 0x9c
  402a88:	9326      	str	r3, [sp, #152]	; 0x98
  402a8a:	f8c8 1004 	str.w	r1, [r8, #4]
  402a8e:	f77f a9e1 	ble.w	401e54 <_svfprintf_r+0x3bc>
  402a92:	e52c      	b.n	4024ee <_svfprintf_r+0xa56>
  402a94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a96:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a98:	6813      	ldr	r3, [r2, #0]
  402a9a:	17cd      	asrs	r5, r1, #31
  402a9c:	4608      	mov	r0, r1
  402a9e:	3204      	adds	r2, #4
  402aa0:	4629      	mov	r1, r5
  402aa2:	920f      	str	r2, [sp, #60]	; 0x3c
  402aa4:	e9c3 0100 	strd	r0, r1, [r3]
  402aa8:	f7ff b81d 	b.w	401ae6 <_svfprintf_r+0x4e>
  402aac:	aa25      	add	r2, sp, #148	; 0x94
  402aae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ab0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ab2:	f002 f953 	bl	404d5c <__ssprint_r>
  402ab6:	2800      	cmp	r0, #0
  402ab8:	f47f a8c0 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402abc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402abe:	46c8      	mov	r8, r9
  402ac0:	e458      	b.n	402374 <_svfprintf_r+0x8dc>
  402ac2:	bf00      	nop
  402ac4:	00406ac8 	.word	0x00406ac8
  402ac8:	00406ab4 	.word	0x00406ab4
  402acc:	2140      	movs	r1, #64	; 0x40
  402ace:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ad0:	f001 fa0c 	bl	403eec <_malloc_r>
  402ad4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402ad6:	6010      	str	r0, [r2, #0]
  402ad8:	6110      	str	r0, [r2, #16]
  402ada:	2800      	cmp	r0, #0
  402adc:	f000 81f2 	beq.w	402ec4 <_svfprintf_r+0x142c>
  402ae0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402ae2:	2340      	movs	r3, #64	; 0x40
  402ae4:	6153      	str	r3, [r2, #20]
  402ae6:	f7fe bfee 	b.w	401ac6 <_svfprintf_r+0x2e>
  402aea:	a823      	add	r0, sp, #140	; 0x8c
  402aec:	a920      	add	r1, sp, #128	; 0x80
  402aee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402af0:	9004      	str	r0, [sp, #16]
  402af2:	9103      	str	r1, [sp, #12]
  402af4:	a81f      	add	r0, sp, #124	; 0x7c
  402af6:	2103      	movs	r1, #3
  402af8:	9002      	str	r0, [sp, #8]
  402afa:	9a08      	ldr	r2, [sp, #32]
  402afc:	9401      	str	r4, [sp, #4]
  402afe:	463b      	mov	r3, r7
  402b00:	9100      	str	r1, [sp, #0]
  402b02:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b04:	f000 fa9c 	bl	403040 <_dtoa_r>
  402b08:	4625      	mov	r5, r4
  402b0a:	4606      	mov	r6, r0
  402b0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b0e:	2b46      	cmp	r3, #70	; 0x46
  402b10:	eb06 0405 	add.w	r4, r6, r5
  402b14:	f47f af29 	bne.w	40296a <_svfprintf_r+0xed2>
  402b18:	7833      	ldrb	r3, [r6, #0]
  402b1a:	2b30      	cmp	r3, #48	; 0x30
  402b1c:	f000 8178 	beq.w	402e10 <_svfprintf_r+0x1378>
  402b20:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402b22:	442c      	add	r4, r5
  402b24:	e721      	b.n	40296a <_svfprintf_r+0xed2>
  402b26:	aa25      	add	r2, sp, #148	; 0x94
  402b28:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b2a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b2c:	f002 f916 	bl	404d5c <__ssprint_r>
  402b30:	2800      	cmp	r0, #0
  402b32:	f47f a883 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402b36:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402b38:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b3a:	46c8      	mov	r8, r9
  402b3c:	e782      	b.n	402a44 <_svfprintf_r+0xfac>
  402b3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b40:	2b00      	cmp	r3, #0
  402b42:	bf08      	it	eq
  402b44:	2301      	moveq	r3, #1
  402b46:	930a      	str	r3, [sp, #40]	; 0x28
  402b48:	e6db      	b.n	402902 <_svfprintf_r+0xe6a>
  402b4a:	4630      	mov	r0, r6
  402b4c:	940a      	str	r4, [sp, #40]	; 0x28
  402b4e:	f002 f897 	bl	404c80 <strlen>
  402b52:	950f      	str	r5, [sp, #60]	; 0x3c
  402b54:	900e      	str	r0, [sp, #56]	; 0x38
  402b56:	f8cd b01c 	str.w	fp, [sp, #28]
  402b5a:	4603      	mov	r3, r0
  402b5c:	f7ff b9f9 	b.w	401f52 <_svfprintf_r+0x4ba>
  402b60:	272d      	movs	r7, #45	; 0x2d
  402b62:	2300      	movs	r3, #0
  402b64:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402b68:	930a      	str	r3, [sp, #40]	; 0x28
  402b6a:	f7ff b8ae 	b.w	401cca <_svfprintf_r+0x232>
  402b6e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b70:	9312      	str	r3, [sp, #72]	; 0x48
  402b72:	461a      	mov	r2, r3
  402b74:	3303      	adds	r3, #3
  402b76:	db04      	blt.n	402b82 <_svfprintf_r+0x10ea>
  402b78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b7a:	4619      	mov	r1, r3
  402b7c:	4291      	cmp	r1, r2
  402b7e:	f6bf af17 	bge.w	4029b0 <_svfprintf_r+0xf18>
  402b82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b84:	3b02      	subs	r3, #2
  402b86:	9311      	str	r3, [sp, #68]	; 0x44
  402b88:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402b8c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402b90:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b92:	3b01      	subs	r3, #1
  402b94:	2b00      	cmp	r3, #0
  402b96:	931f      	str	r3, [sp, #124]	; 0x7c
  402b98:	bfbd      	ittte	lt
  402b9a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402b9c:	f1c3 0301 	rsblt	r3, r3, #1
  402ba0:	222d      	movlt	r2, #45	; 0x2d
  402ba2:	222b      	movge	r2, #43	; 0x2b
  402ba4:	2b09      	cmp	r3, #9
  402ba6:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402baa:	f340 8116 	ble.w	402dda <_svfprintf_r+0x1342>
  402bae:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402bb2:	4620      	mov	r0, r4
  402bb4:	4dab      	ldr	r5, [pc, #684]	; (402e64 <_svfprintf_r+0x13cc>)
  402bb6:	e000      	b.n	402bba <_svfprintf_r+0x1122>
  402bb8:	4610      	mov	r0, r2
  402bba:	fb85 1203 	smull	r1, r2, r5, r3
  402bbe:	17d9      	asrs	r1, r3, #31
  402bc0:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402bc4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402bc8:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402bcc:	3230      	adds	r2, #48	; 0x30
  402bce:	2909      	cmp	r1, #9
  402bd0:	f800 2c01 	strb.w	r2, [r0, #-1]
  402bd4:	460b      	mov	r3, r1
  402bd6:	f100 32ff 	add.w	r2, r0, #4294967295
  402bda:	dced      	bgt.n	402bb8 <_svfprintf_r+0x1120>
  402bdc:	3330      	adds	r3, #48	; 0x30
  402bde:	3802      	subs	r0, #2
  402be0:	b2d9      	uxtb	r1, r3
  402be2:	4284      	cmp	r4, r0
  402be4:	f802 1c01 	strb.w	r1, [r2, #-1]
  402be8:	f240 8165 	bls.w	402eb6 <_svfprintf_r+0x141e>
  402bec:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402bf0:	4613      	mov	r3, r2
  402bf2:	e001      	b.n	402bf8 <_svfprintf_r+0x1160>
  402bf4:	f813 1b01 	ldrb.w	r1, [r3], #1
  402bf8:	f800 1b01 	strb.w	r1, [r0], #1
  402bfc:	42a3      	cmp	r3, r4
  402bfe:	d1f9      	bne.n	402bf4 <_svfprintf_r+0x115c>
  402c00:	3301      	adds	r3, #1
  402c02:	1a9b      	subs	r3, r3, r2
  402c04:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402c08:	4413      	add	r3, r2
  402c0a:	aa21      	add	r2, sp, #132	; 0x84
  402c0c:	1a9b      	subs	r3, r3, r2
  402c0e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c10:	931b      	str	r3, [sp, #108]	; 0x6c
  402c12:	2a01      	cmp	r2, #1
  402c14:	4413      	add	r3, r2
  402c16:	930e      	str	r3, [sp, #56]	; 0x38
  402c18:	f340 8119 	ble.w	402e4e <_svfprintf_r+0x13b6>
  402c1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c1e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402c20:	4413      	add	r3, r2
  402c22:	930e      	str	r3, [sp, #56]	; 0x38
  402c24:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c28:	9308      	str	r3, [sp, #32]
  402c2a:	2300      	movs	r3, #0
  402c2c:	9312      	str	r3, [sp, #72]	; 0x48
  402c2e:	e6cf      	b.n	4029d0 <_svfprintf_r+0xf38>
  402c30:	aa25      	add	r2, sp, #148	; 0x94
  402c32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c34:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c36:	f002 f891 	bl	404d5c <__ssprint_r>
  402c3a:	2800      	cmp	r0, #0
  402c3c:	f47e affe 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402c40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c42:	46c8      	mov	r8, r9
  402c44:	e4d7      	b.n	4025f6 <_svfprintf_r+0xb5e>
  402c46:	4623      	mov	r3, r4
  402c48:	e6a2      	b.n	402990 <_svfprintf_r+0xef8>
  402c4a:	aa25      	add	r2, sp, #148	; 0x94
  402c4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c50:	f002 f884 	bl	404d5c <__ssprint_r>
  402c54:	2800      	cmp	r0, #0
  402c56:	f47e aff1 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402c5a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c5e:	46c8      	mov	r8, r9
  402c60:	e5ae      	b.n	4027c0 <_svfprintf_r+0xd28>
  402c62:	aa25      	add	r2, sp, #148	; 0x94
  402c64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c66:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c68:	f002 f878 	bl	404d5c <__ssprint_r>
  402c6c:	2800      	cmp	r0, #0
  402c6e:	f47e afe5 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402c72:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c76:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c78:	1a9a      	subs	r2, r3, r2
  402c7a:	46c8      	mov	r8, r9
  402c7c:	e5b8      	b.n	4027f0 <_svfprintf_r+0xd58>
  402c7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c80:	9612      	str	r6, [sp, #72]	; 0x48
  402c82:	2b06      	cmp	r3, #6
  402c84:	bf28      	it	cs
  402c86:	2306      	movcs	r3, #6
  402c88:	960a      	str	r6, [sp, #40]	; 0x28
  402c8a:	4637      	mov	r7, r6
  402c8c:	9308      	str	r3, [sp, #32]
  402c8e:	950f      	str	r5, [sp, #60]	; 0x3c
  402c90:	f8cd b01c 	str.w	fp, [sp, #28]
  402c94:	930e      	str	r3, [sp, #56]	; 0x38
  402c96:	4e74      	ldr	r6, [pc, #464]	; (402e68 <_svfprintf_r+0x13d0>)
  402c98:	f7ff b816 	b.w	401cc8 <_svfprintf_r+0x230>
  402c9c:	a823      	add	r0, sp, #140	; 0x8c
  402c9e:	a920      	add	r1, sp, #128	; 0x80
  402ca0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402ca2:	9004      	str	r0, [sp, #16]
  402ca4:	9103      	str	r1, [sp, #12]
  402ca6:	a81f      	add	r0, sp, #124	; 0x7c
  402ca8:	2103      	movs	r1, #3
  402caa:	9002      	str	r0, [sp, #8]
  402cac:	9a08      	ldr	r2, [sp, #32]
  402cae:	9501      	str	r5, [sp, #4]
  402cb0:	463b      	mov	r3, r7
  402cb2:	9100      	str	r1, [sp, #0]
  402cb4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cb6:	f000 f9c3 	bl	403040 <_dtoa_r>
  402cba:	4606      	mov	r6, r0
  402cbc:	1944      	adds	r4, r0, r5
  402cbe:	e72b      	b.n	402b18 <_svfprintf_r+0x1080>
  402cc0:	2306      	movs	r3, #6
  402cc2:	930a      	str	r3, [sp, #40]	; 0x28
  402cc4:	e61d      	b.n	402902 <_svfprintf_r+0xe6a>
  402cc6:	272d      	movs	r7, #45	; 0x2d
  402cc8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402ccc:	f7ff bacd 	b.w	40226a <_svfprintf_r+0x7d2>
  402cd0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402cd2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cd4:	4413      	add	r3, r2
  402cd6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402cd8:	930e      	str	r3, [sp, #56]	; 0x38
  402cda:	2a00      	cmp	r2, #0
  402cdc:	f340 80b0 	ble.w	402e40 <_svfprintf_r+0x13a8>
  402ce0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ce4:	9308      	str	r3, [sp, #32]
  402ce6:	2367      	movs	r3, #103	; 0x67
  402ce8:	9311      	str	r3, [sp, #68]	; 0x44
  402cea:	e671      	b.n	4029d0 <_svfprintf_r+0xf38>
  402cec:	2b00      	cmp	r3, #0
  402cee:	f340 80c3 	ble.w	402e78 <_svfprintf_r+0x13e0>
  402cf2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402cf4:	2a00      	cmp	r2, #0
  402cf6:	f040 8099 	bne.w	402e2c <_svfprintf_r+0x1394>
  402cfa:	f01b 0f01 	tst.w	fp, #1
  402cfe:	f040 8095 	bne.w	402e2c <_svfprintf_r+0x1394>
  402d02:	9308      	str	r3, [sp, #32]
  402d04:	930e      	str	r3, [sp, #56]	; 0x38
  402d06:	e663      	b.n	4029d0 <_svfprintf_r+0xf38>
  402d08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d0a:	9308      	str	r3, [sp, #32]
  402d0c:	930e      	str	r3, [sp, #56]	; 0x38
  402d0e:	900a      	str	r0, [sp, #40]	; 0x28
  402d10:	950f      	str	r5, [sp, #60]	; 0x3c
  402d12:	f8cd b01c 	str.w	fp, [sp, #28]
  402d16:	9012      	str	r0, [sp, #72]	; 0x48
  402d18:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d1c:	f7fe bfd4 	b.w	401cc8 <_svfprintf_r+0x230>
  402d20:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d22:	2b47      	cmp	r3, #71	; 0x47
  402d24:	f47f ae20 	bne.w	402968 <_svfprintf_r+0xed0>
  402d28:	f01b 0f01 	tst.w	fp, #1
  402d2c:	f47f aeee 	bne.w	402b0c <_svfprintf_r+0x1074>
  402d30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402d32:	1b9b      	subs	r3, r3, r6
  402d34:	9313      	str	r3, [sp, #76]	; 0x4c
  402d36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402d38:	2b47      	cmp	r3, #71	; 0x47
  402d3a:	f43f af18 	beq.w	402b6e <_svfprintf_r+0x10d6>
  402d3e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d40:	9312      	str	r3, [sp, #72]	; 0x48
  402d42:	e721      	b.n	402b88 <_svfprintf_r+0x10f0>
  402d44:	424f      	negs	r7, r1
  402d46:	3110      	adds	r1, #16
  402d48:	4d48      	ldr	r5, [pc, #288]	; (402e6c <_svfprintf_r+0x13d4>)
  402d4a:	da2f      	bge.n	402dac <_svfprintf_r+0x1314>
  402d4c:	2410      	movs	r4, #16
  402d4e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402d52:	e004      	b.n	402d5e <_svfprintf_r+0x12c6>
  402d54:	f108 0808 	add.w	r8, r8, #8
  402d58:	3f10      	subs	r7, #16
  402d5a:	2f10      	cmp	r7, #16
  402d5c:	dd26      	ble.n	402dac <_svfprintf_r+0x1314>
  402d5e:	3301      	adds	r3, #1
  402d60:	3210      	adds	r2, #16
  402d62:	2b07      	cmp	r3, #7
  402d64:	9227      	str	r2, [sp, #156]	; 0x9c
  402d66:	9326      	str	r3, [sp, #152]	; 0x98
  402d68:	f8c8 5000 	str.w	r5, [r8]
  402d6c:	f8c8 4004 	str.w	r4, [r8, #4]
  402d70:	ddf0      	ble.n	402d54 <_svfprintf_r+0x12bc>
  402d72:	aa25      	add	r2, sp, #148	; 0x94
  402d74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d76:	4658      	mov	r0, fp
  402d78:	f001 fff0 	bl	404d5c <__ssprint_r>
  402d7c:	2800      	cmp	r0, #0
  402d7e:	f47e af5d 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402d82:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d86:	46c8      	mov	r8, r9
  402d88:	e7e6      	b.n	402d58 <_svfprintf_r+0x12c0>
  402d8a:	aa25      	add	r2, sp, #148	; 0x94
  402d8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d90:	f001 ffe4 	bl	404d5c <__ssprint_r>
  402d94:	2800      	cmp	r0, #0
  402d96:	f47e af51 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402d9a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402d9c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402da0:	46c8      	mov	r8, r9
  402da2:	e667      	b.n	402a74 <_svfprintf_r+0xfdc>
  402da4:	2000      	movs	r0, #0
  402da6:	900a      	str	r0, [sp, #40]	; 0x28
  402da8:	f7fe bed0 	b.w	401b4c <_svfprintf_r+0xb4>
  402dac:	3301      	adds	r3, #1
  402dae:	443a      	add	r2, r7
  402db0:	2b07      	cmp	r3, #7
  402db2:	e888 00a0 	stmia.w	r8, {r5, r7}
  402db6:	9227      	str	r2, [sp, #156]	; 0x9c
  402db8:	9326      	str	r3, [sp, #152]	; 0x98
  402dba:	f108 0808 	add.w	r8, r8, #8
  402dbe:	f77f ae5c 	ble.w	402a7a <_svfprintf_r+0xfe2>
  402dc2:	aa25      	add	r2, sp, #148	; 0x94
  402dc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402dc6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402dc8:	f001 ffc8 	bl	404d5c <__ssprint_r>
  402dcc:	2800      	cmp	r0, #0
  402dce:	f47e af35 	bne.w	401c3c <_svfprintf_r+0x1a4>
  402dd2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402dd4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dd6:	46c8      	mov	r8, r9
  402dd8:	e64f      	b.n	402a7a <_svfprintf_r+0xfe2>
  402dda:	3330      	adds	r3, #48	; 0x30
  402ddc:	2230      	movs	r2, #48	; 0x30
  402dde:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402de2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402de6:	ab22      	add	r3, sp, #136	; 0x88
  402de8:	e70f      	b.n	402c0a <_svfprintf_r+0x1172>
  402dea:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402dec:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402dee:	4413      	add	r3, r2
  402df0:	930e      	str	r3, [sp, #56]	; 0x38
  402df2:	e775      	b.n	402ce0 <_svfprintf_r+0x1248>
  402df4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402df6:	e5cb      	b.n	402990 <_svfprintf_r+0xef8>
  402df8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402dfa:	4e1d      	ldr	r6, [pc, #116]	; (402e70 <_svfprintf_r+0x13d8>)
  402dfc:	2b00      	cmp	r3, #0
  402dfe:	bfb6      	itet	lt
  402e00:	272d      	movlt	r7, #45	; 0x2d
  402e02:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  402e06:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  402e0a:	4b1a      	ldr	r3, [pc, #104]	; (402e74 <_svfprintf_r+0x13dc>)
  402e0c:	f7ff ba2f 	b.w	40226e <_svfprintf_r+0x7d6>
  402e10:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402e12:	9808      	ldr	r0, [sp, #32]
  402e14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402e16:	4639      	mov	r1, r7
  402e18:	f003 f834 	bl	405e84 <__aeabi_dcmpeq>
  402e1c:	2800      	cmp	r0, #0
  402e1e:	f47f ae7f 	bne.w	402b20 <_svfprintf_r+0x1088>
  402e22:	f1c5 0501 	rsb	r5, r5, #1
  402e26:	951f      	str	r5, [sp, #124]	; 0x7c
  402e28:	442c      	add	r4, r5
  402e2a:	e59e      	b.n	40296a <_svfprintf_r+0xed2>
  402e2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e2e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402e30:	4413      	add	r3, r2
  402e32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402e34:	441a      	add	r2, r3
  402e36:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402e3a:	920e      	str	r2, [sp, #56]	; 0x38
  402e3c:	9308      	str	r3, [sp, #32]
  402e3e:	e5c7      	b.n	4029d0 <_svfprintf_r+0xf38>
  402e40:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402e44:	f1c3 0301 	rsb	r3, r3, #1
  402e48:	441a      	add	r2, r3
  402e4a:	4613      	mov	r3, r2
  402e4c:	e7d0      	b.n	402df0 <_svfprintf_r+0x1358>
  402e4e:	f01b 0301 	ands.w	r3, fp, #1
  402e52:	9312      	str	r3, [sp, #72]	; 0x48
  402e54:	f47f aee2 	bne.w	402c1c <_svfprintf_r+0x1184>
  402e58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e5a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402e5e:	9308      	str	r3, [sp, #32]
  402e60:	e5b6      	b.n	4029d0 <_svfprintf_r+0xf38>
  402e62:	bf00      	nop
  402e64:	66666667 	.word	0x66666667
  402e68:	00406aac 	.word	0x00406aac
  402e6c:	00406ac8 	.word	0x00406ac8
  402e70:	00406a80 	.word	0x00406a80
  402e74:	00406a7c 	.word	0x00406a7c
  402e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e7a:	b913      	cbnz	r3, 402e82 <_svfprintf_r+0x13ea>
  402e7c:	f01b 0f01 	tst.w	fp, #1
  402e80:	d002      	beq.n	402e88 <_svfprintf_r+0x13f0>
  402e82:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402e84:	3301      	adds	r3, #1
  402e86:	e7d4      	b.n	402e32 <_svfprintf_r+0x139a>
  402e88:	2301      	movs	r3, #1
  402e8a:	e73a      	b.n	402d02 <_svfprintf_r+0x126a>
  402e8c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402e8e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402e92:	6828      	ldr	r0, [r5, #0]
  402e94:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402e98:	900a      	str	r0, [sp, #40]	; 0x28
  402e9a:	4628      	mov	r0, r5
  402e9c:	3004      	adds	r0, #4
  402e9e:	46a2      	mov	sl, r4
  402ea0:	900f      	str	r0, [sp, #60]	; 0x3c
  402ea2:	f7fe be51 	b.w	401b48 <_svfprintf_r+0xb0>
  402ea6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402eaa:	f7ff b867 	b.w	401f7c <_svfprintf_r+0x4e4>
  402eae:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402eb2:	f7ff ba15 	b.w	4022e0 <_svfprintf_r+0x848>
  402eb6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402eba:	e6a6      	b.n	402c0a <_svfprintf_r+0x1172>
  402ebc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ec0:	f7ff b8eb 	b.w	40209a <_svfprintf_r+0x602>
  402ec4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402ec6:	230c      	movs	r3, #12
  402ec8:	6013      	str	r3, [r2, #0]
  402eca:	f04f 33ff 	mov.w	r3, #4294967295
  402ece:	9309      	str	r3, [sp, #36]	; 0x24
  402ed0:	f7fe bebd 	b.w	401c4e <_svfprintf_r+0x1b6>
  402ed4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ed8:	f7ff b99a 	b.w	402210 <_svfprintf_r+0x778>
  402edc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ee0:	f7ff b976 	b.w	4021d0 <_svfprintf_r+0x738>
  402ee4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ee8:	f7ff b959 	b.w	40219e <_svfprintf_r+0x706>
  402eec:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ef0:	f7ff b912 	b.w	402118 <_svfprintf_r+0x680>

00402ef4 <register_fini>:
  402ef4:	4b02      	ldr	r3, [pc, #8]	; (402f00 <register_fini+0xc>)
  402ef6:	b113      	cbz	r3, 402efe <register_fini+0xa>
  402ef8:	4802      	ldr	r0, [pc, #8]	; (402f04 <register_fini+0x10>)
  402efa:	f000 b805 	b.w	402f08 <atexit>
  402efe:	4770      	bx	lr
  402f00:	00000000 	.word	0x00000000
  402f04:	00403e95 	.word	0x00403e95

00402f08 <atexit>:
  402f08:	2300      	movs	r3, #0
  402f0a:	4601      	mov	r1, r0
  402f0c:	461a      	mov	r2, r3
  402f0e:	4618      	mov	r0, r3
  402f10:	f001 bfa2 	b.w	404e58 <__register_exitproc>

00402f14 <quorem>:
  402f14:	6902      	ldr	r2, [r0, #16]
  402f16:	690b      	ldr	r3, [r1, #16]
  402f18:	4293      	cmp	r3, r2
  402f1a:	f300 808d 	bgt.w	403038 <quorem+0x124>
  402f1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f22:	f103 38ff 	add.w	r8, r3, #4294967295
  402f26:	f101 0714 	add.w	r7, r1, #20
  402f2a:	f100 0b14 	add.w	fp, r0, #20
  402f2e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  402f32:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  402f36:	ea4f 0488 	mov.w	r4, r8, lsl #2
  402f3a:	b083      	sub	sp, #12
  402f3c:	3201      	adds	r2, #1
  402f3e:	fbb3 f9f2 	udiv	r9, r3, r2
  402f42:	eb0b 0304 	add.w	r3, fp, r4
  402f46:	9400      	str	r4, [sp, #0]
  402f48:	eb07 0a04 	add.w	sl, r7, r4
  402f4c:	9301      	str	r3, [sp, #4]
  402f4e:	f1b9 0f00 	cmp.w	r9, #0
  402f52:	d039      	beq.n	402fc8 <quorem+0xb4>
  402f54:	2500      	movs	r5, #0
  402f56:	462e      	mov	r6, r5
  402f58:	46bc      	mov	ip, r7
  402f5a:	46de      	mov	lr, fp
  402f5c:	f85c 4b04 	ldr.w	r4, [ip], #4
  402f60:	f8de 3000 	ldr.w	r3, [lr]
  402f64:	b2a2      	uxth	r2, r4
  402f66:	fb09 5502 	mla	r5, r9, r2, r5
  402f6a:	0c22      	lsrs	r2, r4, #16
  402f6c:	0c2c      	lsrs	r4, r5, #16
  402f6e:	fb09 4202 	mla	r2, r9, r2, r4
  402f72:	b2ad      	uxth	r5, r5
  402f74:	1b75      	subs	r5, r6, r5
  402f76:	b296      	uxth	r6, r2
  402f78:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  402f7c:	fa15 f383 	uxtah	r3, r5, r3
  402f80:	eb06 4623 	add.w	r6, r6, r3, asr #16
  402f84:	b29b      	uxth	r3, r3
  402f86:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  402f8a:	45e2      	cmp	sl, ip
  402f8c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  402f90:	f84e 3b04 	str.w	r3, [lr], #4
  402f94:	ea4f 4626 	mov.w	r6, r6, asr #16
  402f98:	d2e0      	bcs.n	402f5c <quorem+0x48>
  402f9a:	9b00      	ldr	r3, [sp, #0]
  402f9c:	f85b 3003 	ldr.w	r3, [fp, r3]
  402fa0:	b993      	cbnz	r3, 402fc8 <quorem+0xb4>
  402fa2:	9c01      	ldr	r4, [sp, #4]
  402fa4:	1f23      	subs	r3, r4, #4
  402fa6:	459b      	cmp	fp, r3
  402fa8:	d20c      	bcs.n	402fc4 <quorem+0xb0>
  402faa:	f854 3c04 	ldr.w	r3, [r4, #-4]
  402fae:	b94b      	cbnz	r3, 402fc4 <quorem+0xb0>
  402fb0:	f1a4 0308 	sub.w	r3, r4, #8
  402fb4:	e002      	b.n	402fbc <quorem+0xa8>
  402fb6:	681a      	ldr	r2, [r3, #0]
  402fb8:	3b04      	subs	r3, #4
  402fba:	b91a      	cbnz	r2, 402fc4 <quorem+0xb0>
  402fbc:	459b      	cmp	fp, r3
  402fbe:	f108 38ff 	add.w	r8, r8, #4294967295
  402fc2:	d3f8      	bcc.n	402fb6 <quorem+0xa2>
  402fc4:	f8c0 8010 	str.w	r8, [r0, #16]
  402fc8:	4604      	mov	r4, r0
  402fca:	f001 fd35 	bl	404a38 <__mcmp>
  402fce:	2800      	cmp	r0, #0
  402fd0:	db2e      	blt.n	403030 <quorem+0x11c>
  402fd2:	f109 0901 	add.w	r9, r9, #1
  402fd6:	465d      	mov	r5, fp
  402fd8:	2300      	movs	r3, #0
  402fda:	f857 1b04 	ldr.w	r1, [r7], #4
  402fde:	6828      	ldr	r0, [r5, #0]
  402fe0:	b28a      	uxth	r2, r1
  402fe2:	1a9a      	subs	r2, r3, r2
  402fe4:	0c0b      	lsrs	r3, r1, #16
  402fe6:	fa12 f280 	uxtah	r2, r2, r0
  402fea:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  402fee:	eb03 4322 	add.w	r3, r3, r2, asr #16
  402ff2:	b292      	uxth	r2, r2
  402ff4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  402ff8:	45ba      	cmp	sl, r7
  402ffa:	f845 2b04 	str.w	r2, [r5], #4
  402ffe:	ea4f 4323 	mov.w	r3, r3, asr #16
  403002:	d2ea      	bcs.n	402fda <quorem+0xc6>
  403004:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403008:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40300c:	b982      	cbnz	r2, 403030 <quorem+0x11c>
  40300e:	1f1a      	subs	r2, r3, #4
  403010:	4593      	cmp	fp, r2
  403012:	d20b      	bcs.n	40302c <quorem+0x118>
  403014:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403018:	b942      	cbnz	r2, 40302c <quorem+0x118>
  40301a:	3b08      	subs	r3, #8
  40301c:	e002      	b.n	403024 <quorem+0x110>
  40301e:	681a      	ldr	r2, [r3, #0]
  403020:	3b04      	subs	r3, #4
  403022:	b91a      	cbnz	r2, 40302c <quorem+0x118>
  403024:	459b      	cmp	fp, r3
  403026:	f108 38ff 	add.w	r8, r8, #4294967295
  40302a:	d3f8      	bcc.n	40301e <quorem+0x10a>
  40302c:	f8c4 8010 	str.w	r8, [r4, #16]
  403030:	4648      	mov	r0, r9
  403032:	b003      	add	sp, #12
  403034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403038:	2000      	movs	r0, #0
  40303a:	4770      	bx	lr
  40303c:	0000      	movs	r0, r0
	...

00403040 <_dtoa_r>:
  403040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403044:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403046:	b09b      	sub	sp, #108	; 0x6c
  403048:	4604      	mov	r4, r0
  40304a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40304c:	4692      	mov	sl, r2
  40304e:	469b      	mov	fp, r3
  403050:	b141      	cbz	r1, 403064 <_dtoa_r+0x24>
  403052:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403054:	604a      	str	r2, [r1, #4]
  403056:	2301      	movs	r3, #1
  403058:	4093      	lsls	r3, r2
  40305a:	608b      	str	r3, [r1, #8]
  40305c:	f001 fb14 	bl	404688 <_Bfree>
  403060:	2300      	movs	r3, #0
  403062:	6423      	str	r3, [r4, #64]	; 0x40
  403064:	f1bb 0f00 	cmp.w	fp, #0
  403068:	465d      	mov	r5, fp
  40306a:	db35      	blt.n	4030d8 <_dtoa_r+0x98>
  40306c:	2300      	movs	r3, #0
  40306e:	6033      	str	r3, [r6, #0]
  403070:	4b9d      	ldr	r3, [pc, #628]	; (4032e8 <_dtoa_r+0x2a8>)
  403072:	43ab      	bics	r3, r5
  403074:	d015      	beq.n	4030a2 <_dtoa_r+0x62>
  403076:	4650      	mov	r0, sl
  403078:	4659      	mov	r1, fp
  40307a:	2200      	movs	r2, #0
  40307c:	2300      	movs	r3, #0
  40307e:	f002 ff01 	bl	405e84 <__aeabi_dcmpeq>
  403082:	4680      	mov	r8, r0
  403084:	2800      	cmp	r0, #0
  403086:	d02d      	beq.n	4030e4 <_dtoa_r+0xa4>
  403088:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40308a:	2301      	movs	r3, #1
  40308c:	6013      	str	r3, [r2, #0]
  40308e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403090:	2b00      	cmp	r3, #0
  403092:	f000 80bd 	beq.w	403210 <_dtoa_r+0x1d0>
  403096:	4895      	ldr	r0, [pc, #596]	; (4032ec <_dtoa_r+0x2ac>)
  403098:	6018      	str	r0, [r3, #0]
  40309a:	3801      	subs	r0, #1
  40309c:	b01b      	add	sp, #108	; 0x6c
  40309e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030a2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4030a4:	f242 730f 	movw	r3, #9999	; 0x270f
  4030a8:	6013      	str	r3, [r2, #0]
  4030aa:	f1ba 0f00 	cmp.w	sl, #0
  4030ae:	d10d      	bne.n	4030cc <_dtoa_r+0x8c>
  4030b0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4030b4:	b955      	cbnz	r5, 4030cc <_dtoa_r+0x8c>
  4030b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4030b8:	488d      	ldr	r0, [pc, #564]	; (4032f0 <_dtoa_r+0x2b0>)
  4030ba:	2b00      	cmp	r3, #0
  4030bc:	d0ee      	beq.n	40309c <_dtoa_r+0x5c>
  4030be:	f100 0308 	add.w	r3, r0, #8
  4030c2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4030c4:	6013      	str	r3, [r2, #0]
  4030c6:	b01b      	add	sp, #108	; 0x6c
  4030c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4030ce:	4889      	ldr	r0, [pc, #548]	; (4032f4 <_dtoa_r+0x2b4>)
  4030d0:	2b00      	cmp	r3, #0
  4030d2:	d0e3      	beq.n	40309c <_dtoa_r+0x5c>
  4030d4:	1cc3      	adds	r3, r0, #3
  4030d6:	e7f4      	b.n	4030c2 <_dtoa_r+0x82>
  4030d8:	2301      	movs	r3, #1
  4030da:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4030de:	6033      	str	r3, [r6, #0]
  4030e0:	46ab      	mov	fp, r5
  4030e2:	e7c5      	b.n	403070 <_dtoa_r+0x30>
  4030e4:	aa18      	add	r2, sp, #96	; 0x60
  4030e6:	ab19      	add	r3, sp, #100	; 0x64
  4030e8:	9201      	str	r2, [sp, #4]
  4030ea:	9300      	str	r3, [sp, #0]
  4030ec:	4652      	mov	r2, sl
  4030ee:	465b      	mov	r3, fp
  4030f0:	4620      	mov	r0, r4
  4030f2:	f001 fd41 	bl	404b78 <__d2b>
  4030f6:	0d2b      	lsrs	r3, r5, #20
  4030f8:	4681      	mov	r9, r0
  4030fa:	d071      	beq.n	4031e0 <_dtoa_r+0x1a0>
  4030fc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403100:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403104:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403106:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40310a:	4650      	mov	r0, sl
  40310c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403110:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403114:	2200      	movs	r2, #0
  403116:	4b78      	ldr	r3, [pc, #480]	; (4032f8 <_dtoa_r+0x2b8>)
  403118:	f002 fa98 	bl	40564c <__aeabi_dsub>
  40311c:	a36c      	add	r3, pc, #432	; (adr r3, 4032d0 <_dtoa_r+0x290>)
  40311e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403122:	f002 fc47 	bl	4059b4 <__aeabi_dmul>
  403126:	a36c      	add	r3, pc, #432	; (adr r3, 4032d8 <_dtoa_r+0x298>)
  403128:	e9d3 2300 	ldrd	r2, r3, [r3]
  40312c:	f002 fa90 	bl	405650 <__adddf3>
  403130:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403134:	4630      	mov	r0, r6
  403136:	f002 fbd7 	bl	4058e8 <__aeabi_i2d>
  40313a:	a369      	add	r3, pc, #420	; (adr r3, 4032e0 <_dtoa_r+0x2a0>)
  40313c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403140:	f002 fc38 	bl	4059b4 <__aeabi_dmul>
  403144:	4602      	mov	r2, r0
  403146:	460b      	mov	r3, r1
  403148:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40314c:	f002 fa80 	bl	405650 <__adddf3>
  403150:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403154:	f002 fede 	bl	405f14 <__aeabi_d2iz>
  403158:	2200      	movs	r2, #0
  40315a:	9002      	str	r0, [sp, #8]
  40315c:	2300      	movs	r3, #0
  40315e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403162:	f002 fe99 	bl	405e98 <__aeabi_dcmplt>
  403166:	2800      	cmp	r0, #0
  403168:	f040 8173 	bne.w	403452 <_dtoa_r+0x412>
  40316c:	9d02      	ldr	r5, [sp, #8]
  40316e:	2d16      	cmp	r5, #22
  403170:	f200 815d 	bhi.w	40342e <_dtoa_r+0x3ee>
  403174:	4b61      	ldr	r3, [pc, #388]	; (4032fc <_dtoa_r+0x2bc>)
  403176:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40317a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40317e:	4652      	mov	r2, sl
  403180:	465b      	mov	r3, fp
  403182:	f002 fea7 	bl	405ed4 <__aeabi_dcmpgt>
  403186:	2800      	cmp	r0, #0
  403188:	f000 81c5 	beq.w	403516 <_dtoa_r+0x4d6>
  40318c:	1e6b      	subs	r3, r5, #1
  40318e:	9302      	str	r3, [sp, #8]
  403190:	2300      	movs	r3, #0
  403192:	930e      	str	r3, [sp, #56]	; 0x38
  403194:	1bbf      	subs	r7, r7, r6
  403196:	1e7b      	subs	r3, r7, #1
  403198:	9306      	str	r3, [sp, #24]
  40319a:	f100 8154 	bmi.w	403446 <_dtoa_r+0x406>
  40319e:	2300      	movs	r3, #0
  4031a0:	9308      	str	r3, [sp, #32]
  4031a2:	9b02      	ldr	r3, [sp, #8]
  4031a4:	2b00      	cmp	r3, #0
  4031a6:	f2c0 8145 	blt.w	403434 <_dtoa_r+0x3f4>
  4031aa:	9a06      	ldr	r2, [sp, #24]
  4031ac:	930d      	str	r3, [sp, #52]	; 0x34
  4031ae:	4611      	mov	r1, r2
  4031b0:	4419      	add	r1, r3
  4031b2:	2300      	movs	r3, #0
  4031b4:	9106      	str	r1, [sp, #24]
  4031b6:	930c      	str	r3, [sp, #48]	; 0x30
  4031b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4031ba:	2b09      	cmp	r3, #9
  4031bc:	d82a      	bhi.n	403214 <_dtoa_r+0x1d4>
  4031be:	2b05      	cmp	r3, #5
  4031c0:	f340 865b 	ble.w	403e7a <_dtoa_r+0xe3a>
  4031c4:	3b04      	subs	r3, #4
  4031c6:	9324      	str	r3, [sp, #144]	; 0x90
  4031c8:	2500      	movs	r5, #0
  4031ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4031cc:	3b02      	subs	r3, #2
  4031ce:	2b03      	cmp	r3, #3
  4031d0:	f200 8642 	bhi.w	403e58 <_dtoa_r+0xe18>
  4031d4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4031d8:	02c903d4 	.word	0x02c903d4
  4031dc:	046103df 	.word	0x046103df
  4031e0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4031e2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4031e4:	443e      	add	r6, r7
  4031e6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4031ea:	2b20      	cmp	r3, #32
  4031ec:	f340 818e 	ble.w	40350c <_dtoa_r+0x4cc>
  4031f0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4031f4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4031f8:	409d      	lsls	r5, r3
  4031fa:	fa2a f000 	lsr.w	r0, sl, r0
  4031fe:	4328      	orrs	r0, r5
  403200:	f002 fb62 	bl	4058c8 <__aeabi_ui2d>
  403204:	2301      	movs	r3, #1
  403206:	3e01      	subs	r6, #1
  403208:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40320c:	9314      	str	r3, [sp, #80]	; 0x50
  40320e:	e781      	b.n	403114 <_dtoa_r+0xd4>
  403210:	483b      	ldr	r0, [pc, #236]	; (403300 <_dtoa_r+0x2c0>)
  403212:	e743      	b.n	40309c <_dtoa_r+0x5c>
  403214:	2100      	movs	r1, #0
  403216:	6461      	str	r1, [r4, #68]	; 0x44
  403218:	4620      	mov	r0, r4
  40321a:	9125      	str	r1, [sp, #148]	; 0x94
  40321c:	f001 fa0e 	bl	40463c <_Balloc>
  403220:	f04f 33ff 	mov.w	r3, #4294967295
  403224:	930a      	str	r3, [sp, #40]	; 0x28
  403226:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403228:	930f      	str	r3, [sp, #60]	; 0x3c
  40322a:	2301      	movs	r3, #1
  40322c:	9004      	str	r0, [sp, #16]
  40322e:	6420      	str	r0, [r4, #64]	; 0x40
  403230:	9224      	str	r2, [sp, #144]	; 0x90
  403232:	930b      	str	r3, [sp, #44]	; 0x2c
  403234:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403236:	2b00      	cmp	r3, #0
  403238:	f2c0 80d9 	blt.w	4033ee <_dtoa_r+0x3ae>
  40323c:	9a02      	ldr	r2, [sp, #8]
  40323e:	2a0e      	cmp	r2, #14
  403240:	f300 80d5 	bgt.w	4033ee <_dtoa_r+0x3ae>
  403244:	4b2d      	ldr	r3, [pc, #180]	; (4032fc <_dtoa_r+0x2bc>)
  403246:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40324a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40324e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403252:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403254:	2b00      	cmp	r3, #0
  403256:	f2c0 83ba 	blt.w	4039ce <_dtoa_r+0x98e>
  40325a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40325e:	4650      	mov	r0, sl
  403260:	462a      	mov	r2, r5
  403262:	4633      	mov	r3, r6
  403264:	4659      	mov	r1, fp
  403266:	f002 fccf 	bl	405c08 <__aeabi_ddiv>
  40326a:	f002 fe53 	bl	405f14 <__aeabi_d2iz>
  40326e:	4680      	mov	r8, r0
  403270:	f002 fb3a 	bl	4058e8 <__aeabi_i2d>
  403274:	462a      	mov	r2, r5
  403276:	4633      	mov	r3, r6
  403278:	f002 fb9c 	bl	4059b4 <__aeabi_dmul>
  40327c:	460b      	mov	r3, r1
  40327e:	4602      	mov	r2, r0
  403280:	4659      	mov	r1, fp
  403282:	4650      	mov	r0, sl
  403284:	f002 f9e2 	bl	40564c <__aeabi_dsub>
  403288:	9d04      	ldr	r5, [sp, #16]
  40328a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40328e:	702b      	strb	r3, [r5, #0]
  403290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403292:	2b01      	cmp	r3, #1
  403294:	4606      	mov	r6, r0
  403296:	460f      	mov	r7, r1
  403298:	f105 0501 	add.w	r5, r5, #1
  40329c:	d068      	beq.n	403370 <_dtoa_r+0x330>
  40329e:	2200      	movs	r2, #0
  4032a0:	4b18      	ldr	r3, [pc, #96]	; (403304 <_dtoa_r+0x2c4>)
  4032a2:	f002 fb87 	bl	4059b4 <__aeabi_dmul>
  4032a6:	2200      	movs	r2, #0
  4032a8:	2300      	movs	r3, #0
  4032aa:	4606      	mov	r6, r0
  4032ac:	460f      	mov	r7, r1
  4032ae:	f002 fde9 	bl	405e84 <__aeabi_dcmpeq>
  4032b2:	2800      	cmp	r0, #0
  4032b4:	f040 8088 	bne.w	4033c8 <_dtoa_r+0x388>
  4032b8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4032bc:	f04f 0a00 	mov.w	sl, #0
  4032c0:	f8df b040 	ldr.w	fp, [pc, #64]	; 403304 <_dtoa_r+0x2c4>
  4032c4:	940c      	str	r4, [sp, #48]	; 0x30
  4032c6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4032ca:	e028      	b.n	40331e <_dtoa_r+0x2de>
  4032cc:	f3af 8000 	nop.w
  4032d0:	636f4361 	.word	0x636f4361
  4032d4:	3fd287a7 	.word	0x3fd287a7
  4032d8:	8b60c8b3 	.word	0x8b60c8b3
  4032dc:	3fc68a28 	.word	0x3fc68a28
  4032e0:	509f79fb 	.word	0x509f79fb
  4032e4:	3fd34413 	.word	0x3fd34413
  4032e8:	7ff00000 	.word	0x7ff00000
  4032ec:	00406ab5 	.word	0x00406ab5
  4032f0:	00406ad8 	.word	0x00406ad8
  4032f4:	00406ae4 	.word	0x00406ae4
  4032f8:	3ff80000 	.word	0x3ff80000
  4032fc:	00406b10 	.word	0x00406b10
  403300:	00406ab4 	.word	0x00406ab4
  403304:	40240000 	.word	0x40240000
  403308:	f002 fb54 	bl	4059b4 <__aeabi_dmul>
  40330c:	2200      	movs	r2, #0
  40330e:	2300      	movs	r3, #0
  403310:	4606      	mov	r6, r0
  403312:	460f      	mov	r7, r1
  403314:	f002 fdb6 	bl	405e84 <__aeabi_dcmpeq>
  403318:	2800      	cmp	r0, #0
  40331a:	f040 83c1 	bne.w	403aa0 <_dtoa_r+0xa60>
  40331e:	4642      	mov	r2, r8
  403320:	464b      	mov	r3, r9
  403322:	4630      	mov	r0, r6
  403324:	4639      	mov	r1, r7
  403326:	f002 fc6f 	bl	405c08 <__aeabi_ddiv>
  40332a:	f002 fdf3 	bl	405f14 <__aeabi_d2iz>
  40332e:	4604      	mov	r4, r0
  403330:	f002 fada 	bl	4058e8 <__aeabi_i2d>
  403334:	4642      	mov	r2, r8
  403336:	464b      	mov	r3, r9
  403338:	f002 fb3c 	bl	4059b4 <__aeabi_dmul>
  40333c:	4602      	mov	r2, r0
  40333e:	460b      	mov	r3, r1
  403340:	4630      	mov	r0, r6
  403342:	4639      	mov	r1, r7
  403344:	f002 f982 	bl	40564c <__aeabi_dsub>
  403348:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40334c:	9e04      	ldr	r6, [sp, #16]
  40334e:	f805 eb01 	strb.w	lr, [r5], #1
  403352:	eba5 0e06 	sub.w	lr, r5, r6
  403356:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403358:	45b6      	cmp	lr, r6
  40335a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40335e:	4652      	mov	r2, sl
  403360:	465b      	mov	r3, fp
  403362:	d1d1      	bne.n	403308 <_dtoa_r+0x2c8>
  403364:	46a0      	mov	r8, r4
  403366:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40336a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40336c:	4606      	mov	r6, r0
  40336e:	460f      	mov	r7, r1
  403370:	4632      	mov	r2, r6
  403372:	463b      	mov	r3, r7
  403374:	4630      	mov	r0, r6
  403376:	4639      	mov	r1, r7
  403378:	f002 f96a 	bl	405650 <__adddf3>
  40337c:	4606      	mov	r6, r0
  40337e:	460f      	mov	r7, r1
  403380:	4602      	mov	r2, r0
  403382:	460b      	mov	r3, r1
  403384:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403388:	f002 fd86 	bl	405e98 <__aeabi_dcmplt>
  40338c:	b948      	cbnz	r0, 4033a2 <_dtoa_r+0x362>
  40338e:	4632      	mov	r2, r6
  403390:	463b      	mov	r3, r7
  403392:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403396:	f002 fd75 	bl	405e84 <__aeabi_dcmpeq>
  40339a:	b1a8      	cbz	r0, 4033c8 <_dtoa_r+0x388>
  40339c:	f018 0f01 	tst.w	r8, #1
  4033a0:	d012      	beq.n	4033c8 <_dtoa_r+0x388>
  4033a2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4033a6:	9a04      	ldr	r2, [sp, #16]
  4033a8:	1e6b      	subs	r3, r5, #1
  4033aa:	e004      	b.n	4033b6 <_dtoa_r+0x376>
  4033ac:	429a      	cmp	r2, r3
  4033ae:	f000 8401 	beq.w	403bb4 <_dtoa_r+0xb74>
  4033b2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4033b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4033ba:	f103 0501 	add.w	r5, r3, #1
  4033be:	d0f5      	beq.n	4033ac <_dtoa_r+0x36c>
  4033c0:	f108 0801 	add.w	r8, r8, #1
  4033c4:	f883 8000 	strb.w	r8, [r3]
  4033c8:	4649      	mov	r1, r9
  4033ca:	4620      	mov	r0, r4
  4033cc:	f001 f95c 	bl	404688 <_Bfree>
  4033d0:	2200      	movs	r2, #0
  4033d2:	9b02      	ldr	r3, [sp, #8]
  4033d4:	702a      	strb	r2, [r5, #0]
  4033d6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4033d8:	3301      	adds	r3, #1
  4033da:	6013      	str	r3, [r2, #0]
  4033dc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4033de:	2b00      	cmp	r3, #0
  4033e0:	f000 839e 	beq.w	403b20 <_dtoa_r+0xae0>
  4033e4:	9804      	ldr	r0, [sp, #16]
  4033e6:	601d      	str	r5, [r3, #0]
  4033e8:	b01b      	add	sp, #108	; 0x6c
  4033ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4033f0:	2a00      	cmp	r2, #0
  4033f2:	d03e      	beq.n	403472 <_dtoa_r+0x432>
  4033f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4033f6:	2a01      	cmp	r2, #1
  4033f8:	f340 8311 	ble.w	403a1e <_dtoa_r+0x9de>
  4033fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403400:	1e5f      	subs	r7, r3, #1
  403402:	42ba      	cmp	r2, r7
  403404:	f2c0 838f 	blt.w	403b26 <_dtoa_r+0xae6>
  403408:	1bd7      	subs	r7, r2, r7
  40340a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40340c:	2b00      	cmp	r3, #0
  40340e:	f2c0 848b 	blt.w	403d28 <_dtoa_r+0xce8>
  403412:	9d08      	ldr	r5, [sp, #32]
  403414:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403416:	9a08      	ldr	r2, [sp, #32]
  403418:	441a      	add	r2, r3
  40341a:	9208      	str	r2, [sp, #32]
  40341c:	9a06      	ldr	r2, [sp, #24]
  40341e:	2101      	movs	r1, #1
  403420:	441a      	add	r2, r3
  403422:	4620      	mov	r0, r4
  403424:	9206      	str	r2, [sp, #24]
  403426:	f001 f9c9 	bl	4047bc <__i2b>
  40342a:	4606      	mov	r6, r0
  40342c:	e024      	b.n	403478 <_dtoa_r+0x438>
  40342e:	2301      	movs	r3, #1
  403430:	930e      	str	r3, [sp, #56]	; 0x38
  403432:	e6af      	b.n	403194 <_dtoa_r+0x154>
  403434:	9a08      	ldr	r2, [sp, #32]
  403436:	9b02      	ldr	r3, [sp, #8]
  403438:	1ad2      	subs	r2, r2, r3
  40343a:	425b      	negs	r3, r3
  40343c:	930c      	str	r3, [sp, #48]	; 0x30
  40343e:	2300      	movs	r3, #0
  403440:	9208      	str	r2, [sp, #32]
  403442:	930d      	str	r3, [sp, #52]	; 0x34
  403444:	e6b8      	b.n	4031b8 <_dtoa_r+0x178>
  403446:	f1c7 0301 	rsb	r3, r7, #1
  40344a:	9308      	str	r3, [sp, #32]
  40344c:	2300      	movs	r3, #0
  40344e:	9306      	str	r3, [sp, #24]
  403450:	e6a7      	b.n	4031a2 <_dtoa_r+0x162>
  403452:	9d02      	ldr	r5, [sp, #8]
  403454:	4628      	mov	r0, r5
  403456:	f002 fa47 	bl	4058e8 <__aeabi_i2d>
  40345a:	4602      	mov	r2, r0
  40345c:	460b      	mov	r3, r1
  40345e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403462:	f002 fd0f 	bl	405e84 <__aeabi_dcmpeq>
  403466:	2800      	cmp	r0, #0
  403468:	f47f ae80 	bne.w	40316c <_dtoa_r+0x12c>
  40346c:	1e6b      	subs	r3, r5, #1
  40346e:	9302      	str	r3, [sp, #8]
  403470:	e67c      	b.n	40316c <_dtoa_r+0x12c>
  403472:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403474:	9d08      	ldr	r5, [sp, #32]
  403476:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403478:	2d00      	cmp	r5, #0
  40347a:	dd0c      	ble.n	403496 <_dtoa_r+0x456>
  40347c:	9906      	ldr	r1, [sp, #24]
  40347e:	2900      	cmp	r1, #0
  403480:	460b      	mov	r3, r1
  403482:	dd08      	ble.n	403496 <_dtoa_r+0x456>
  403484:	42a9      	cmp	r1, r5
  403486:	9a08      	ldr	r2, [sp, #32]
  403488:	bfa8      	it	ge
  40348a:	462b      	movge	r3, r5
  40348c:	1ad2      	subs	r2, r2, r3
  40348e:	1aed      	subs	r5, r5, r3
  403490:	1acb      	subs	r3, r1, r3
  403492:	9208      	str	r2, [sp, #32]
  403494:	9306      	str	r3, [sp, #24]
  403496:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403498:	b1d3      	cbz	r3, 4034d0 <_dtoa_r+0x490>
  40349a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40349c:	2b00      	cmp	r3, #0
  40349e:	f000 82b7 	beq.w	403a10 <_dtoa_r+0x9d0>
  4034a2:	2f00      	cmp	r7, #0
  4034a4:	dd10      	ble.n	4034c8 <_dtoa_r+0x488>
  4034a6:	4631      	mov	r1, r6
  4034a8:	463a      	mov	r2, r7
  4034aa:	4620      	mov	r0, r4
  4034ac:	f001 fa22 	bl	4048f4 <__pow5mult>
  4034b0:	464a      	mov	r2, r9
  4034b2:	4601      	mov	r1, r0
  4034b4:	4606      	mov	r6, r0
  4034b6:	4620      	mov	r0, r4
  4034b8:	f001 f98a 	bl	4047d0 <__multiply>
  4034bc:	4649      	mov	r1, r9
  4034be:	4680      	mov	r8, r0
  4034c0:	4620      	mov	r0, r4
  4034c2:	f001 f8e1 	bl	404688 <_Bfree>
  4034c6:	46c1      	mov	r9, r8
  4034c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4034ca:	1bda      	subs	r2, r3, r7
  4034cc:	f040 82a1 	bne.w	403a12 <_dtoa_r+0x9d2>
  4034d0:	2101      	movs	r1, #1
  4034d2:	4620      	mov	r0, r4
  4034d4:	f001 f972 	bl	4047bc <__i2b>
  4034d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4034da:	2b00      	cmp	r3, #0
  4034dc:	4680      	mov	r8, r0
  4034de:	dd1c      	ble.n	40351a <_dtoa_r+0x4da>
  4034e0:	4601      	mov	r1, r0
  4034e2:	461a      	mov	r2, r3
  4034e4:	4620      	mov	r0, r4
  4034e6:	f001 fa05 	bl	4048f4 <__pow5mult>
  4034ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034ec:	2b01      	cmp	r3, #1
  4034ee:	4680      	mov	r8, r0
  4034f0:	f340 8254 	ble.w	40399c <_dtoa_r+0x95c>
  4034f4:	2300      	movs	r3, #0
  4034f6:	930c      	str	r3, [sp, #48]	; 0x30
  4034f8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4034fc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403500:	6918      	ldr	r0, [r3, #16]
  403502:	f001 f90b 	bl	40471c <__hi0bits>
  403506:	f1c0 0020 	rsb	r0, r0, #32
  40350a:	e010      	b.n	40352e <_dtoa_r+0x4ee>
  40350c:	f1c3 0520 	rsb	r5, r3, #32
  403510:	fa0a f005 	lsl.w	r0, sl, r5
  403514:	e674      	b.n	403200 <_dtoa_r+0x1c0>
  403516:	900e      	str	r0, [sp, #56]	; 0x38
  403518:	e63c      	b.n	403194 <_dtoa_r+0x154>
  40351a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40351c:	2b01      	cmp	r3, #1
  40351e:	f340 8287 	ble.w	403a30 <_dtoa_r+0x9f0>
  403522:	2300      	movs	r3, #0
  403524:	930c      	str	r3, [sp, #48]	; 0x30
  403526:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403528:	2001      	movs	r0, #1
  40352a:	2b00      	cmp	r3, #0
  40352c:	d1e4      	bne.n	4034f8 <_dtoa_r+0x4b8>
  40352e:	9a06      	ldr	r2, [sp, #24]
  403530:	4410      	add	r0, r2
  403532:	f010 001f 	ands.w	r0, r0, #31
  403536:	f000 80a1 	beq.w	40367c <_dtoa_r+0x63c>
  40353a:	f1c0 0320 	rsb	r3, r0, #32
  40353e:	2b04      	cmp	r3, #4
  403540:	f340 849e 	ble.w	403e80 <_dtoa_r+0xe40>
  403544:	9b08      	ldr	r3, [sp, #32]
  403546:	f1c0 001c 	rsb	r0, r0, #28
  40354a:	4403      	add	r3, r0
  40354c:	9308      	str	r3, [sp, #32]
  40354e:	4613      	mov	r3, r2
  403550:	4403      	add	r3, r0
  403552:	4405      	add	r5, r0
  403554:	9306      	str	r3, [sp, #24]
  403556:	9b08      	ldr	r3, [sp, #32]
  403558:	2b00      	cmp	r3, #0
  40355a:	dd05      	ble.n	403568 <_dtoa_r+0x528>
  40355c:	4649      	mov	r1, r9
  40355e:	461a      	mov	r2, r3
  403560:	4620      	mov	r0, r4
  403562:	f001 fa17 	bl	404994 <__lshift>
  403566:	4681      	mov	r9, r0
  403568:	9b06      	ldr	r3, [sp, #24]
  40356a:	2b00      	cmp	r3, #0
  40356c:	dd05      	ble.n	40357a <_dtoa_r+0x53a>
  40356e:	4641      	mov	r1, r8
  403570:	461a      	mov	r2, r3
  403572:	4620      	mov	r0, r4
  403574:	f001 fa0e 	bl	404994 <__lshift>
  403578:	4680      	mov	r8, r0
  40357a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40357c:	2b00      	cmp	r3, #0
  40357e:	f040 8086 	bne.w	40368e <_dtoa_r+0x64e>
  403582:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403584:	2b00      	cmp	r3, #0
  403586:	f340 8266 	ble.w	403a56 <_dtoa_r+0xa16>
  40358a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40358c:	2b00      	cmp	r3, #0
  40358e:	f000 8098 	beq.w	4036c2 <_dtoa_r+0x682>
  403592:	2d00      	cmp	r5, #0
  403594:	dd05      	ble.n	4035a2 <_dtoa_r+0x562>
  403596:	4631      	mov	r1, r6
  403598:	462a      	mov	r2, r5
  40359a:	4620      	mov	r0, r4
  40359c:	f001 f9fa 	bl	404994 <__lshift>
  4035a0:	4606      	mov	r6, r0
  4035a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4035a4:	2b00      	cmp	r3, #0
  4035a6:	f040 8337 	bne.w	403c18 <_dtoa_r+0xbd8>
  4035aa:	9606      	str	r6, [sp, #24]
  4035ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035ae:	9a04      	ldr	r2, [sp, #16]
  4035b0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4035b4:	3b01      	subs	r3, #1
  4035b6:	18d3      	adds	r3, r2, r3
  4035b8:	930b      	str	r3, [sp, #44]	; 0x2c
  4035ba:	f00a 0301 	and.w	r3, sl, #1
  4035be:	930c      	str	r3, [sp, #48]	; 0x30
  4035c0:	4617      	mov	r7, r2
  4035c2:	46c2      	mov	sl, r8
  4035c4:	4651      	mov	r1, sl
  4035c6:	4648      	mov	r0, r9
  4035c8:	f7ff fca4 	bl	402f14 <quorem>
  4035cc:	4631      	mov	r1, r6
  4035ce:	4605      	mov	r5, r0
  4035d0:	4648      	mov	r0, r9
  4035d2:	f001 fa31 	bl	404a38 <__mcmp>
  4035d6:	465a      	mov	r2, fp
  4035d8:	900a      	str	r0, [sp, #40]	; 0x28
  4035da:	4651      	mov	r1, sl
  4035dc:	4620      	mov	r0, r4
  4035de:	f001 fa47 	bl	404a70 <__mdiff>
  4035e2:	68c2      	ldr	r2, [r0, #12]
  4035e4:	4680      	mov	r8, r0
  4035e6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4035ea:	2a00      	cmp	r2, #0
  4035ec:	f040 822b 	bne.w	403a46 <_dtoa_r+0xa06>
  4035f0:	4601      	mov	r1, r0
  4035f2:	4648      	mov	r0, r9
  4035f4:	9308      	str	r3, [sp, #32]
  4035f6:	f001 fa1f 	bl	404a38 <__mcmp>
  4035fa:	4641      	mov	r1, r8
  4035fc:	9006      	str	r0, [sp, #24]
  4035fe:	4620      	mov	r0, r4
  403600:	f001 f842 	bl	404688 <_Bfree>
  403604:	9a06      	ldr	r2, [sp, #24]
  403606:	9b08      	ldr	r3, [sp, #32]
  403608:	b932      	cbnz	r2, 403618 <_dtoa_r+0x5d8>
  40360a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40360c:	b921      	cbnz	r1, 403618 <_dtoa_r+0x5d8>
  40360e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403610:	2a00      	cmp	r2, #0
  403612:	f000 83ef 	beq.w	403df4 <_dtoa_r+0xdb4>
  403616:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403618:	990a      	ldr	r1, [sp, #40]	; 0x28
  40361a:	2900      	cmp	r1, #0
  40361c:	f2c0 829f 	blt.w	403b5e <_dtoa_r+0xb1e>
  403620:	d105      	bne.n	40362e <_dtoa_r+0x5ee>
  403622:	9924      	ldr	r1, [sp, #144]	; 0x90
  403624:	b919      	cbnz	r1, 40362e <_dtoa_r+0x5ee>
  403626:	990c      	ldr	r1, [sp, #48]	; 0x30
  403628:	2900      	cmp	r1, #0
  40362a:	f000 8298 	beq.w	403b5e <_dtoa_r+0xb1e>
  40362e:	2a00      	cmp	r2, #0
  403630:	f300 8306 	bgt.w	403c40 <_dtoa_r+0xc00>
  403634:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403636:	703b      	strb	r3, [r7, #0]
  403638:	f107 0801 	add.w	r8, r7, #1
  40363c:	4297      	cmp	r7, r2
  40363e:	4645      	mov	r5, r8
  403640:	f000 830c 	beq.w	403c5c <_dtoa_r+0xc1c>
  403644:	4649      	mov	r1, r9
  403646:	2300      	movs	r3, #0
  403648:	220a      	movs	r2, #10
  40364a:	4620      	mov	r0, r4
  40364c:	f001 f826 	bl	40469c <__multadd>
  403650:	455e      	cmp	r6, fp
  403652:	4681      	mov	r9, r0
  403654:	4631      	mov	r1, r6
  403656:	f04f 0300 	mov.w	r3, #0
  40365a:	f04f 020a 	mov.w	r2, #10
  40365e:	4620      	mov	r0, r4
  403660:	f000 81eb 	beq.w	403a3a <_dtoa_r+0x9fa>
  403664:	f001 f81a 	bl	40469c <__multadd>
  403668:	4659      	mov	r1, fp
  40366a:	4606      	mov	r6, r0
  40366c:	2300      	movs	r3, #0
  40366e:	220a      	movs	r2, #10
  403670:	4620      	mov	r0, r4
  403672:	f001 f813 	bl	40469c <__multadd>
  403676:	4647      	mov	r7, r8
  403678:	4683      	mov	fp, r0
  40367a:	e7a3      	b.n	4035c4 <_dtoa_r+0x584>
  40367c:	201c      	movs	r0, #28
  40367e:	9b08      	ldr	r3, [sp, #32]
  403680:	4403      	add	r3, r0
  403682:	9308      	str	r3, [sp, #32]
  403684:	9b06      	ldr	r3, [sp, #24]
  403686:	4403      	add	r3, r0
  403688:	4405      	add	r5, r0
  40368a:	9306      	str	r3, [sp, #24]
  40368c:	e763      	b.n	403556 <_dtoa_r+0x516>
  40368e:	4641      	mov	r1, r8
  403690:	4648      	mov	r0, r9
  403692:	f001 f9d1 	bl	404a38 <__mcmp>
  403696:	2800      	cmp	r0, #0
  403698:	f6bf af73 	bge.w	403582 <_dtoa_r+0x542>
  40369c:	9f02      	ldr	r7, [sp, #8]
  40369e:	4649      	mov	r1, r9
  4036a0:	2300      	movs	r3, #0
  4036a2:	220a      	movs	r2, #10
  4036a4:	4620      	mov	r0, r4
  4036a6:	3f01      	subs	r7, #1
  4036a8:	9702      	str	r7, [sp, #8]
  4036aa:	f000 fff7 	bl	40469c <__multadd>
  4036ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4036b0:	4681      	mov	r9, r0
  4036b2:	2b00      	cmp	r3, #0
  4036b4:	f040 83b6 	bne.w	403e24 <_dtoa_r+0xde4>
  4036b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4036ba:	2b00      	cmp	r3, #0
  4036bc:	f340 83bf 	ble.w	403e3e <_dtoa_r+0xdfe>
  4036c0:	930a      	str	r3, [sp, #40]	; 0x28
  4036c2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4036c6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4036c8:	465d      	mov	r5, fp
  4036ca:	e002      	b.n	4036d2 <_dtoa_r+0x692>
  4036cc:	f000 ffe6 	bl	40469c <__multadd>
  4036d0:	4681      	mov	r9, r0
  4036d2:	4641      	mov	r1, r8
  4036d4:	4648      	mov	r0, r9
  4036d6:	f7ff fc1d 	bl	402f14 <quorem>
  4036da:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4036de:	f805 ab01 	strb.w	sl, [r5], #1
  4036e2:	eba5 030b 	sub.w	r3, r5, fp
  4036e6:	42bb      	cmp	r3, r7
  4036e8:	f04f 020a 	mov.w	r2, #10
  4036ec:	f04f 0300 	mov.w	r3, #0
  4036f0:	4649      	mov	r1, r9
  4036f2:	4620      	mov	r0, r4
  4036f4:	dbea      	blt.n	4036cc <_dtoa_r+0x68c>
  4036f6:	9b04      	ldr	r3, [sp, #16]
  4036f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4036fa:	2a01      	cmp	r2, #1
  4036fc:	bfac      	ite	ge
  4036fe:	189b      	addge	r3, r3, r2
  403700:	3301      	addlt	r3, #1
  403702:	461d      	mov	r5, r3
  403704:	f04f 0b00 	mov.w	fp, #0
  403708:	4649      	mov	r1, r9
  40370a:	2201      	movs	r2, #1
  40370c:	4620      	mov	r0, r4
  40370e:	f001 f941 	bl	404994 <__lshift>
  403712:	4641      	mov	r1, r8
  403714:	4681      	mov	r9, r0
  403716:	f001 f98f 	bl	404a38 <__mcmp>
  40371a:	2800      	cmp	r0, #0
  40371c:	f340 823d 	ble.w	403b9a <_dtoa_r+0xb5a>
  403720:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403724:	9904      	ldr	r1, [sp, #16]
  403726:	1e6b      	subs	r3, r5, #1
  403728:	e004      	b.n	403734 <_dtoa_r+0x6f4>
  40372a:	428b      	cmp	r3, r1
  40372c:	f000 81ae 	beq.w	403a8c <_dtoa_r+0xa4c>
  403730:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403734:	2a39      	cmp	r2, #57	; 0x39
  403736:	f103 0501 	add.w	r5, r3, #1
  40373a:	d0f6      	beq.n	40372a <_dtoa_r+0x6ea>
  40373c:	3201      	adds	r2, #1
  40373e:	701a      	strb	r2, [r3, #0]
  403740:	4641      	mov	r1, r8
  403742:	4620      	mov	r0, r4
  403744:	f000 ffa0 	bl	404688 <_Bfree>
  403748:	2e00      	cmp	r6, #0
  40374a:	f43f ae3d 	beq.w	4033c8 <_dtoa_r+0x388>
  40374e:	f1bb 0f00 	cmp.w	fp, #0
  403752:	d005      	beq.n	403760 <_dtoa_r+0x720>
  403754:	45b3      	cmp	fp, r6
  403756:	d003      	beq.n	403760 <_dtoa_r+0x720>
  403758:	4659      	mov	r1, fp
  40375a:	4620      	mov	r0, r4
  40375c:	f000 ff94 	bl	404688 <_Bfree>
  403760:	4631      	mov	r1, r6
  403762:	4620      	mov	r0, r4
  403764:	f000 ff90 	bl	404688 <_Bfree>
  403768:	e62e      	b.n	4033c8 <_dtoa_r+0x388>
  40376a:	2300      	movs	r3, #0
  40376c:	930b      	str	r3, [sp, #44]	; 0x2c
  40376e:	9b02      	ldr	r3, [sp, #8]
  403770:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403772:	4413      	add	r3, r2
  403774:	930f      	str	r3, [sp, #60]	; 0x3c
  403776:	3301      	adds	r3, #1
  403778:	2b01      	cmp	r3, #1
  40377a:	461f      	mov	r7, r3
  40377c:	461e      	mov	r6, r3
  40377e:	930a      	str	r3, [sp, #40]	; 0x28
  403780:	bfb8      	it	lt
  403782:	2701      	movlt	r7, #1
  403784:	2100      	movs	r1, #0
  403786:	2f17      	cmp	r7, #23
  403788:	6461      	str	r1, [r4, #68]	; 0x44
  40378a:	d90a      	bls.n	4037a2 <_dtoa_r+0x762>
  40378c:	2201      	movs	r2, #1
  40378e:	2304      	movs	r3, #4
  403790:	005b      	lsls	r3, r3, #1
  403792:	f103 0014 	add.w	r0, r3, #20
  403796:	4287      	cmp	r7, r0
  403798:	4611      	mov	r1, r2
  40379a:	f102 0201 	add.w	r2, r2, #1
  40379e:	d2f7      	bcs.n	403790 <_dtoa_r+0x750>
  4037a0:	6461      	str	r1, [r4, #68]	; 0x44
  4037a2:	4620      	mov	r0, r4
  4037a4:	f000 ff4a 	bl	40463c <_Balloc>
  4037a8:	2e0e      	cmp	r6, #14
  4037aa:	9004      	str	r0, [sp, #16]
  4037ac:	6420      	str	r0, [r4, #64]	; 0x40
  4037ae:	f63f ad41 	bhi.w	403234 <_dtoa_r+0x1f4>
  4037b2:	2d00      	cmp	r5, #0
  4037b4:	f43f ad3e 	beq.w	403234 <_dtoa_r+0x1f4>
  4037b8:	9902      	ldr	r1, [sp, #8]
  4037ba:	2900      	cmp	r1, #0
  4037bc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4037c0:	f340 8202 	ble.w	403bc8 <_dtoa_r+0xb88>
  4037c4:	4bb8      	ldr	r3, [pc, #736]	; (403aa8 <_dtoa_r+0xa68>)
  4037c6:	f001 020f 	and.w	r2, r1, #15
  4037ca:	110d      	asrs	r5, r1, #4
  4037cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4037d0:	06e9      	lsls	r1, r5, #27
  4037d2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4037d6:	f140 81ae 	bpl.w	403b36 <_dtoa_r+0xaf6>
  4037da:	4bb4      	ldr	r3, [pc, #720]	; (403aac <_dtoa_r+0xa6c>)
  4037dc:	4650      	mov	r0, sl
  4037de:	4659      	mov	r1, fp
  4037e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4037e4:	f002 fa10 	bl	405c08 <__aeabi_ddiv>
  4037e8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4037ec:	f005 050f 	and.w	r5, r5, #15
  4037f0:	f04f 0a03 	mov.w	sl, #3
  4037f4:	b18d      	cbz	r5, 40381a <_dtoa_r+0x7da>
  4037f6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403aac <_dtoa_r+0xa6c>
  4037fa:	07ea      	lsls	r2, r5, #31
  4037fc:	d509      	bpl.n	403812 <_dtoa_r+0x7d2>
  4037fe:	4630      	mov	r0, r6
  403800:	4639      	mov	r1, r7
  403802:	e9d8 2300 	ldrd	r2, r3, [r8]
  403806:	f002 f8d5 	bl	4059b4 <__aeabi_dmul>
  40380a:	f10a 0a01 	add.w	sl, sl, #1
  40380e:	4606      	mov	r6, r0
  403810:	460f      	mov	r7, r1
  403812:	106d      	asrs	r5, r5, #1
  403814:	f108 0808 	add.w	r8, r8, #8
  403818:	d1ef      	bne.n	4037fa <_dtoa_r+0x7ba>
  40381a:	463b      	mov	r3, r7
  40381c:	4632      	mov	r2, r6
  40381e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403822:	f002 f9f1 	bl	405c08 <__aeabi_ddiv>
  403826:	4607      	mov	r7, r0
  403828:	4688      	mov	r8, r1
  40382a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40382c:	b143      	cbz	r3, 403840 <_dtoa_r+0x800>
  40382e:	2200      	movs	r2, #0
  403830:	4b9f      	ldr	r3, [pc, #636]	; (403ab0 <_dtoa_r+0xa70>)
  403832:	4638      	mov	r0, r7
  403834:	4641      	mov	r1, r8
  403836:	f002 fb2f 	bl	405e98 <__aeabi_dcmplt>
  40383a:	2800      	cmp	r0, #0
  40383c:	f040 8286 	bne.w	403d4c <_dtoa_r+0xd0c>
  403840:	4650      	mov	r0, sl
  403842:	f002 f851 	bl	4058e8 <__aeabi_i2d>
  403846:	463a      	mov	r2, r7
  403848:	4643      	mov	r3, r8
  40384a:	f002 f8b3 	bl	4059b4 <__aeabi_dmul>
  40384e:	4b99      	ldr	r3, [pc, #612]	; (403ab4 <_dtoa_r+0xa74>)
  403850:	2200      	movs	r2, #0
  403852:	f001 fefd 	bl	405650 <__adddf3>
  403856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403858:	4605      	mov	r5, r0
  40385a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40385e:	2b00      	cmp	r3, #0
  403860:	f000 813e 	beq.w	403ae0 <_dtoa_r+0xaa0>
  403864:	9b02      	ldr	r3, [sp, #8]
  403866:	9315      	str	r3, [sp, #84]	; 0x54
  403868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40386a:	9312      	str	r3, [sp, #72]	; 0x48
  40386c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40386e:	2b00      	cmp	r3, #0
  403870:	f000 81fa 	beq.w	403c68 <_dtoa_r+0xc28>
  403874:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403876:	4b8c      	ldr	r3, [pc, #560]	; (403aa8 <_dtoa_r+0xa68>)
  403878:	498f      	ldr	r1, [pc, #572]	; (403ab8 <_dtoa_r+0xa78>)
  40387a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40387e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403882:	2000      	movs	r0, #0
  403884:	f002 f9c0 	bl	405c08 <__aeabi_ddiv>
  403888:	462a      	mov	r2, r5
  40388a:	4633      	mov	r3, r6
  40388c:	f001 fede 	bl	40564c <__aeabi_dsub>
  403890:	4682      	mov	sl, r0
  403892:	468b      	mov	fp, r1
  403894:	4638      	mov	r0, r7
  403896:	4641      	mov	r1, r8
  403898:	f002 fb3c 	bl	405f14 <__aeabi_d2iz>
  40389c:	4605      	mov	r5, r0
  40389e:	f002 f823 	bl	4058e8 <__aeabi_i2d>
  4038a2:	4602      	mov	r2, r0
  4038a4:	460b      	mov	r3, r1
  4038a6:	4638      	mov	r0, r7
  4038a8:	4641      	mov	r1, r8
  4038aa:	f001 fecf 	bl	40564c <__aeabi_dsub>
  4038ae:	3530      	adds	r5, #48	; 0x30
  4038b0:	fa5f f885 	uxtb.w	r8, r5
  4038b4:	9d04      	ldr	r5, [sp, #16]
  4038b6:	4606      	mov	r6, r0
  4038b8:	460f      	mov	r7, r1
  4038ba:	f885 8000 	strb.w	r8, [r5]
  4038be:	4602      	mov	r2, r0
  4038c0:	460b      	mov	r3, r1
  4038c2:	4650      	mov	r0, sl
  4038c4:	4659      	mov	r1, fp
  4038c6:	3501      	adds	r5, #1
  4038c8:	f002 fb04 	bl	405ed4 <__aeabi_dcmpgt>
  4038cc:	2800      	cmp	r0, #0
  4038ce:	d154      	bne.n	40397a <_dtoa_r+0x93a>
  4038d0:	4632      	mov	r2, r6
  4038d2:	463b      	mov	r3, r7
  4038d4:	2000      	movs	r0, #0
  4038d6:	4976      	ldr	r1, [pc, #472]	; (403ab0 <_dtoa_r+0xa70>)
  4038d8:	f001 feb8 	bl	40564c <__aeabi_dsub>
  4038dc:	4602      	mov	r2, r0
  4038de:	460b      	mov	r3, r1
  4038e0:	4650      	mov	r0, sl
  4038e2:	4659      	mov	r1, fp
  4038e4:	f002 faf6 	bl	405ed4 <__aeabi_dcmpgt>
  4038e8:	2800      	cmp	r0, #0
  4038ea:	f040 8270 	bne.w	403dce <_dtoa_r+0xd8e>
  4038ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4038f0:	2a01      	cmp	r2, #1
  4038f2:	f000 8111 	beq.w	403b18 <_dtoa_r+0xad8>
  4038f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4038f8:	9a04      	ldr	r2, [sp, #16]
  4038fa:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4038fe:	4413      	add	r3, r2
  403900:	4699      	mov	r9, r3
  403902:	e00d      	b.n	403920 <_dtoa_r+0x8e0>
  403904:	2000      	movs	r0, #0
  403906:	496a      	ldr	r1, [pc, #424]	; (403ab0 <_dtoa_r+0xa70>)
  403908:	f001 fea0 	bl	40564c <__aeabi_dsub>
  40390c:	4652      	mov	r2, sl
  40390e:	465b      	mov	r3, fp
  403910:	f002 fac2 	bl	405e98 <__aeabi_dcmplt>
  403914:	2800      	cmp	r0, #0
  403916:	f040 8258 	bne.w	403dca <_dtoa_r+0xd8a>
  40391a:	454d      	cmp	r5, r9
  40391c:	f000 80fa 	beq.w	403b14 <_dtoa_r+0xad4>
  403920:	4650      	mov	r0, sl
  403922:	4659      	mov	r1, fp
  403924:	2200      	movs	r2, #0
  403926:	4b65      	ldr	r3, [pc, #404]	; (403abc <_dtoa_r+0xa7c>)
  403928:	f002 f844 	bl	4059b4 <__aeabi_dmul>
  40392c:	2200      	movs	r2, #0
  40392e:	4b63      	ldr	r3, [pc, #396]	; (403abc <_dtoa_r+0xa7c>)
  403930:	4682      	mov	sl, r0
  403932:	468b      	mov	fp, r1
  403934:	4630      	mov	r0, r6
  403936:	4639      	mov	r1, r7
  403938:	f002 f83c 	bl	4059b4 <__aeabi_dmul>
  40393c:	460f      	mov	r7, r1
  40393e:	4606      	mov	r6, r0
  403940:	f002 fae8 	bl	405f14 <__aeabi_d2iz>
  403944:	4680      	mov	r8, r0
  403946:	f001 ffcf 	bl	4058e8 <__aeabi_i2d>
  40394a:	4602      	mov	r2, r0
  40394c:	460b      	mov	r3, r1
  40394e:	4630      	mov	r0, r6
  403950:	4639      	mov	r1, r7
  403952:	f001 fe7b 	bl	40564c <__aeabi_dsub>
  403956:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40395a:	fa5f f888 	uxtb.w	r8, r8
  40395e:	4652      	mov	r2, sl
  403960:	465b      	mov	r3, fp
  403962:	f805 8b01 	strb.w	r8, [r5], #1
  403966:	4606      	mov	r6, r0
  403968:	460f      	mov	r7, r1
  40396a:	f002 fa95 	bl	405e98 <__aeabi_dcmplt>
  40396e:	4632      	mov	r2, r6
  403970:	463b      	mov	r3, r7
  403972:	2800      	cmp	r0, #0
  403974:	d0c6      	beq.n	403904 <_dtoa_r+0x8c4>
  403976:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40397a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40397c:	9302      	str	r3, [sp, #8]
  40397e:	e523      	b.n	4033c8 <_dtoa_r+0x388>
  403980:	2300      	movs	r3, #0
  403982:	930b      	str	r3, [sp, #44]	; 0x2c
  403984:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403986:	2b00      	cmp	r3, #0
  403988:	f340 80dc 	ble.w	403b44 <_dtoa_r+0xb04>
  40398c:	461f      	mov	r7, r3
  40398e:	461e      	mov	r6, r3
  403990:	930f      	str	r3, [sp, #60]	; 0x3c
  403992:	930a      	str	r3, [sp, #40]	; 0x28
  403994:	e6f6      	b.n	403784 <_dtoa_r+0x744>
  403996:	2301      	movs	r3, #1
  403998:	930b      	str	r3, [sp, #44]	; 0x2c
  40399a:	e7f3      	b.n	403984 <_dtoa_r+0x944>
  40399c:	f1ba 0f00 	cmp.w	sl, #0
  4039a0:	f47f ada8 	bne.w	4034f4 <_dtoa_r+0x4b4>
  4039a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4039a8:	2b00      	cmp	r3, #0
  4039aa:	f47f adba 	bne.w	403522 <_dtoa_r+0x4e2>
  4039ae:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4039b2:	0d3f      	lsrs	r7, r7, #20
  4039b4:	053f      	lsls	r7, r7, #20
  4039b6:	2f00      	cmp	r7, #0
  4039b8:	f000 820d 	beq.w	403dd6 <_dtoa_r+0xd96>
  4039bc:	9b08      	ldr	r3, [sp, #32]
  4039be:	3301      	adds	r3, #1
  4039c0:	9308      	str	r3, [sp, #32]
  4039c2:	9b06      	ldr	r3, [sp, #24]
  4039c4:	3301      	adds	r3, #1
  4039c6:	9306      	str	r3, [sp, #24]
  4039c8:	2301      	movs	r3, #1
  4039ca:	930c      	str	r3, [sp, #48]	; 0x30
  4039cc:	e5ab      	b.n	403526 <_dtoa_r+0x4e6>
  4039ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039d0:	2b00      	cmp	r3, #0
  4039d2:	f73f ac42 	bgt.w	40325a <_dtoa_r+0x21a>
  4039d6:	f040 8221 	bne.w	403e1c <_dtoa_r+0xddc>
  4039da:	2200      	movs	r2, #0
  4039dc:	4b38      	ldr	r3, [pc, #224]	; (403ac0 <_dtoa_r+0xa80>)
  4039de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4039e2:	f001 ffe7 	bl	4059b4 <__aeabi_dmul>
  4039e6:	4652      	mov	r2, sl
  4039e8:	465b      	mov	r3, fp
  4039ea:	f002 fa69 	bl	405ec0 <__aeabi_dcmpge>
  4039ee:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4039f2:	4646      	mov	r6, r8
  4039f4:	2800      	cmp	r0, #0
  4039f6:	d041      	beq.n	403a7c <_dtoa_r+0xa3c>
  4039f8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4039fa:	9d04      	ldr	r5, [sp, #16]
  4039fc:	43db      	mvns	r3, r3
  4039fe:	9302      	str	r3, [sp, #8]
  403a00:	4641      	mov	r1, r8
  403a02:	4620      	mov	r0, r4
  403a04:	f000 fe40 	bl	404688 <_Bfree>
  403a08:	2e00      	cmp	r6, #0
  403a0a:	f43f acdd 	beq.w	4033c8 <_dtoa_r+0x388>
  403a0e:	e6a7      	b.n	403760 <_dtoa_r+0x720>
  403a10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403a12:	4649      	mov	r1, r9
  403a14:	4620      	mov	r0, r4
  403a16:	f000 ff6d 	bl	4048f4 <__pow5mult>
  403a1a:	4681      	mov	r9, r0
  403a1c:	e558      	b.n	4034d0 <_dtoa_r+0x490>
  403a1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403a20:	2a00      	cmp	r2, #0
  403a22:	f000 8187 	beq.w	403d34 <_dtoa_r+0xcf4>
  403a26:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403a2a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403a2c:	9d08      	ldr	r5, [sp, #32]
  403a2e:	e4f2      	b.n	403416 <_dtoa_r+0x3d6>
  403a30:	f1ba 0f00 	cmp.w	sl, #0
  403a34:	f47f ad75 	bne.w	403522 <_dtoa_r+0x4e2>
  403a38:	e7b4      	b.n	4039a4 <_dtoa_r+0x964>
  403a3a:	f000 fe2f 	bl	40469c <__multadd>
  403a3e:	4647      	mov	r7, r8
  403a40:	4606      	mov	r6, r0
  403a42:	4683      	mov	fp, r0
  403a44:	e5be      	b.n	4035c4 <_dtoa_r+0x584>
  403a46:	4601      	mov	r1, r0
  403a48:	4620      	mov	r0, r4
  403a4a:	9306      	str	r3, [sp, #24]
  403a4c:	f000 fe1c 	bl	404688 <_Bfree>
  403a50:	2201      	movs	r2, #1
  403a52:	9b06      	ldr	r3, [sp, #24]
  403a54:	e5e0      	b.n	403618 <_dtoa_r+0x5d8>
  403a56:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a58:	2b02      	cmp	r3, #2
  403a5a:	f77f ad96 	ble.w	40358a <_dtoa_r+0x54a>
  403a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a60:	2b00      	cmp	r3, #0
  403a62:	d1c9      	bne.n	4039f8 <_dtoa_r+0x9b8>
  403a64:	4641      	mov	r1, r8
  403a66:	2205      	movs	r2, #5
  403a68:	4620      	mov	r0, r4
  403a6a:	f000 fe17 	bl	40469c <__multadd>
  403a6e:	4601      	mov	r1, r0
  403a70:	4680      	mov	r8, r0
  403a72:	4648      	mov	r0, r9
  403a74:	f000 ffe0 	bl	404a38 <__mcmp>
  403a78:	2800      	cmp	r0, #0
  403a7a:	ddbd      	ble.n	4039f8 <_dtoa_r+0x9b8>
  403a7c:	9a02      	ldr	r2, [sp, #8]
  403a7e:	9904      	ldr	r1, [sp, #16]
  403a80:	2331      	movs	r3, #49	; 0x31
  403a82:	3201      	adds	r2, #1
  403a84:	9202      	str	r2, [sp, #8]
  403a86:	700b      	strb	r3, [r1, #0]
  403a88:	1c4d      	adds	r5, r1, #1
  403a8a:	e7b9      	b.n	403a00 <_dtoa_r+0x9c0>
  403a8c:	9a02      	ldr	r2, [sp, #8]
  403a8e:	3201      	adds	r2, #1
  403a90:	9202      	str	r2, [sp, #8]
  403a92:	9a04      	ldr	r2, [sp, #16]
  403a94:	2331      	movs	r3, #49	; 0x31
  403a96:	7013      	strb	r3, [r2, #0]
  403a98:	e652      	b.n	403740 <_dtoa_r+0x700>
  403a9a:	2301      	movs	r3, #1
  403a9c:	930b      	str	r3, [sp, #44]	; 0x2c
  403a9e:	e666      	b.n	40376e <_dtoa_r+0x72e>
  403aa0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403aa4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403aa6:	e48f      	b.n	4033c8 <_dtoa_r+0x388>
  403aa8:	00406b10 	.word	0x00406b10
  403aac:	00406ae8 	.word	0x00406ae8
  403ab0:	3ff00000 	.word	0x3ff00000
  403ab4:	401c0000 	.word	0x401c0000
  403ab8:	3fe00000 	.word	0x3fe00000
  403abc:	40240000 	.word	0x40240000
  403ac0:	40140000 	.word	0x40140000
  403ac4:	4650      	mov	r0, sl
  403ac6:	f001 ff0f 	bl	4058e8 <__aeabi_i2d>
  403aca:	463a      	mov	r2, r7
  403acc:	4643      	mov	r3, r8
  403ace:	f001 ff71 	bl	4059b4 <__aeabi_dmul>
  403ad2:	2200      	movs	r2, #0
  403ad4:	4bc1      	ldr	r3, [pc, #772]	; (403ddc <_dtoa_r+0xd9c>)
  403ad6:	f001 fdbb 	bl	405650 <__adddf3>
  403ada:	4605      	mov	r5, r0
  403adc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403ae0:	4641      	mov	r1, r8
  403ae2:	2200      	movs	r2, #0
  403ae4:	4bbe      	ldr	r3, [pc, #760]	; (403de0 <_dtoa_r+0xda0>)
  403ae6:	4638      	mov	r0, r7
  403ae8:	f001 fdb0 	bl	40564c <__aeabi_dsub>
  403aec:	462a      	mov	r2, r5
  403aee:	4633      	mov	r3, r6
  403af0:	4682      	mov	sl, r0
  403af2:	468b      	mov	fp, r1
  403af4:	f002 f9ee 	bl	405ed4 <__aeabi_dcmpgt>
  403af8:	4680      	mov	r8, r0
  403afa:	2800      	cmp	r0, #0
  403afc:	f040 8110 	bne.w	403d20 <_dtoa_r+0xce0>
  403b00:	462a      	mov	r2, r5
  403b02:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403b06:	4650      	mov	r0, sl
  403b08:	4659      	mov	r1, fp
  403b0a:	f002 f9c5 	bl	405e98 <__aeabi_dcmplt>
  403b0e:	b118      	cbz	r0, 403b18 <_dtoa_r+0xad8>
  403b10:	4646      	mov	r6, r8
  403b12:	e771      	b.n	4039f8 <_dtoa_r+0x9b8>
  403b14:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403b18:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403b1c:	f7ff bb8a 	b.w	403234 <_dtoa_r+0x1f4>
  403b20:	9804      	ldr	r0, [sp, #16]
  403b22:	f7ff babb 	b.w	40309c <_dtoa_r+0x5c>
  403b26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403b28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403b2a:	970c      	str	r7, [sp, #48]	; 0x30
  403b2c:	1afb      	subs	r3, r7, r3
  403b2e:	441a      	add	r2, r3
  403b30:	920d      	str	r2, [sp, #52]	; 0x34
  403b32:	2700      	movs	r7, #0
  403b34:	e469      	b.n	40340a <_dtoa_r+0x3ca>
  403b36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403b3a:	f04f 0a02 	mov.w	sl, #2
  403b3e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403b42:	e657      	b.n	4037f4 <_dtoa_r+0x7b4>
  403b44:	2100      	movs	r1, #0
  403b46:	2301      	movs	r3, #1
  403b48:	6461      	str	r1, [r4, #68]	; 0x44
  403b4a:	4620      	mov	r0, r4
  403b4c:	9325      	str	r3, [sp, #148]	; 0x94
  403b4e:	f000 fd75 	bl	40463c <_Balloc>
  403b52:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403b54:	9004      	str	r0, [sp, #16]
  403b56:	6420      	str	r0, [r4, #64]	; 0x40
  403b58:	930a      	str	r3, [sp, #40]	; 0x28
  403b5a:	930f      	str	r3, [sp, #60]	; 0x3c
  403b5c:	e629      	b.n	4037b2 <_dtoa_r+0x772>
  403b5e:	2a00      	cmp	r2, #0
  403b60:	46d0      	mov	r8, sl
  403b62:	f8cd b018 	str.w	fp, [sp, #24]
  403b66:	469a      	mov	sl, r3
  403b68:	dd11      	ble.n	403b8e <_dtoa_r+0xb4e>
  403b6a:	4649      	mov	r1, r9
  403b6c:	2201      	movs	r2, #1
  403b6e:	4620      	mov	r0, r4
  403b70:	f000 ff10 	bl	404994 <__lshift>
  403b74:	4641      	mov	r1, r8
  403b76:	4681      	mov	r9, r0
  403b78:	f000 ff5e 	bl	404a38 <__mcmp>
  403b7c:	2800      	cmp	r0, #0
  403b7e:	f340 8146 	ble.w	403e0e <_dtoa_r+0xdce>
  403b82:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403b86:	f000 8106 	beq.w	403d96 <_dtoa_r+0xd56>
  403b8a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403b8e:	46b3      	mov	fp, r6
  403b90:	f887 a000 	strb.w	sl, [r7]
  403b94:	1c7d      	adds	r5, r7, #1
  403b96:	9e06      	ldr	r6, [sp, #24]
  403b98:	e5d2      	b.n	403740 <_dtoa_r+0x700>
  403b9a:	d104      	bne.n	403ba6 <_dtoa_r+0xb66>
  403b9c:	f01a 0f01 	tst.w	sl, #1
  403ba0:	d001      	beq.n	403ba6 <_dtoa_r+0xb66>
  403ba2:	e5bd      	b.n	403720 <_dtoa_r+0x6e0>
  403ba4:	4615      	mov	r5, r2
  403ba6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403baa:	2b30      	cmp	r3, #48	; 0x30
  403bac:	f105 32ff 	add.w	r2, r5, #4294967295
  403bb0:	d0f8      	beq.n	403ba4 <_dtoa_r+0xb64>
  403bb2:	e5c5      	b.n	403740 <_dtoa_r+0x700>
  403bb4:	9904      	ldr	r1, [sp, #16]
  403bb6:	2230      	movs	r2, #48	; 0x30
  403bb8:	700a      	strb	r2, [r1, #0]
  403bba:	9a02      	ldr	r2, [sp, #8]
  403bbc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403bc0:	3201      	adds	r2, #1
  403bc2:	9202      	str	r2, [sp, #8]
  403bc4:	f7ff bbfc 	b.w	4033c0 <_dtoa_r+0x380>
  403bc8:	f000 80bb 	beq.w	403d42 <_dtoa_r+0xd02>
  403bcc:	9b02      	ldr	r3, [sp, #8]
  403bce:	425d      	negs	r5, r3
  403bd0:	4b84      	ldr	r3, [pc, #528]	; (403de4 <_dtoa_r+0xda4>)
  403bd2:	f005 020f 	and.w	r2, r5, #15
  403bd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403bda:	e9d3 2300 	ldrd	r2, r3, [r3]
  403bde:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403be2:	f001 fee7 	bl	4059b4 <__aeabi_dmul>
  403be6:	112d      	asrs	r5, r5, #4
  403be8:	4607      	mov	r7, r0
  403bea:	4688      	mov	r8, r1
  403bec:	f000 812c 	beq.w	403e48 <_dtoa_r+0xe08>
  403bf0:	4e7d      	ldr	r6, [pc, #500]	; (403de8 <_dtoa_r+0xda8>)
  403bf2:	f04f 0a02 	mov.w	sl, #2
  403bf6:	07eb      	lsls	r3, r5, #31
  403bf8:	d509      	bpl.n	403c0e <_dtoa_r+0xbce>
  403bfa:	4638      	mov	r0, r7
  403bfc:	4641      	mov	r1, r8
  403bfe:	e9d6 2300 	ldrd	r2, r3, [r6]
  403c02:	f001 fed7 	bl	4059b4 <__aeabi_dmul>
  403c06:	f10a 0a01 	add.w	sl, sl, #1
  403c0a:	4607      	mov	r7, r0
  403c0c:	4688      	mov	r8, r1
  403c0e:	106d      	asrs	r5, r5, #1
  403c10:	f106 0608 	add.w	r6, r6, #8
  403c14:	d1ef      	bne.n	403bf6 <_dtoa_r+0xbb6>
  403c16:	e608      	b.n	40382a <_dtoa_r+0x7ea>
  403c18:	6871      	ldr	r1, [r6, #4]
  403c1a:	4620      	mov	r0, r4
  403c1c:	f000 fd0e 	bl	40463c <_Balloc>
  403c20:	6933      	ldr	r3, [r6, #16]
  403c22:	3302      	adds	r3, #2
  403c24:	009a      	lsls	r2, r3, #2
  403c26:	4605      	mov	r5, r0
  403c28:	f106 010c 	add.w	r1, r6, #12
  403c2c:	300c      	adds	r0, #12
  403c2e:	f000 fc5f 	bl	4044f0 <memcpy>
  403c32:	4629      	mov	r1, r5
  403c34:	2201      	movs	r2, #1
  403c36:	4620      	mov	r0, r4
  403c38:	f000 feac 	bl	404994 <__lshift>
  403c3c:	9006      	str	r0, [sp, #24]
  403c3e:	e4b5      	b.n	4035ac <_dtoa_r+0x56c>
  403c40:	2b39      	cmp	r3, #57	; 0x39
  403c42:	f8cd b018 	str.w	fp, [sp, #24]
  403c46:	46d0      	mov	r8, sl
  403c48:	f000 80a5 	beq.w	403d96 <_dtoa_r+0xd56>
  403c4c:	f103 0a01 	add.w	sl, r3, #1
  403c50:	46b3      	mov	fp, r6
  403c52:	f887 a000 	strb.w	sl, [r7]
  403c56:	1c7d      	adds	r5, r7, #1
  403c58:	9e06      	ldr	r6, [sp, #24]
  403c5a:	e571      	b.n	403740 <_dtoa_r+0x700>
  403c5c:	465a      	mov	r2, fp
  403c5e:	46d0      	mov	r8, sl
  403c60:	46b3      	mov	fp, r6
  403c62:	469a      	mov	sl, r3
  403c64:	4616      	mov	r6, r2
  403c66:	e54f      	b.n	403708 <_dtoa_r+0x6c8>
  403c68:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c6a:	495e      	ldr	r1, [pc, #376]	; (403de4 <_dtoa_r+0xda4>)
  403c6c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403c70:	462a      	mov	r2, r5
  403c72:	4633      	mov	r3, r6
  403c74:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403c78:	f001 fe9c 	bl	4059b4 <__aeabi_dmul>
  403c7c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403c80:	4638      	mov	r0, r7
  403c82:	4641      	mov	r1, r8
  403c84:	f002 f946 	bl	405f14 <__aeabi_d2iz>
  403c88:	4605      	mov	r5, r0
  403c8a:	f001 fe2d 	bl	4058e8 <__aeabi_i2d>
  403c8e:	460b      	mov	r3, r1
  403c90:	4602      	mov	r2, r0
  403c92:	4641      	mov	r1, r8
  403c94:	4638      	mov	r0, r7
  403c96:	f001 fcd9 	bl	40564c <__aeabi_dsub>
  403c9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c9c:	460f      	mov	r7, r1
  403c9e:	9904      	ldr	r1, [sp, #16]
  403ca0:	3530      	adds	r5, #48	; 0x30
  403ca2:	2b01      	cmp	r3, #1
  403ca4:	700d      	strb	r5, [r1, #0]
  403ca6:	4606      	mov	r6, r0
  403ca8:	f101 0501 	add.w	r5, r1, #1
  403cac:	d026      	beq.n	403cfc <_dtoa_r+0xcbc>
  403cae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403cb0:	9a04      	ldr	r2, [sp, #16]
  403cb2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 403df0 <_dtoa_r+0xdb0>
  403cb6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403cba:	4413      	add	r3, r2
  403cbc:	f04f 0a00 	mov.w	sl, #0
  403cc0:	4699      	mov	r9, r3
  403cc2:	4652      	mov	r2, sl
  403cc4:	465b      	mov	r3, fp
  403cc6:	4630      	mov	r0, r6
  403cc8:	4639      	mov	r1, r7
  403cca:	f001 fe73 	bl	4059b4 <__aeabi_dmul>
  403cce:	460f      	mov	r7, r1
  403cd0:	4606      	mov	r6, r0
  403cd2:	f002 f91f 	bl	405f14 <__aeabi_d2iz>
  403cd6:	4680      	mov	r8, r0
  403cd8:	f001 fe06 	bl	4058e8 <__aeabi_i2d>
  403cdc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403ce0:	4602      	mov	r2, r0
  403ce2:	460b      	mov	r3, r1
  403ce4:	4630      	mov	r0, r6
  403ce6:	4639      	mov	r1, r7
  403ce8:	f001 fcb0 	bl	40564c <__aeabi_dsub>
  403cec:	f805 8b01 	strb.w	r8, [r5], #1
  403cf0:	454d      	cmp	r5, r9
  403cf2:	4606      	mov	r6, r0
  403cf4:	460f      	mov	r7, r1
  403cf6:	d1e4      	bne.n	403cc2 <_dtoa_r+0xc82>
  403cf8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403cfc:	4b3b      	ldr	r3, [pc, #236]	; (403dec <_dtoa_r+0xdac>)
  403cfe:	2200      	movs	r2, #0
  403d00:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403d04:	f001 fca4 	bl	405650 <__adddf3>
  403d08:	4632      	mov	r2, r6
  403d0a:	463b      	mov	r3, r7
  403d0c:	f002 f8c4 	bl	405e98 <__aeabi_dcmplt>
  403d10:	2800      	cmp	r0, #0
  403d12:	d046      	beq.n	403da2 <_dtoa_r+0xd62>
  403d14:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403d16:	9302      	str	r3, [sp, #8]
  403d18:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403d1c:	f7ff bb43 	b.w	4033a6 <_dtoa_r+0x366>
  403d20:	f04f 0800 	mov.w	r8, #0
  403d24:	4646      	mov	r6, r8
  403d26:	e6a9      	b.n	403a7c <_dtoa_r+0xa3c>
  403d28:	9b08      	ldr	r3, [sp, #32]
  403d2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403d2c:	1a9d      	subs	r5, r3, r2
  403d2e:	2300      	movs	r3, #0
  403d30:	f7ff bb71 	b.w	403416 <_dtoa_r+0x3d6>
  403d34:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403d36:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403d38:	9d08      	ldr	r5, [sp, #32]
  403d3a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403d3e:	f7ff bb6a 	b.w	403416 <_dtoa_r+0x3d6>
  403d42:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403d46:	f04f 0a02 	mov.w	sl, #2
  403d4a:	e56e      	b.n	40382a <_dtoa_r+0x7ea>
  403d4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d4e:	2b00      	cmp	r3, #0
  403d50:	f43f aeb8 	beq.w	403ac4 <_dtoa_r+0xa84>
  403d54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403d56:	2b00      	cmp	r3, #0
  403d58:	f77f aede 	ble.w	403b18 <_dtoa_r+0xad8>
  403d5c:	2200      	movs	r2, #0
  403d5e:	4b24      	ldr	r3, [pc, #144]	; (403df0 <_dtoa_r+0xdb0>)
  403d60:	4638      	mov	r0, r7
  403d62:	4641      	mov	r1, r8
  403d64:	f001 fe26 	bl	4059b4 <__aeabi_dmul>
  403d68:	4607      	mov	r7, r0
  403d6a:	4688      	mov	r8, r1
  403d6c:	f10a 0001 	add.w	r0, sl, #1
  403d70:	f001 fdba 	bl	4058e8 <__aeabi_i2d>
  403d74:	463a      	mov	r2, r7
  403d76:	4643      	mov	r3, r8
  403d78:	f001 fe1c 	bl	4059b4 <__aeabi_dmul>
  403d7c:	2200      	movs	r2, #0
  403d7e:	4b17      	ldr	r3, [pc, #92]	; (403ddc <_dtoa_r+0xd9c>)
  403d80:	f001 fc66 	bl	405650 <__adddf3>
  403d84:	9a02      	ldr	r2, [sp, #8]
  403d86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403d88:	9312      	str	r3, [sp, #72]	; 0x48
  403d8a:	3a01      	subs	r2, #1
  403d8c:	4605      	mov	r5, r0
  403d8e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403d92:	9215      	str	r2, [sp, #84]	; 0x54
  403d94:	e56a      	b.n	40386c <_dtoa_r+0x82c>
  403d96:	2239      	movs	r2, #57	; 0x39
  403d98:	46b3      	mov	fp, r6
  403d9a:	703a      	strb	r2, [r7, #0]
  403d9c:	9e06      	ldr	r6, [sp, #24]
  403d9e:	1c7d      	adds	r5, r7, #1
  403da0:	e4c0      	b.n	403724 <_dtoa_r+0x6e4>
  403da2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  403da6:	2000      	movs	r0, #0
  403da8:	4910      	ldr	r1, [pc, #64]	; (403dec <_dtoa_r+0xdac>)
  403daa:	f001 fc4f 	bl	40564c <__aeabi_dsub>
  403dae:	4632      	mov	r2, r6
  403db0:	463b      	mov	r3, r7
  403db2:	f002 f88f 	bl	405ed4 <__aeabi_dcmpgt>
  403db6:	b908      	cbnz	r0, 403dbc <_dtoa_r+0xd7c>
  403db8:	e6ae      	b.n	403b18 <_dtoa_r+0xad8>
  403dba:	4615      	mov	r5, r2
  403dbc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403dc0:	2b30      	cmp	r3, #48	; 0x30
  403dc2:	f105 32ff 	add.w	r2, r5, #4294967295
  403dc6:	d0f8      	beq.n	403dba <_dtoa_r+0xd7a>
  403dc8:	e5d7      	b.n	40397a <_dtoa_r+0x93a>
  403dca:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403dce:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403dd0:	9302      	str	r3, [sp, #8]
  403dd2:	f7ff bae8 	b.w	4033a6 <_dtoa_r+0x366>
  403dd6:	970c      	str	r7, [sp, #48]	; 0x30
  403dd8:	f7ff bba5 	b.w	403526 <_dtoa_r+0x4e6>
  403ddc:	401c0000 	.word	0x401c0000
  403de0:	40140000 	.word	0x40140000
  403de4:	00406b10 	.word	0x00406b10
  403de8:	00406ae8 	.word	0x00406ae8
  403dec:	3fe00000 	.word	0x3fe00000
  403df0:	40240000 	.word	0x40240000
  403df4:	2b39      	cmp	r3, #57	; 0x39
  403df6:	f8cd b018 	str.w	fp, [sp, #24]
  403dfa:	46d0      	mov	r8, sl
  403dfc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403e00:	469a      	mov	sl, r3
  403e02:	d0c8      	beq.n	403d96 <_dtoa_r+0xd56>
  403e04:	f1bb 0f00 	cmp.w	fp, #0
  403e08:	f73f aebf 	bgt.w	403b8a <_dtoa_r+0xb4a>
  403e0c:	e6bf      	b.n	403b8e <_dtoa_r+0xb4e>
  403e0e:	f47f aebe 	bne.w	403b8e <_dtoa_r+0xb4e>
  403e12:	f01a 0f01 	tst.w	sl, #1
  403e16:	f43f aeba 	beq.w	403b8e <_dtoa_r+0xb4e>
  403e1a:	e6b2      	b.n	403b82 <_dtoa_r+0xb42>
  403e1c:	f04f 0800 	mov.w	r8, #0
  403e20:	4646      	mov	r6, r8
  403e22:	e5e9      	b.n	4039f8 <_dtoa_r+0x9b8>
  403e24:	4631      	mov	r1, r6
  403e26:	2300      	movs	r3, #0
  403e28:	220a      	movs	r2, #10
  403e2a:	4620      	mov	r0, r4
  403e2c:	f000 fc36 	bl	40469c <__multadd>
  403e30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e32:	2b00      	cmp	r3, #0
  403e34:	4606      	mov	r6, r0
  403e36:	dd0a      	ble.n	403e4e <_dtoa_r+0xe0e>
  403e38:	930a      	str	r3, [sp, #40]	; 0x28
  403e3a:	f7ff bbaa 	b.w	403592 <_dtoa_r+0x552>
  403e3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e40:	2b02      	cmp	r3, #2
  403e42:	dc23      	bgt.n	403e8c <_dtoa_r+0xe4c>
  403e44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e46:	e43b      	b.n	4036c0 <_dtoa_r+0x680>
  403e48:	f04f 0a02 	mov.w	sl, #2
  403e4c:	e4ed      	b.n	40382a <_dtoa_r+0x7ea>
  403e4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e50:	2b02      	cmp	r3, #2
  403e52:	dc1b      	bgt.n	403e8c <_dtoa_r+0xe4c>
  403e54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e56:	e7ef      	b.n	403e38 <_dtoa_r+0xdf8>
  403e58:	2500      	movs	r5, #0
  403e5a:	6465      	str	r5, [r4, #68]	; 0x44
  403e5c:	4629      	mov	r1, r5
  403e5e:	4620      	mov	r0, r4
  403e60:	f000 fbec 	bl	40463c <_Balloc>
  403e64:	f04f 33ff 	mov.w	r3, #4294967295
  403e68:	930a      	str	r3, [sp, #40]	; 0x28
  403e6a:	930f      	str	r3, [sp, #60]	; 0x3c
  403e6c:	2301      	movs	r3, #1
  403e6e:	9004      	str	r0, [sp, #16]
  403e70:	9525      	str	r5, [sp, #148]	; 0x94
  403e72:	6420      	str	r0, [r4, #64]	; 0x40
  403e74:	930b      	str	r3, [sp, #44]	; 0x2c
  403e76:	f7ff b9dd 	b.w	403234 <_dtoa_r+0x1f4>
  403e7a:	2501      	movs	r5, #1
  403e7c:	f7ff b9a5 	b.w	4031ca <_dtoa_r+0x18a>
  403e80:	f43f ab69 	beq.w	403556 <_dtoa_r+0x516>
  403e84:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403e88:	f7ff bbf9 	b.w	40367e <_dtoa_r+0x63e>
  403e8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e8e:	930a      	str	r3, [sp, #40]	; 0x28
  403e90:	e5e5      	b.n	403a5e <_dtoa_r+0xa1e>
  403e92:	bf00      	nop

00403e94 <__libc_fini_array>:
  403e94:	b538      	push	{r3, r4, r5, lr}
  403e96:	4c0a      	ldr	r4, [pc, #40]	; (403ec0 <__libc_fini_array+0x2c>)
  403e98:	4d0a      	ldr	r5, [pc, #40]	; (403ec4 <__libc_fini_array+0x30>)
  403e9a:	1b64      	subs	r4, r4, r5
  403e9c:	10a4      	asrs	r4, r4, #2
  403e9e:	d00a      	beq.n	403eb6 <__libc_fini_array+0x22>
  403ea0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403ea4:	3b01      	subs	r3, #1
  403ea6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403eaa:	3c01      	subs	r4, #1
  403eac:	f855 3904 	ldr.w	r3, [r5], #-4
  403eb0:	4798      	blx	r3
  403eb2:	2c00      	cmp	r4, #0
  403eb4:	d1f9      	bne.n	403eaa <__libc_fini_array+0x16>
  403eb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403eba:	f002 bf27 	b.w	406d0c <_fini>
  403ebe:	bf00      	nop
  403ec0:	00406d1c 	.word	0x00406d1c
  403ec4:	00406d18 	.word	0x00406d18

00403ec8 <_localeconv_r>:
  403ec8:	4a04      	ldr	r2, [pc, #16]	; (403edc <_localeconv_r+0x14>)
  403eca:	4b05      	ldr	r3, [pc, #20]	; (403ee0 <_localeconv_r+0x18>)
  403ecc:	6812      	ldr	r2, [r2, #0]
  403ece:	6b50      	ldr	r0, [r2, #52]	; 0x34
  403ed0:	2800      	cmp	r0, #0
  403ed2:	bf08      	it	eq
  403ed4:	4618      	moveq	r0, r3
  403ed6:	30f0      	adds	r0, #240	; 0xf0
  403ed8:	4770      	bx	lr
  403eda:	bf00      	nop
  403edc:	2000000c 	.word	0x2000000c
  403ee0:	2000084c 	.word	0x2000084c

00403ee4 <__retarget_lock_acquire_recursive>:
  403ee4:	4770      	bx	lr
  403ee6:	bf00      	nop

00403ee8 <__retarget_lock_release_recursive>:
  403ee8:	4770      	bx	lr
  403eea:	bf00      	nop

00403eec <_malloc_r>:
  403eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ef0:	f101 060b 	add.w	r6, r1, #11
  403ef4:	2e16      	cmp	r6, #22
  403ef6:	b083      	sub	sp, #12
  403ef8:	4605      	mov	r5, r0
  403efa:	f240 809e 	bls.w	40403a <_malloc_r+0x14e>
  403efe:	f036 0607 	bics.w	r6, r6, #7
  403f02:	f100 80bd 	bmi.w	404080 <_malloc_r+0x194>
  403f06:	42b1      	cmp	r1, r6
  403f08:	f200 80ba 	bhi.w	404080 <_malloc_r+0x194>
  403f0c:	f000 fb8a 	bl	404624 <__malloc_lock>
  403f10:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403f14:	f0c0 8293 	bcc.w	40443e <_malloc_r+0x552>
  403f18:	0a73      	lsrs	r3, r6, #9
  403f1a:	f000 80b8 	beq.w	40408e <_malloc_r+0x1a2>
  403f1e:	2b04      	cmp	r3, #4
  403f20:	f200 8179 	bhi.w	404216 <_malloc_r+0x32a>
  403f24:	09b3      	lsrs	r3, r6, #6
  403f26:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403f2a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403f2e:	00c3      	lsls	r3, r0, #3
  403f30:	4fbf      	ldr	r7, [pc, #764]	; (404230 <_malloc_r+0x344>)
  403f32:	443b      	add	r3, r7
  403f34:	f1a3 0108 	sub.w	r1, r3, #8
  403f38:	685c      	ldr	r4, [r3, #4]
  403f3a:	42a1      	cmp	r1, r4
  403f3c:	d106      	bne.n	403f4c <_malloc_r+0x60>
  403f3e:	e00c      	b.n	403f5a <_malloc_r+0x6e>
  403f40:	2a00      	cmp	r2, #0
  403f42:	f280 80aa 	bge.w	40409a <_malloc_r+0x1ae>
  403f46:	68e4      	ldr	r4, [r4, #12]
  403f48:	42a1      	cmp	r1, r4
  403f4a:	d006      	beq.n	403f5a <_malloc_r+0x6e>
  403f4c:	6863      	ldr	r3, [r4, #4]
  403f4e:	f023 0303 	bic.w	r3, r3, #3
  403f52:	1b9a      	subs	r2, r3, r6
  403f54:	2a0f      	cmp	r2, #15
  403f56:	ddf3      	ble.n	403f40 <_malloc_r+0x54>
  403f58:	4670      	mov	r0, lr
  403f5a:	693c      	ldr	r4, [r7, #16]
  403f5c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404244 <_malloc_r+0x358>
  403f60:	4574      	cmp	r4, lr
  403f62:	f000 81ab 	beq.w	4042bc <_malloc_r+0x3d0>
  403f66:	6863      	ldr	r3, [r4, #4]
  403f68:	f023 0303 	bic.w	r3, r3, #3
  403f6c:	1b9a      	subs	r2, r3, r6
  403f6e:	2a0f      	cmp	r2, #15
  403f70:	f300 8190 	bgt.w	404294 <_malloc_r+0x3a8>
  403f74:	2a00      	cmp	r2, #0
  403f76:	f8c7 e014 	str.w	lr, [r7, #20]
  403f7a:	f8c7 e010 	str.w	lr, [r7, #16]
  403f7e:	f280 809d 	bge.w	4040bc <_malloc_r+0x1d0>
  403f82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403f86:	f080 8161 	bcs.w	40424c <_malloc_r+0x360>
  403f8a:	08db      	lsrs	r3, r3, #3
  403f8c:	f103 0c01 	add.w	ip, r3, #1
  403f90:	1099      	asrs	r1, r3, #2
  403f92:	687a      	ldr	r2, [r7, #4]
  403f94:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403f98:	f8c4 8008 	str.w	r8, [r4, #8]
  403f9c:	2301      	movs	r3, #1
  403f9e:	408b      	lsls	r3, r1
  403fa0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403fa4:	4313      	orrs	r3, r2
  403fa6:	3908      	subs	r1, #8
  403fa8:	60e1      	str	r1, [r4, #12]
  403faa:	607b      	str	r3, [r7, #4]
  403fac:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403fb0:	f8c8 400c 	str.w	r4, [r8, #12]
  403fb4:	1082      	asrs	r2, r0, #2
  403fb6:	2401      	movs	r4, #1
  403fb8:	4094      	lsls	r4, r2
  403fba:	429c      	cmp	r4, r3
  403fbc:	f200 808b 	bhi.w	4040d6 <_malloc_r+0x1ea>
  403fc0:	421c      	tst	r4, r3
  403fc2:	d106      	bne.n	403fd2 <_malloc_r+0xe6>
  403fc4:	f020 0003 	bic.w	r0, r0, #3
  403fc8:	0064      	lsls	r4, r4, #1
  403fca:	421c      	tst	r4, r3
  403fcc:	f100 0004 	add.w	r0, r0, #4
  403fd0:	d0fa      	beq.n	403fc8 <_malloc_r+0xdc>
  403fd2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403fd6:	46cc      	mov	ip, r9
  403fd8:	4680      	mov	r8, r0
  403fda:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403fde:	459c      	cmp	ip, r3
  403fe0:	d107      	bne.n	403ff2 <_malloc_r+0x106>
  403fe2:	e16d      	b.n	4042c0 <_malloc_r+0x3d4>
  403fe4:	2a00      	cmp	r2, #0
  403fe6:	f280 817b 	bge.w	4042e0 <_malloc_r+0x3f4>
  403fea:	68db      	ldr	r3, [r3, #12]
  403fec:	459c      	cmp	ip, r3
  403fee:	f000 8167 	beq.w	4042c0 <_malloc_r+0x3d4>
  403ff2:	6859      	ldr	r1, [r3, #4]
  403ff4:	f021 0103 	bic.w	r1, r1, #3
  403ff8:	1b8a      	subs	r2, r1, r6
  403ffa:	2a0f      	cmp	r2, #15
  403ffc:	ddf2      	ble.n	403fe4 <_malloc_r+0xf8>
  403ffe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404002:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404006:	9300      	str	r3, [sp, #0]
  404008:	199c      	adds	r4, r3, r6
  40400a:	4628      	mov	r0, r5
  40400c:	f046 0601 	orr.w	r6, r6, #1
  404010:	f042 0501 	orr.w	r5, r2, #1
  404014:	605e      	str	r6, [r3, #4]
  404016:	f8c8 c00c 	str.w	ip, [r8, #12]
  40401a:	f8cc 8008 	str.w	r8, [ip, #8]
  40401e:	617c      	str	r4, [r7, #20]
  404020:	613c      	str	r4, [r7, #16]
  404022:	f8c4 e00c 	str.w	lr, [r4, #12]
  404026:	f8c4 e008 	str.w	lr, [r4, #8]
  40402a:	6065      	str	r5, [r4, #4]
  40402c:	505a      	str	r2, [r3, r1]
  40402e:	f000 faff 	bl	404630 <__malloc_unlock>
  404032:	9b00      	ldr	r3, [sp, #0]
  404034:	f103 0408 	add.w	r4, r3, #8
  404038:	e01e      	b.n	404078 <_malloc_r+0x18c>
  40403a:	2910      	cmp	r1, #16
  40403c:	d820      	bhi.n	404080 <_malloc_r+0x194>
  40403e:	f000 faf1 	bl	404624 <__malloc_lock>
  404042:	2610      	movs	r6, #16
  404044:	2318      	movs	r3, #24
  404046:	2002      	movs	r0, #2
  404048:	4f79      	ldr	r7, [pc, #484]	; (404230 <_malloc_r+0x344>)
  40404a:	443b      	add	r3, r7
  40404c:	f1a3 0208 	sub.w	r2, r3, #8
  404050:	685c      	ldr	r4, [r3, #4]
  404052:	4294      	cmp	r4, r2
  404054:	f000 813d 	beq.w	4042d2 <_malloc_r+0x3e6>
  404058:	6863      	ldr	r3, [r4, #4]
  40405a:	68e1      	ldr	r1, [r4, #12]
  40405c:	68a6      	ldr	r6, [r4, #8]
  40405e:	f023 0303 	bic.w	r3, r3, #3
  404062:	4423      	add	r3, r4
  404064:	4628      	mov	r0, r5
  404066:	685a      	ldr	r2, [r3, #4]
  404068:	60f1      	str	r1, [r6, #12]
  40406a:	f042 0201 	orr.w	r2, r2, #1
  40406e:	608e      	str	r6, [r1, #8]
  404070:	605a      	str	r2, [r3, #4]
  404072:	f000 fadd 	bl	404630 <__malloc_unlock>
  404076:	3408      	adds	r4, #8
  404078:	4620      	mov	r0, r4
  40407a:	b003      	add	sp, #12
  40407c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404080:	2400      	movs	r4, #0
  404082:	230c      	movs	r3, #12
  404084:	4620      	mov	r0, r4
  404086:	602b      	str	r3, [r5, #0]
  404088:	b003      	add	sp, #12
  40408a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40408e:	2040      	movs	r0, #64	; 0x40
  404090:	f44f 7300 	mov.w	r3, #512	; 0x200
  404094:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404098:	e74a      	b.n	403f30 <_malloc_r+0x44>
  40409a:	4423      	add	r3, r4
  40409c:	68e1      	ldr	r1, [r4, #12]
  40409e:	685a      	ldr	r2, [r3, #4]
  4040a0:	68a6      	ldr	r6, [r4, #8]
  4040a2:	f042 0201 	orr.w	r2, r2, #1
  4040a6:	60f1      	str	r1, [r6, #12]
  4040a8:	4628      	mov	r0, r5
  4040aa:	608e      	str	r6, [r1, #8]
  4040ac:	605a      	str	r2, [r3, #4]
  4040ae:	f000 fabf 	bl	404630 <__malloc_unlock>
  4040b2:	3408      	adds	r4, #8
  4040b4:	4620      	mov	r0, r4
  4040b6:	b003      	add	sp, #12
  4040b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4040bc:	4423      	add	r3, r4
  4040be:	4628      	mov	r0, r5
  4040c0:	685a      	ldr	r2, [r3, #4]
  4040c2:	f042 0201 	orr.w	r2, r2, #1
  4040c6:	605a      	str	r2, [r3, #4]
  4040c8:	f000 fab2 	bl	404630 <__malloc_unlock>
  4040cc:	3408      	adds	r4, #8
  4040ce:	4620      	mov	r0, r4
  4040d0:	b003      	add	sp, #12
  4040d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4040d6:	68bc      	ldr	r4, [r7, #8]
  4040d8:	6863      	ldr	r3, [r4, #4]
  4040da:	f023 0803 	bic.w	r8, r3, #3
  4040de:	45b0      	cmp	r8, r6
  4040e0:	d304      	bcc.n	4040ec <_malloc_r+0x200>
  4040e2:	eba8 0306 	sub.w	r3, r8, r6
  4040e6:	2b0f      	cmp	r3, #15
  4040e8:	f300 8085 	bgt.w	4041f6 <_malloc_r+0x30a>
  4040ec:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404248 <_malloc_r+0x35c>
  4040f0:	4b50      	ldr	r3, [pc, #320]	; (404234 <_malloc_r+0x348>)
  4040f2:	f8d9 2000 	ldr.w	r2, [r9]
  4040f6:	681b      	ldr	r3, [r3, #0]
  4040f8:	3201      	adds	r2, #1
  4040fa:	4433      	add	r3, r6
  4040fc:	eb04 0a08 	add.w	sl, r4, r8
  404100:	f000 8155 	beq.w	4043ae <_malloc_r+0x4c2>
  404104:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404108:	330f      	adds	r3, #15
  40410a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40410e:	f02b 0b0f 	bic.w	fp, fp, #15
  404112:	4659      	mov	r1, fp
  404114:	4628      	mov	r0, r5
  404116:	f000 fd8b 	bl	404c30 <_sbrk_r>
  40411a:	1c41      	adds	r1, r0, #1
  40411c:	4602      	mov	r2, r0
  40411e:	f000 80fc 	beq.w	40431a <_malloc_r+0x42e>
  404122:	4582      	cmp	sl, r0
  404124:	f200 80f7 	bhi.w	404316 <_malloc_r+0x42a>
  404128:	4b43      	ldr	r3, [pc, #268]	; (404238 <_malloc_r+0x34c>)
  40412a:	6819      	ldr	r1, [r3, #0]
  40412c:	4459      	add	r1, fp
  40412e:	6019      	str	r1, [r3, #0]
  404130:	f000 814d 	beq.w	4043ce <_malloc_r+0x4e2>
  404134:	f8d9 0000 	ldr.w	r0, [r9]
  404138:	3001      	adds	r0, #1
  40413a:	bf1b      	ittet	ne
  40413c:	eba2 0a0a 	subne.w	sl, r2, sl
  404140:	4451      	addne	r1, sl
  404142:	f8c9 2000 	streq.w	r2, [r9]
  404146:	6019      	strne	r1, [r3, #0]
  404148:	f012 0107 	ands.w	r1, r2, #7
  40414c:	f000 8115 	beq.w	40437a <_malloc_r+0x48e>
  404150:	f1c1 0008 	rsb	r0, r1, #8
  404154:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404158:	4402      	add	r2, r0
  40415a:	3108      	adds	r1, #8
  40415c:	eb02 090b 	add.w	r9, r2, fp
  404160:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404164:	eba1 0909 	sub.w	r9, r1, r9
  404168:	4649      	mov	r1, r9
  40416a:	4628      	mov	r0, r5
  40416c:	9301      	str	r3, [sp, #4]
  40416e:	9200      	str	r2, [sp, #0]
  404170:	f000 fd5e 	bl	404c30 <_sbrk_r>
  404174:	1c43      	adds	r3, r0, #1
  404176:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40417a:	f000 8143 	beq.w	404404 <_malloc_r+0x518>
  40417e:	1a80      	subs	r0, r0, r2
  404180:	4448      	add	r0, r9
  404182:	f040 0001 	orr.w	r0, r0, #1
  404186:	6819      	ldr	r1, [r3, #0]
  404188:	60ba      	str	r2, [r7, #8]
  40418a:	4449      	add	r1, r9
  40418c:	42bc      	cmp	r4, r7
  40418e:	6050      	str	r0, [r2, #4]
  404190:	6019      	str	r1, [r3, #0]
  404192:	d017      	beq.n	4041c4 <_malloc_r+0x2d8>
  404194:	f1b8 0f0f 	cmp.w	r8, #15
  404198:	f240 80fb 	bls.w	404392 <_malloc_r+0x4a6>
  40419c:	6860      	ldr	r0, [r4, #4]
  40419e:	f1a8 020c 	sub.w	r2, r8, #12
  4041a2:	f022 0207 	bic.w	r2, r2, #7
  4041a6:	eb04 0e02 	add.w	lr, r4, r2
  4041aa:	f000 0001 	and.w	r0, r0, #1
  4041ae:	f04f 0c05 	mov.w	ip, #5
  4041b2:	4310      	orrs	r0, r2
  4041b4:	2a0f      	cmp	r2, #15
  4041b6:	6060      	str	r0, [r4, #4]
  4041b8:	f8ce c004 	str.w	ip, [lr, #4]
  4041bc:	f8ce c008 	str.w	ip, [lr, #8]
  4041c0:	f200 8117 	bhi.w	4043f2 <_malloc_r+0x506>
  4041c4:	4b1d      	ldr	r3, [pc, #116]	; (40423c <_malloc_r+0x350>)
  4041c6:	68bc      	ldr	r4, [r7, #8]
  4041c8:	681a      	ldr	r2, [r3, #0]
  4041ca:	4291      	cmp	r1, r2
  4041cc:	bf88      	it	hi
  4041ce:	6019      	strhi	r1, [r3, #0]
  4041d0:	4b1b      	ldr	r3, [pc, #108]	; (404240 <_malloc_r+0x354>)
  4041d2:	681a      	ldr	r2, [r3, #0]
  4041d4:	4291      	cmp	r1, r2
  4041d6:	6862      	ldr	r2, [r4, #4]
  4041d8:	bf88      	it	hi
  4041da:	6019      	strhi	r1, [r3, #0]
  4041dc:	f022 0203 	bic.w	r2, r2, #3
  4041e0:	4296      	cmp	r6, r2
  4041e2:	eba2 0306 	sub.w	r3, r2, r6
  4041e6:	d801      	bhi.n	4041ec <_malloc_r+0x300>
  4041e8:	2b0f      	cmp	r3, #15
  4041ea:	dc04      	bgt.n	4041f6 <_malloc_r+0x30a>
  4041ec:	4628      	mov	r0, r5
  4041ee:	f000 fa1f 	bl	404630 <__malloc_unlock>
  4041f2:	2400      	movs	r4, #0
  4041f4:	e740      	b.n	404078 <_malloc_r+0x18c>
  4041f6:	19a2      	adds	r2, r4, r6
  4041f8:	f043 0301 	orr.w	r3, r3, #1
  4041fc:	f046 0601 	orr.w	r6, r6, #1
  404200:	6066      	str	r6, [r4, #4]
  404202:	4628      	mov	r0, r5
  404204:	60ba      	str	r2, [r7, #8]
  404206:	6053      	str	r3, [r2, #4]
  404208:	f000 fa12 	bl	404630 <__malloc_unlock>
  40420c:	3408      	adds	r4, #8
  40420e:	4620      	mov	r0, r4
  404210:	b003      	add	sp, #12
  404212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404216:	2b14      	cmp	r3, #20
  404218:	d971      	bls.n	4042fe <_malloc_r+0x412>
  40421a:	2b54      	cmp	r3, #84	; 0x54
  40421c:	f200 80a3 	bhi.w	404366 <_malloc_r+0x47a>
  404220:	0b33      	lsrs	r3, r6, #12
  404222:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404226:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40422a:	00c3      	lsls	r3, r0, #3
  40422c:	e680      	b.n	403f30 <_malloc_r+0x44>
  40422e:	bf00      	nop
  404230:	2000043c 	.word	0x2000043c
  404234:	20000e44 	.word	0x20000e44
  404238:	20000e14 	.word	0x20000e14
  40423c:	20000e3c 	.word	0x20000e3c
  404240:	20000e40 	.word	0x20000e40
  404244:	20000444 	.word	0x20000444
  404248:	20000844 	.word	0x20000844
  40424c:	0a5a      	lsrs	r2, r3, #9
  40424e:	2a04      	cmp	r2, #4
  404250:	d95b      	bls.n	40430a <_malloc_r+0x41e>
  404252:	2a14      	cmp	r2, #20
  404254:	f200 80ae 	bhi.w	4043b4 <_malloc_r+0x4c8>
  404258:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40425c:	00c9      	lsls	r1, r1, #3
  40425e:	325b      	adds	r2, #91	; 0x5b
  404260:	eb07 0c01 	add.w	ip, r7, r1
  404264:	5879      	ldr	r1, [r7, r1]
  404266:	f1ac 0c08 	sub.w	ip, ip, #8
  40426a:	458c      	cmp	ip, r1
  40426c:	f000 8088 	beq.w	404380 <_malloc_r+0x494>
  404270:	684a      	ldr	r2, [r1, #4]
  404272:	f022 0203 	bic.w	r2, r2, #3
  404276:	4293      	cmp	r3, r2
  404278:	d273      	bcs.n	404362 <_malloc_r+0x476>
  40427a:	6889      	ldr	r1, [r1, #8]
  40427c:	458c      	cmp	ip, r1
  40427e:	d1f7      	bne.n	404270 <_malloc_r+0x384>
  404280:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404284:	687b      	ldr	r3, [r7, #4]
  404286:	60e2      	str	r2, [r4, #12]
  404288:	f8c4 c008 	str.w	ip, [r4, #8]
  40428c:	6094      	str	r4, [r2, #8]
  40428e:	f8cc 400c 	str.w	r4, [ip, #12]
  404292:	e68f      	b.n	403fb4 <_malloc_r+0xc8>
  404294:	19a1      	adds	r1, r4, r6
  404296:	f046 0c01 	orr.w	ip, r6, #1
  40429a:	f042 0601 	orr.w	r6, r2, #1
  40429e:	f8c4 c004 	str.w	ip, [r4, #4]
  4042a2:	4628      	mov	r0, r5
  4042a4:	6179      	str	r1, [r7, #20]
  4042a6:	6139      	str	r1, [r7, #16]
  4042a8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4042ac:	f8c1 e008 	str.w	lr, [r1, #8]
  4042b0:	604e      	str	r6, [r1, #4]
  4042b2:	50e2      	str	r2, [r4, r3]
  4042b4:	f000 f9bc 	bl	404630 <__malloc_unlock>
  4042b8:	3408      	adds	r4, #8
  4042ba:	e6dd      	b.n	404078 <_malloc_r+0x18c>
  4042bc:	687b      	ldr	r3, [r7, #4]
  4042be:	e679      	b.n	403fb4 <_malloc_r+0xc8>
  4042c0:	f108 0801 	add.w	r8, r8, #1
  4042c4:	f018 0f03 	tst.w	r8, #3
  4042c8:	f10c 0c08 	add.w	ip, ip, #8
  4042cc:	f47f ae85 	bne.w	403fda <_malloc_r+0xee>
  4042d0:	e02d      	b.n	40432e <_malloc_r+0x442>
  4042d2:	68dc      	ldr	r4, [r3, #12]
  4042d4:	42a3      	cmp	r3, r4
  4042d6:	bf08      	it	eq
  4042d8:	3002      	addeq	r0, #2
  4042da:	f43f ae3e 	beq.w	403f5a <_malloc_r+0x6e>
  4042de:	e6bb      	b.n	404058 <_malloc_r+0x16c>
  4042e0:	4419      	add	r1, r3
  4042e2:	461c      	mov	r4, r3
  4042e4:	684a      	ldr	r2, [r1, #4]
  4042e6:	68db      	ldr	r3, [r3, #12]
  4042e8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4042ec:	f042 0201 	orr.w	r2, r2, #1
  4042f0:	604a      	str	r2, [r1, #4]
  4042f2:	4628      	mov	r0, r5
  4042f4:	60f3      	str	r3, [r6, #12]
  4042f6:	609e      	str	r6, [r3, #8]
  4042f8:	f000 f99a 	bl	404630 <__malloc_unlock>
  4042fc:	e6bc      	b.n	404078 <_malloc_r+0x18c>
  4042fe:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404302:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404306:	00c3      	lsls	r3, r0, #3
  404308:	e612      	b.n	403f30 <_malloc_r+0x44>
  40430a:	099a      	lsrs	r2, r3, #6
  40430c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404310:	00c9      	lsls	r1, r1, #3
  404312:	3238      	adds	r2, #56	; 0x38
  404314:	e7a4      	b.n	404260 <_malloc_r+0x374>
  404316:	42bc      	cmp	r4, r7
  404318:	d054      	beq.n	4043c4 <_malloc_r+0x4d8>
  40431a:	68bc      	ldr	r4, [r7, #8]
  40431c:	6862      	ldr	r2, [r4, #4]
  40431e:	f022 0203 	bic.w	r2, r2, #3
  404322:	e75d      	b.n	4041e0 <_malloc_r+0x2f4>
  404324:	f859 3908 	ldr.w	r3, [r9], #-8
  404328:	4599      	cmp	r9, r3
  40432a:	f040 8086 	bne.w	40443a <_malloc_r+0x54e>
  40432e:	f010 0f03 	tst.w	r0, #3
  404332:	f100 30ff 	add.w	r0, r0, #4294967295
  404336:	d1f5      	bne.n	404324 <_malloc_r+0x438>
  404338:	687b      	ldr	r3, [r7, #4]
  40433a:	ea23 0304 	bic.w	r3, r3, r4
  40433e:	607b      	str	r3, [r7, #4]
  404340:	0064      	lsls	r4, r4, #1
  404342:	429c      	cmp	r4, r3
  404344:	f63f aec7 	bhi.w	4040d6 <_malloc_r+0x1ea>
  404348:	2c00      	cmp	r4, #0
  40434a:	f43f aec4 	beq.w	4040d6 <_malloc_r+0x1ea>
  40434e:	421c      	tst	r4, r3
  404350:	4640      	mov	r0, r8
  404352:	f47f ae3e 	bne.w	403fd2 <_malloc_r+0xe6>
  404356:	0064      	lsls	r4, r4, #1
  404358:	421c      	tst	r4, r3
  40435a:	f100 0004 	add.w	r0, r0, #4
  40435e:	d0fa      	beq.n	404356 <_malloc_r+0x46a>
  404360:	e637      	b.n	403fd2 <_malloc_r+0xe6>
  404362:	468c      	mov	ip, r1
  404364:	e78c      	b.n	404280 <_malloc_r+0x394>
  404366:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40436a:	d815      	bhi.n	404398 <_malloc_r+0x4ac>
  40436c:	0bf3      	lsrs	r3, r6, #15
  40436e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404372:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404376:	00c3      	lsls	r3, r0, #3
  404378:	e5da      	b.n	403f30 <_malloc_r+0x44>
  40437a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40437e:	e6ed      	b.n	40415c <_malloc_r+0x270>
  404380:	687b      	ldr	r3, [r7, #4]
  404382:	1092      	asrs	r2, r2, #2
  404384:	2101      	movs	r1, #1
  404386:	fa01 f202 	lsl.w	r2, r1, r2
  40438a:	4313      	orrs	r3, r2
  40438c:	607b      	str	r3, [r7, #4]
  40438e:	4662      	mov	r2, ip
  404390:	e779      	b.n	404286 <_malloc_r+0x39a>
  404392:	2301      	movs	r3, #1
  404394:	6053      	str	r3, [r2, #4]
  404396:	e729      	b.n	4041ec <_malloc_r+0x300>
  404398:	f240 5254 	movw	r2, #1364	; 0x554
  40439c:	4293      	cmp	r3, r2
  40439e:	d822      	bhi.n	4043e6 <_malloc_r+0x4fa>
  4043a0:	0cb3      	lsrs	r3, r6, #18
  4043a2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4043a6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4043aa:	00c3      	lsls	r3, r0, #3
  4043ac:	e5c0      	b.n	403f30 <_malloc_r+0x44>
  4043ae:	f103 0b10 	add.w	fp, r3, #16
  4043b2:	e6ae      	b.n	404112 <_malloc_r+0x226>
  4043b4:	2a54      	cmp	r2, #84	; 0x54
  4043b6:	d829      	bhi.n	40440c <_malloc_r+0x520>
  4043b8:	0b1a      	lsrs	r2, r3, #12
  4043ba:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4043be:	00c9      	lsls	r1, r1, #3
  4043c0:	326e      	adds	r2, #110	; 0x6e
  4043c2:	e74d      	b.n	404260 <_malloc_r+0x374>
  4043c4:	4b20      	ldr	r3, [pc, #128]	; (404448 <_malloc_r+0x55c>)
  4043c6:	6819      	ldr	r1, [r3, #0]
  4043c8:	4459      	add	r1, fp
  4043ca:	6019      	str	r1, [r3, #0]
  4043cc:	e6b2      	b.n	404134 <_malloc_r+0x248>
  4043ce:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4043d2:	2800      	cmp	r0, #0
  4043d4:	f47f aeae 	bne.w	404134 <_malloc_r+0x248>
  4043d8:	eb08 030b 	add.w	r3, r8, fp
  4043dc:	68ba      	ldr	r2, [r7, #8]
  4043de:	f043 0301 	orr.w	r3, r3, #1
  4043e2:	6053      	str	r3, [r2, #4]
  4043e4:	e6ee      	b.n	4041c4 <_malloc_r+0x2d8>
  4043e6:	207f      	movs	r0, #127	; 0x7f
  4043e8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4043ec:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4043f0:	e59e      	b.n	403f30 <_malloc_r+0x44>
  4043f2:	f104 0108 	add.w	r1, r4, #8
  4043f6:	4628      	mov	r0, r5
  4043f8:	9300      	str	r3, [sp, #0]
  4043fa:	f000 fe0f 	bl	40501c <_free_r>
  4043fe:	9b00      	ldr	r3, [sp, #0]
  404400:	6819      	ldr	r1, [r3, #0]
  404402:	e6df      	b.n	4041c4 <_malloc_r+0x2d8>
  404404:	2001      	movs	r0, #1
  404406:	f04f 0900 	mov.w	r9, #0
  40440a:	e6bc      	b.n	404186 <_malloc_r+0x29a>
  40440c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404410:	d805      	bhi.n	40441e <_malloc_r+0x532>
  404412:	0bda      	lsrs	r2, r3, #15
  404414:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404418:	00c9      	lsls	r1, r1, #3
  40441a:	3277      	adds	r2, #119	; 0x77
  40441c:	e720      	b.n	404260 <_malloc_r+0x374>
  40441e:	f240 5154 	movw	r1, #1364	; 0x554
  404422:	428a      	cmp	r2, r1
  404424:	d805      	bhi.n	404432 <_malloc_r+0x546>
  404426:	0c9a      	lsrs	r2, r3, #18
  404428:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40442c:	00c9      	lsls	r1, r1, #3
  40442e:	327c      	adds	r2, #124	; 0x7c
  404430:	e716      	b.n	404260 <_malloc_r+0x374>
  404432:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404436:	227e      	movs	r2, #126	; 0x7e
  404438:	e712      	b.n	404260 <_malloc_r+0x374>
  40443a:	687b      	ldr	r3, [r7, #4]
  40443c:	e780      	b.n	404340 <_malloc_r+0x454>
  40443e:	08f0      	lsrs	r0, r6, #3
  404440:	f106 0308 	add.w	r3, r6, #8
  404444:	e600      	b.n	404048 <_malloc_r+0x15c>
  404446:	bf00      	nop
  404448:	20000e14 	.word	0x20000e14
  40444c:	00000000 	.word	0x00000000

00404450 <memchr>:
  404450:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404454:	2a10      	cmp	r2, #16
  404456:	db2b      	blt.n	4044b0 <memchr+0x60>
  404458:	f010 0f07 	tst.w	r0, #7
  40445c:	d008      	beq.n	404470 <memchr+0x20>
  40445e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404462:	3a01      	subs	r2, #1
  404464:	428b      	cmp	r3, r1
  404466:	d02d      	beq.n	4044c4 <memchr+0x74>
  404468:	f010 0f07 	tst.w	r0, #7
  40446c:	b342      	cbz	r2, 4044c0 <memchr+0x70>
  40446e:	d1f6      	bne.n	40445e <memchr+0xe>
  404470:	b4f0      	push	{r4, r5, r6, r7}
  404472:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404476:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40447a:	f022 0407 	bic.w	r4, r2, #7
  40447e:	f07f 0700 	mvns.w	r7, #0
  404482:	2300      	movs	r3, #0
  404484:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404488:	3c08      	subs	r4, #8
  40448a:	ea85 0501 	eor.w	r5, r5, r1
  40448e:	ea86 0601 	eor.w	r6, r6, r1
  404492:	fa85 f547 	uadd8	r5, r5, r7
  404496:	faa3 f587 	sel	r5, r3, r7
  40449a:	fa86 f647 	uadd8	r6, r6, r7
  40449e:	faa5 f687 	sel	r6, r5, r7
  4044a2:	b98e      	cbnz	r6, 4044c8 <memchr+0x78>
  4044a4:	d1ee      	bne.n	404484 <memchr+0x34>
  4044a6:	bcf0      	pop	{r4, r5, r6, r7}
  4044a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4044ac:	f002 0207 	and.w	r2, r2, #7
  4044b0:	b132      	cbz	r2, 4044c0 <memchr+0x70>
  4044b2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4044b6:	3a01      	subs	r2, #1
  4044b8:	ea83 0301 	eor.w	r3, r3, r1
  4044bc:	b113      	cbz	r3, 4044c4 <memchr+0x74>
  4044be:	d1f8      	bne.n	4044b2 <memchr+0x62>
  4044c0:	2000      	movs	r0, #0
  4044c2:	4770      	bx	lr
  4044c4:	3801      	subs	r0, #1
  4044c6:	4770      	bx	lr
  4044c8:	2d00      	cmp	r5, #0
  4044ca:	bf06      	itte	eq
  4044cc:	4635      	moveq	r5, r6
  4044ce:	3803      	subeq	r0, #3
  4044d0:	3807      	subne	r0, #7
  4044d2:	f015 0f01 	tst.w	r5, #1
  4044d6:	d107      	bne.n	4044e8 <memchr+0x98>
  4044d8:	3001      	adds	r0, #1
  4044da:	f415 7f80 	tst.w	r5, #256	; 0x100
  4044de:	bf02      	ittt	eq
  4044e0:	3001      	addeq	r0, #1
  4044e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4044e6:	3001      	addeq	r0, #1
  4044e8:	bcf0      	pop	{r4, r5, r6, r7}
  4044ea:	3801      	subs	r0, #1
  4044ec:	4770      	bx	lr
  4044ee:	bf00      	nop

004044f0 <memcpy>:
  4044f0:	4684      	mov	ip, r0
  4044f2:	ea41 0300 	orr.w	r3, r1, r0
  4044f6:	f013 0303 	ands.w	r3, r3, #3
  4044fa:	d16d      	bne.n	4045d8 <memcpy+0xe8>
  4044fc:	3a40      	subs	r2, #64	; 0x40
  4044fe:	d341      	bcc.n	404584 <memcpy+0x94>
  404500:	f851 3b04 	ldr.w	r3, [r1], #4
  404504:	f840 3b04 	str.w	r3, [r0], #4
  404508:	f851 3b04 	ldr.w	r3, [r1], #4
  40450c:	f840 3b04 	str.w	r3, [r0], #4
  404510:	f851 3b04 	ldr.w	r3, [r1], #4
  404514:	f840 3b04 	str.w	r3, [r0], #4
  404518:	f851 3b04 	ldr.w	r3, [r1], #4
  40451c:	f840 3b04 	str.w	r3, [r0], #4
  404520:	f851 3b04 	ldr.w	r3, [r1], #4
  404524:	f840 3b04 	str.w	r3, [r0], #4
  404528:	f851 3b04 	ldr.w	r3, [r1], #4
  40452c:	f840 3b04 	str.w	r3, [r0], #4
  404530:	f851 3b04 	ldr.w	r3, [r1], #4
  404534:	f840 3b04 	str.w	r3, [r0], #4
  404538:	f851 3b04 	ldr.w	r3, [r1], #4
  40453c:	f840 3b04 	str.w	r3, [r0], #4
  404540:	f851 3b04 	ldr.w	r3, [r1], #4
  404544:	f840 3b04 	str.w	r3, [r0], #4
  404548:	f851 3b04 	ldr.w	r3, [r1], #4
  40454c:	f840 3b04 	str.w	r3, [r0], #4
  404550:	f851 3b04 	ldr.w	r3, [r1], #4
  404554:	f840 3b04 	str.w	r3, [r0], #4
  404558:	f851 3b04 	ldr.w	r3, [r1], #4
  40455c:	f840 3b04 	str.w	r3, [r0], #4
  404560:	f851 3b04 	ldr.w	r3, [r1], #4
  404564:	f840 3b04 	str.w	r3, [r0], #4
  404568:	f851 3b04 	ldr.w	r3, [r1], #4
  40456c:	f840 3b04 	str.w	r3, [r0], #4
  404570:	f851 3b04 	ldr.w	r3, [r1], #4
  404574:	f840 3b04 	str.w	r3, [r0], #4
  404578:	f851 3b04 	ldr.w	r3, [r1], #4
  40457c:	f840 3b04 	str.w	r3, [r0], #4
  404580:	3a40      	subs	r2, #64	; 0x40
  404582:	d2bd      	bcs.n	404500 <memcpy+0x10>
  404584:	3230      	adds	r2, #48	; 0x30
  404586:	d311      	bcc.n	4045ac <memcpy+0xbc>
  404588:	f851 3b04 	ldr.w	r3, [r1], #4
  40458c:	f840 3b04 	str.w	r3, [r0], #4
  404590:	f851 3b04 	ldr.w	r3, [r1], #4
  404594:	f840 3b04 	str.w	r3, [r0], #4
  404598:	f851 3b04 	ldr.w	r3, [r1], #4
  40459c:	f840 3b04 	str.w	r3, [r0], #4
  4045a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4045a4:	f840 3b04 	str.w	r3, [r0], #4
  4045a8:	3a10      	subs	r2, #16
  4045aa:	d2ed      	bcs.n	404588 <memcpy+0x98>
  4045ac:	320c      	adds	r2, #12
  4045ae:	d305      	bcc.n	4045bc <memcpy+0xcc>
  4045b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4045b4:	f840 3b04 	str.w	r3, [r0], #4
  4045b8:	3a04      	subs	r2, #4
  4045ba:	d2f9      	bcs.n	4045b0 <memcpy+0xc0>
  4045bc:	3204      	adds	r2, #4
  4045be:	d008      	beq.n	4045d2 <memcpy+0xe2>
  4045c0:	07d2      	lsls	r2, r2, #31
  4045c2:	bf1c      	itt	ne
  4045c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4045c8:	f800 3b01 	strbne.w	r3, [r0], #1
  4045cc:	d301      	bcc.n	4045d2 <memcpy+0xe2>
  4045ce:	880b      	ldrh	r3, [r1, #0]
  4045d0:	8003      	strh	r3, [r0, #0]
  4045d2:	4660      	mov	r0, ip
  4045d4:	4770      	bx	lr
  4045d6:	bf00      	nop
  4045d8:	2a08      	cmp	r2, #8
  4045da:	d313      	bcc.n	404604 <memcpy+0x114>
  4045dc:	078b      	lsls	r3, r1, #30
  4045de:	d08d      	beq.n	4044fc <memcpy+0xc>
  4045e0:	f010 0303 	ands.w	r3, r0, #3
  4045e4:	d08a      	beq.n	4044fc <memcpy+0xc>
  4045e6:	f1c3 0304 	rsb	r3, r3, #4
  4045ea:	1ad2      	subs	r2, r2, r3
  4045ec:	07db      	lsls	r3, r3, #31
  4045ee:	bf1c      	itt	ne
  4045f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4045f4:	f800 3b01 	strbne.w	r3, [r0], #1
  4045f8:	d380      	bcc.n	4044fc <memcpy+0xc>
  4045fa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4045fe:	f820 3b02 	strh.w	r3, [r0], #2
  404602:	e77b      	b.n	4044fc <memcpy+0xc>
  404604:	3a04      	subs	r2, #4
  404606:	d3d9      	bcc.n	4045bc <memcpy+0xcc>
  404608:	3a01      	subs	r2, #1
  40460a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40460e:	f800 3b01 	strb.w	r3, [r0], #1
  404612:	d2f9      	bcs.n	404608 <memcpy+0x118>
  404614:	780b      	ldrb	r3, [r1, #0]
  404616:	7003      	strb	r3, [r0, #0]
  404618:	784b      	ldrb	r3, [r1, #1]
  40461a:	7043      	strb	r3, [r0, #1]
  40461c:	788b      	ldrb	r3, [r1, #2]
  40461e:	7083      	strb	r3, [r0, #2]
  404620:	4660      	mov	r0, ip
  404622:	4770      	bx	lr

00404624 <__malloc_lock>:
  404624:	4801      	ldr	r0, [pc, #4]	; (40462c <__malloc_lock+0x8>)
  404626:	f7ff bc5d 	b.w	403ee4 <__retarget_lock_acquire_recursive>
  40462a:	bf00      	nop
  40462c:	20000e88 	.word	0x20000e88

00404630 <__malloc_unlock>:
  404630:	4801      	ldr	r0, [pc, #4]	; (404638 <__malloc_unlock+0x8>)
  404632:	f7ff bc59 	b.w	403ee8 <__retarget_lock_release_recursive>
  404636:	bf00      	nop
  404638:	20000e88 	.word	0x20000e88

0040463c <_Balloc>:
  40463c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40463e:	b570      	push	{r4, r5, r6, lr}
  404640:	4605      	mov	r5, r0
  404642:	460c      	mov	r4, r1
  404644:	b14b      	cbz	r3, 40465a <_Balloc+0x1e>
  404646:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40464a:	b180      	cbz	r0, 40466e <_Balloc+0x32>
  40464c:	6802      	ldr	r2, [r0, #0]
  40464e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404652:	2300      	movs	r3, #0
  404654:	6103      	str	r3, [r0, #16]
  404656:	60c3      	str	r3, [r0, #12]
  404658:	bd70      	pop	{r4, r5, r6, pc}
  40465a:	2221      	movs	r2, #33	; 0x21
  40465c:	2104      	movs	r1, #4
  40465e:	f000 fc5d 	bl	404f1c <_calloc_r>
  404662:	64e8      	str	r0, [r5, #76]	; 0x4c
  404664:	4603      	mov	r3, r0
  404666:	2800      	cmp	r0, #0
  404668:	d1ed      	bne.n	404646 <_Balloc+0xa>
  40466a:	2000      	movs	r0, #0
  40466c:	bd70      	pop	{r4, r5, r6, pc}
  40466e:	2101      	movs	r1, #1
  404670:	fa01 f604 	lsl.w	r6, r1, r4
  404674:	1d72      	adds	r2, r6, #5
  404676:	4628      	mov	r0, r5
  404678:	0092      	lsls	r2, r2, #2
  40467a:	f000 fc4f 	bl	404f1c <_calloc_r>
  40467e:	2800      	cmp	r0, #0
  404680:	d0f3      	beq.n	40466a <_Balloc+0x2e>
  404682:	6044      	str	r4, [r0, #4]
  404684:	6086      	str	r6, [r0, #8]
  404686:	e7e4      	b.n	404652 <_Balloc+0x16>

00404688 <_Bfree>:
  404688:	b131      	cbz	r1, 404698 <_Bfree+0x10>
  40468a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40468c:	684a      	ldr	r2, [r1, #4]
  40468e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404692:	6008      	str	r0, [r1, #0]
  404694:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404698:	4770      	bx	lr
  40469a:	bf00      	nop

0040469c <__multadd>:
  40469c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40469e:	690c      	ldr	r4, [r1, #16]
  4046a0:	b083      	sub	sp, #12
  4046a2:	460d      	mov	r5, r1
  4046a4:	4606      	mov	r6, r0
  4046a6:	f101 0e14 	add.w	lr, r1, #20
  4046aa:	2700      	movs	r7, #0
  4046ac:	f8de 0000 	ldr.w	r0, [lr]
  4046b0:	b281      	uxth	r1, r0
  4046b2:	fb02 3301 	mla	r3, r2, r1, r3
  4046b6:	0c01      	lsrs	r1, r0, #16
  4046b8:	0c18      	lsrs	r0, r3, #16
  4046ba:	fb02 0101 	mla	r1, r2, r1, r0
  4046be:	b29b      	uxth	r3, r3
  4046c0:	3701      	adds	r7, #1
  4046c2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4046c6:	42bc      	cmp	r4, r7
  4046c8:	f84e 3b04 	str.w	r3, [lr], #4
  4046cc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4046d0:	dcec      	bgt.n	4046ac <__multadd+0x10>
  4046d2:	b13b      	cbz	r3, 4046e4 <__multadd+0x48>
  4046d4:	68aa      	ldr	r2, [r5, #8]
  4046d6:	4294      	cmp	r4, r2
  4046d8:	da07      	bge.n	4046ea <__multadd+0x4e>
  4046da:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4046de:	3401      	adds	r4, #1
  4046e0:	6153      	str	r3, [r2, #20]
  4046e2:	612c      	str	r4, [r5, #16]
  4046e4:	4628      	mov	r0, r5
  4046e6:	b003      	add	sp, #12
  4046e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4046ea:	6869      	ldr	r1, [r5, #4]
  4046ec:	9301      	str	r3, [sp, #4]
  4046ee:	3101      	adds	r1, #1
  4046f0:	4630      	mov	r0, r6
  4046f2:	f7ff ffa3 	bl	40463c <_Balloc>
  4046f6:	692a      	ldr	r2, [r5, #16]
  4046f8:	3202      	adds	r2, #2
  4046fa:	f105 010c 	add.w	r1, r5, #12
  4046fe:	4607      	mov	r7, r0
  404700:	0092      	lsls	r2, r2, #2
  404702:	300c      	adds	r0, #12
  404704:	f7ff fef4 	bl	4044f0 <memcpy>
  404708:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40470a:	6869      	ldr	r1, [r5, #4]
  40470c:	9b01      	ldr	r3, [sp, #4]
  40470e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404712:	6028      	str	r0, [r5, #0]
  404714:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404718:	463d      	mov	r5, r7
  40471a:	e7de      	b.n	4046da <__multadd+0x3e>

0040471c <__hi0bits>:
  40471c:	0c02      	lsrs	r2, r0, #16
  40471e:	0412      	lsls	r2, r2, #16
  404720:	4603      	mov	r3, r0
  404722:	b9b2      	cbnz	r2, 404752 <__hi0bits+0x36>
  404724:	0403      	lsls	r3, r0, #16
  404726:	2010      	movs	r0, #16
  404728:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40472c:	bf04      	itt	eq
  40472e:	021b      	lsleq	r3, r3, #8
  404730:	3008      	addeq	r0, #8
  404732:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404736:	bf04      	itt	eq
  404738:	011b      	lsleq	r3, r3, #4
  40473a:	3004      	addeq	r0, #4
  40473c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404740:	bf04      	itt	eq
  404742:	009b      	lsleq	r3, r3, #2
  404744:	3002      	addeq	r0, #2
  404746:	2b00      	cmp	r3, #0
  404748:	db02      	blt.n	404750 <__hi0bits+0x34>
  40474a:	005b      	lsls	r3, r3, #1
  40474c:	d403      	bmi.n	404756 <__hi0bits+0x3a>
  40474e:	2020      	movs	r0, #32
  404750:	4770      	bx	lr
  404752:	2000      	movs	r0, #0
  404754:	e7e8      	b.n	404728 <__hi0bits+0xc>
  404756:	3001      	adds	r0, #1
  404758:	4770      	bx	lr
  40475a:	bf00      	nop

0040475c <__lo0bits>:
  40475c:	6803      	ldr	r3, [r0, #0]
  40475e:	f013 0207 	ands.w	r2, r3, #7
  404762:	4601      	mov	r1, r0
  404764:	d007      	beq.n	404776 <__lo0bits+0x1a>
  404766:	07da      	lsls	r2, r3, #31
  404768:	d421      	bmi.n	4047ae <__lo0bits+0x52>
  40476a:	0798      	lsls	r0, r3, #30
  40476c:	d421      	bmi.n	4047b2 <__lo0bits+0x56>
  40476e:	089b      	lsrs	r3, r3, #2
  404770:	600b      	str	r3, [r1, #0]
  404772:	2002      	movs	r0, #2
  404774:	4770      	bx	lr
  404776:	b298      	uxth	r0, r3
  404778:	b198      	cbz	r0, 4047a2 <__lo0bits+0x46>
  40477a:	4610      	mov	r0, r2
  40477c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404780:	bf04      	itt	eq
  404782:	0a1b      	lsreq	r3, r3, #8
  404784:	3008      	addeq	r0, #8
  404786:	071a      	lsls	r2, r3, #28
  404788:	bf04      	itt	eq
  40478a:	091b      	lsreq	r3, r3, #4
  40478c:	3004      	addeq	r0, #4
  40478e:	079a      	lsls	r2, r3, #30
  404790:	bf04      	itt	eq
  404792:	089b      	lsreq	r3, r3, #2
  404794:	3002      	addeq	r0, #2
  404796:	07da      	lsls	r2, r3, #31
  404798:	d407      	bmi.n	4047aa <__lo0bits+0x4e>
  40479a:	085b      	lsrs	r3, r3, #1
  40479c:	d104      	bne.n	4047a8 <__lo0bits+0x4c>
  40479e:	2020      	movs	r0, #32
  4047a0:	4770      	bx	lr
  4047a2:	0c1b      	lsrs	r3, r3, #16
  4047a4:	2010      	movs	r0, #16
  4047a6:	e7e9      	b.n	40477c <__lo0bits+0x20>
  4047a8:	3001      	adds	r0, #1
  4047aa:	600b      	str	r3, [r1, #0]
  4047ac:	4770      	bx	lr
  4047ae:	2000      	movs	r0, #0
  4047b0:	4770      	bx	lr
  4047b2:	085b      	lsrs	r3, r3, #1
  4047b4:	600b      	str	r3, [r1, #0]
  4047b6:	2001      	movs	r0, #1
  4047b8:	4770      	bx	lr
  4047ba:	bf00      	nop

004047bc <__i2b>:
  4047bc:	b510      	push	{r4, lr}
  4047be:	460c      	mov	r4, r1
  4047c0:	2101      	movs	r1, #1
  4047c2:	f7ff ff3b 	bl	40463c <_Balloc>
  4047c6:	2201      	movs	r2, #1
  4047c8:	6144      	str	r4, [r0, #20]
  4047ca:	6102      	str	r2, [r0, #16]
  4047cc:	bd10      	pop	{r4, pc}
  4047ce:	bf00      	nop

004047d0 <__multiply>:
  4047d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047d4:	690c      	ldr	r4, [r1, #16]
  4047d6:	6915      	ldr	r5, [r2, #16]
  4047d8:	42ac      	cmp	r4, r5
  4047da:	b083      	sub	sp, #12
  4047dc:	468b      	mov	fp, r1
  4047de:	4616      	mov	r6, r2
  4047e0:	da04      	bge.n	4047ec <__multiply+0x1c>
  4047e2:	4622      	mov	r2, r4
  4047e4:	46b3      	mov	fp, r6
  4047e6:	462c      	mov	r4, r5
  4047e8:	460e      	mov	r6, r1
  4047ea:	4615      	mov	r5, r2
  4047ec:	f8db 3008 	ldr.w	r3, [fp, #8]
  4047f0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4047f4:	eb04 0805 	add.w	r8, r4, r5
  4047f8:	4598      	cmp	r8, r3
  4047fa:	bfc8      	it	gt
  4047fc:	3101      	addgt	r1, #1
  4047fe:	f7ff ff1d 	bl	40463c <_Balloc>
  404802:	f100 0914 	add.w	r9, r0, #20
  404806:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40480a:	45d1      	cmp	r9, sl
  40480c:	9000      	str	r0, [sp, #0]
  40480e:	d205      	bcs.n	40481c <__multiply+0x4c>
  404810:	464b      	mov	r3, r9
  404812:	2100      	movs	r1, #0
  404814:	f843 1b04 	str.w	r1, [r3], #4
  404818:	459a      	cmp	sl, r3
  40481a:	d8fb      	bhi.n	404814 <__multiply+0x44>
  40481c:	f106 0c14 	add.w	ip, r6, #20
  404820:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404824:	f10b 0b14 	add.w	fp, fp, #20
  404828:	459c      	cmp	ip, r3
  40482a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40482e:	d24c      	bcs.n	4048ca <__multiply+0xfa>
  404830:	f8cd a004 	str.w	sl, [sp, #4]
  404834:	469a      	mov	sl, r3
  404836:	f8dc 5000 	ldr.w	r5, [ip]
  40483a:	b2af      	uxth	r7, r5
  40483c:	b1ef      	cbz	r7, 40487a <__multiply+0xaa>
  40483e:	2100      	movs	r1, #0
  404840:	464d      	mov	r5, r9
  404842:	465e      	mov	r6, fp
  404844:	460c      	mov	r4, r1
  404846:	f856 2b04 	ldr.w	r2, [r6], #4
  40484a:	6828      	ldr	r0, [r5, #0]
  40484c:	b293      	uxth	r3, r2
  40484e:	b281      	uxth	r1, r0
  404850:	fb07 1303 	mla	r3, r7, r3, r1
  404854:	0c12      	lsrs	r2, r2, #16
  404856:	0c01      	lsrs	r1, r0, #16
  404858:	4423      	add	r3, r4
  40485a:	fb07 1102 	mla	r1, r7, r2, r1
  40485e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404862:	b29b      	uxth	r3, r3
  404864:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404868:	45b6      	cmp	lr, r6
  40486a:	f845 3b04 	str.w	r3, [r5], #4
  40486e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404872:	d8e8      	bhi.n	404846 <__multiply+0x76>
  404874:	602c      	str	r4, [r5, #0]
  404876:	f8dc 5000 	ldr.w	r5, [ip]
  40487a:	0c2d      	lsrs	r5, r5, #16
  40487c:	d01d      	beq.n	4048ba <__multiply+0xea>
  40487e:	f8d9 3000 	ldr.w	r3, [r9]
  404882:	4648      	mov	r0, r9
  404884:	461c      	mov	r4, r3
  404886:	4659      	mov	r1, fp
  404888:	2200      	movs	r2, #0
  40488a:	880e      	ldrh	r6, [r1, #0]
  40488c:	0c24      	lsrs	r4, r4, #16
  40488e:	fb05 4406 	mla	r4, r5, r6, r4
  404892:	4422      	add	r2, r4
  404894:	b29b      	uxth	r3, r3
  404896:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40489a:	f840 3b04 	str.w	r3, [r0], #4
  40489e:	f851 3b04 	ldr.w	r3, [r1], #4
  4048a2:	6804      	ldr	r4, [r0, #0]
  4048a4:	0c1b      	lsrs	r3, r3, #16
  4048a6:	b2a6      	uxth	r6, r4
  4048a8:	fb05 6303 	mla	r3, r5, r3, r6
  4048ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4048b0:	458e      	cmp	lr, r1
  4048b2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4048b6:	d8e8      	bhi.n	40488a <__multiply+0xba>
  4048b8:	6003      	str	r3, [r0, #0]
  4048ba:	f10c 0c04 	add.w	ip, ip, #4
  4048be:	45e2      	cmp	sl, ip
  4048c0:	f109 0904 	add.w	r9, r9, #4
  4048c4:	d8b7      	bhi.n	404836 <__multiply+0x66>
  4048c6:	f8dd a004 	ldr.w	sl, [sp, #4]
  4048ca:	f1b8 0f00 	cmp.w	r8, #0
  4048ce:	dd0b      	ble.n	4048e8 <__multiply+0x118>
  4048d0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4048d4:	f1aa 0a04 	sub.w	sl, sl, #4
  4048d8:	b11b      	cbz	r3, 4048e2 <__multiply+0x112>
  4048da:	e005      	b.n	4048e8 <__multiply+0x118>
  4048dc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4048e0:	b913      	cbnz	r3, 4048e8 <__multiply+0x118>
  4048e2:	f1b8 0801 	subs.w	r8, r8, #1
  4048e6:	d1f9      	bne.n	4048dc <__multiply+0x10c>
  4048e8:	9800      	ldr	r0, [sp, #0]
  4048ea:	f8c0 8010 	str.w	r8, [r0, #16]
  4048ee:	b003      	add	sp, #12
  4048f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004048f4 <__pow5mult>:
  4048f4:	f012 0303 	ands.w	r3, r2, #3
  4048f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4048fc:	4614      	mov	r4, r2
  4048fe:	4607      	mov	r7, r0
  404900:	d12e      	bne.n	404960 <__pow5mult+0x6c>
  404902:	460d      	mov	r5, r1
  404904:	10a4      	asrs	r4, r4, #2
  404906:	d01c      	beq.n	404942 <__pow5mult+0x4e>
  404908:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40490a:	b396      	cbz	r6, 404972 <__pow5mult+0x7e>
  40490c:	07e3      	lsls	r3, r4, #31
  40490e:	f04f 0800 	mov.w	r8, #0
  404912:	d406      	bmi.n	404922 <__pow5mult+0x2e>
  404914:	1064      	asrs	r4, r4, #1
  404916:	d014      	beq.n	404942 <__pow5mult+0x4e>
  404918:	6830      	ldr	r0, [r6, #0]
  40491a:	b1a8      	cbz	r0, 404948 <__pow5mult+0x54>
  40491c:	4606      	mov	r6, r0
  40491e:	07e3      	lsls	r3, r4, #31
  404920:	d5f8      	bpl.n	404914 <__pow5mult+0x20>
  404922:	4632      	mov	r2, r6
  404924:	4629      	mov	r1, r5
  404926:	4638      	mov	r0, r7
  404928:	f7ff ff52 	bl	4047d0 <__multiply>
  40492c:	b1b5      	cbz	r5, 40495c <__pow5mult+0x68>
  40492e:	686a      	ldr	r2, [r5, #4]
  404930:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404932:	1064      	asrs	r4, r4, #1
  404934:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404938:	6029      	str	r1, [r5, #0]
  40493a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40493e:	4605      	mov	r5, r0
  404940:	d1ea      	bne.n	404918 <__pow5mult+0x24>
  404942:	4628      	mov	r0, r5
  404944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404948:	4632      	mov	r2, r6
  40494a:	4631      	mov	r1, r6
  40494c:	4638      	mov	r0, r7
  40494e:	f7ff ff3f 	bl	4047d0 <__multiply>
  404952:	6030      	str	r0, [r6, #0]
  404954:	f8c0 8000 	str.w	r8, [r0]
  404958:	4606      	mov	r6, r0
  40495a:	e7e0      	b.n	40491e <__pow5mult+0x2a>
  40495c:	4605      	mov	r5, r0
  40495e:	e7d9      	b.n	404914 <__pow5mult+0x20>
  404960:	1e5a      	subs	r2, r3, #1
  404962:	4d0b      	ldr	r5, [pc, #44]	; (404990 <__pow5mult+0x9c>)
  404964:	2300      	movs	r3, #0
  404966:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40496a:	f7ff fe97 	bl	40469c <__multadd>
  40496e:	4605      	mov	r5, r0
  404970:	e7c8      	b.n	404904 <__pow5mult+0x10>
  404972:	2101      	movs	r1, #1
  404974:	4638      	mov	r0, r7
  404976:	f7ff fe61 	bl	40463c <_Balloc>
  40497a:	f240 2171 	movw	r1, #625	; 0x271
  40497e:	2201      	movs	r2, #1
  404980:	2300      	movs	r3, #0
  404982:	6141      	str	r1, [r0, #20]
  404984:	6102      	str	r2, [r0, #16]
  404986:	4606      	mov	r6, r0
  404988:	64b8      	str	r0, [r7, #72]	; 0x48
  40498a:	6003      	str	r3, [r0, #0]
  40498c:	e7be      	b.n	40490c <__pow5mult+0x18>
  40498e:	bf00      	nop
  404990:	00406bd8 	.word	0x00406bd8

00404994 <__lshift>:
  404994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404998:	4691      	mov	r9, r2
  40499a:	690a      	ldr	r2, [r1, #16]
  40499c:	688b      	ldr	r3, [r1, #8]
  40499e:	ea4f 1469 	mov.w	r4, r9, asr #5
  4049a2:	eb04 0802 	add.w	r8, r4, r2
  4049a6:	f108 0501 	add.w	r5, r8, #1
  4049aa:	429d      	cmp	r5, r3
  4049ac:	460e      	mov	r6, r1
  4049ae:	4607      	mov	r7, r0
  4049b0:	6849      	ldr	r1, [r1, #4]
  4049b2:	dd04      	ble.n	4049be <__lshift+0x2a>
  4049b4:	005b      	lsls	r3, r3, #1
  4049b6:	429d      	cmp	r5, r3
  4049b8:	f101 0101 	add.w	r1, r1, #1
  4049bc:	dcfa      	bgt.n	4049b4 <__lshift+0x20>
  4049be:	4638      	mov	r0, r7
  4049c0:	f7ff fe3c 	bl	40463c <_Balloc>
  4049c4:	2c00      	cmp	r4, #0
  4049c6:	f100 0314 	add.w	r3, r0, #20
  4049ca:	dd06      	ble.n	4049da <__lshift+0x46>
  4049cc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4049d0:	2100      	movs	r1, #0
  4049d2:	f843 1b04 	str.w	r1, [r3], #4
  4049d6:	429a      	cmp	r2, r3
  4049d8:	d1fb      	bne.n	4049d2 <__lshift+0x3e>
  4049da:	6934      	ldr	r4, [r6, #16]
  4049dc:	f106 0114 	add.w	r1, r6, #20
  4049e0:	f019 091f 	ands.w	r9, r9, #31
  4049e4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4049e8:	d01d      	beq.n	404a26 <__lshift+0x92>
  4049ea:	f1c9 0c20 	rsb	ip, r9, #32
  4049ee:	2200      	movs	r2, #0
  4049f0:	680c      	ldr	r4, [r1, #0]
  4049f2:	fa04 f409 	lsl.w	r4, r4, r9
  4049f6:	4314      	orrs	r4, r2
  4049f8:	f843 4b04 	str.w	r4, [r3], #4
  4049fc:	f851 2b04 	ldr.w	r2, [r1], #4
  404a00:	458e      	cmp	lr, r1
  404a02:	fa22 f20c 	lsr.w	r2, r2, ip
  404a06:	d8f3      	bhi.n	4049f0 <__lshift+0x5c>
  404a08:	601a      	str	r2, [r3, #0]
  404a0a:	b10a      	cbz	r2, 404a10 <__lshift+0x7c>
  404a0c:	f108 0502 	add.w	r5, r8, #2
  404a10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404a12:	6872      	ldr	r2, [r6, #4]
  404a14:	3d01      	subs	r5, #1
  404a16:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404a1a:	6105      	str	r5, [r0, #16]
  404a1c:	6031      	str	r1, [r6, #0]
  404a1e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a26:	3b04      	subs	r3, #4
  404a28:	f851 2b04 	ldr.w	r2, [r1], #4
  404a2c:	f843 2f04 	str.w	r2, [r3, #4]!
  404a30:	458e      	cmp	lr, r1
  404a32:	d8f9      	bhi.n	404a28 <__lshift+0x94>
  404a34:	e7ec      	b.n	404a10 <__lshift+0x7c>
  404a36:	bf00      	nop

00404a38 <__mcmp>:
  404a38:	b430      	push	{r4, r5}
  404a3a:	690b      	ldr	r3, [r1, #16]
  404a3c:	4605      	mov	r5, r0
  404a3e:	6900      	ldr	r0, [r0, #16]
  404a40:	1ac0      	subs	r0, r0, r3
  404a42:	d10f      	bne.n	404a64 <__mcmp+0x2c>
  404a44:	009b      	lsls	r3, r3, #2
  404a46:	3514      	adds	r5, #20
  404a48:	3114      	adds	r1, #20
  404a4a:	4419      	add	r1, r3
  404a4c:	442b      	add	r3, r5
  404a4e:	e001      	b.n	404a54 <__mcmp+0x1c>
  404a50:	429d      	cmp	r5, r3
  404a52:	d207      	bcs.n	404a64 <__mcmp+0x2c>
  404a54:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404a58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404a5c:	4294      	cmp	r4, r2
  404a5e:	d0f7      	beq.n	404a50 <__mcmp+0x18>
  404a60:	d302      	bcc.n	404a68 <__mcmp+0x30>
  404a62:	2001      	movs	r0, #1
  404a64:	bc30      	pop	{r4, r5}
  404a66:	4770      	bx	lr
  404a68:	f04f 30ff 	mov.w	r0, #4294967295
  404a6c:	e7fa      	b.n	404a64 <__mcmp+0x2c>
  404a6e:	bf00      	nop

00404a70 <__mdiff>:
  404a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a74:	690f      	ldr	r7, [r1, #16]
  404a76:	460e      	mov	r6, r1
  404a78:	6911      	ldr	r1, [r2, #16]
  404a7a:	1a7f      	subs	r7, r7, r1
  404a7c:	2f00      	cmp	r7, #0
  404a7e:	4690      	mov	r8, r2
  404a80:	d117      	bne.n	404ab2 <__mdiff+0x42>
  404a82:	0089      	lsls	r1, r1, #2
  404a84:	f106 0514 	add.w	r5, r6, #20
  404a88:	f102 0e14 	add.w	lr, r2, #20
  404a8c:	186b      	adds	r3, r5, r1
  404a8e:	4471      	add	r1, lr
  404a90:	e001      	b.n	404a96 <__mdiff+0x26>
  404a92:	429d      	cmp	r5, r3
  404a94:	d25c      	bcs.n	404b50 <__mdiff+0xe0>
  404a96:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404a9a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404a9e:	42a2      	cmp	r2, r4
  404aa0:	d0f7      	beq.n	404a92 <__mdiff+0x22>
  404aa2:	d25e      	bcs.n	404b62 <__mdiff+0xf2>
  404aa4:	4633      	mov	r3, r6
  404aa6:	462c      	mov	r4, r5
  404aa8:	4646      	mov	r6, r8
  404aaa:	4675      	mov	r5, lr
  404aac:	4698      	mov	r8, r3
  404aae:	2701      	movs	r7, #1
  404ab0:	e005      	b.n	404abe <__mdiff+0x4e>
  404ab2:	db58      	blt.n	404b66 <__mdiff+0xf6>
  404ab4:	f106 0514 	add.w	r5, r6, #20
  404ab8:	f108 0414 	add.w	r4, r8, #20
  404abc:	2700      	movs	r7, #0
  404abe:	6871      	ldr	r1, [r6, #4]
  404ac0:	f7ff fdbc 	bl	40463c <_Balloc>
  404ac4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404ac8:	6936      	ldr	r6, [r6, #16]
  404aca:	60c7      	str	r7, [r0, #12]
  404acc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404ad0:	46a6      	mov	lr, r4
  404ad2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404ad6:	f100 0414 	add.w	r4, r0, #20
  404ada:	2300      	movs	r3, #0
  404adc:	f85e 1b04 	ldr.w	r1, [lr], #4
  404ae0:	f855 8b04 	ldr.w	r8, [r5], #4
  404ae4:	b28a      	uxth	r2, r1
  404ae6:	fa13 f388 	uxtah	r3, r3, r8
  404aea:	0c09      	lsrs	r1, r1, #16
  404aec:	1a9a      	subs	r2, r3, r2
  404aee:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404af2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404af6:	b292      	uxth	r2, r2
  404af8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404afc:	45f4      	cmp	ip, lr
  404afe:	f844 2b04 	str.w	r2, [r4], #4
  404b02:	ea4f 4323 	mov.w	r3, r3, asr #16
  404b06:	d8e9      	bhi.n	404adc <__mdiff+0x6c>
  404b08:	42af      	cmp	r7, r5
  404b0a:	d917      	bls.n	404b3c <__mdiff+0xcc>
  404b0c:	46a4      	mov	ip, r4
  404b0e:	46ae      	mov	lr, r5
  404b10:	f85e 2b04 	ldr.w	r2, [lr], #4
  404b14:	fa13 f382 	uxtah	r3, r3, r2
  404b18:	1419      	asrs	r1, r3, #16
  404b1a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404b1e:	b29b      	uxth	r3, r3
  404b20:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404b24:	4577      	cmp	r7, lr
  404b26:	f84c 2b04 	str.w	r2, [ip], #4
  404b2a:	ea4f 4321 	mov.w	r3, r1, asr #16
  404b2e:	d8ef      	bhi.n	404b10 <__mdiff+0xa0>
  404b30:	43ed      	mvns	r5, r5
  404b32:	442f      	add	r7, r5
  404b34:	f027 0703 	bic.w	r7, r7, #3
  404b38:	3704      	adds	r7, #4
  404b3a:	443c      	add	r4, r7
  404b3c:	3c04      	subs	r4, #4
  404b3e:	b922      	cbnz	r2, 404b4a <__mdiff+0xda>
  404b40:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404b44:	3e01      	subs	r6, #1
  404b46:	2b00      	cmp	r3, #0
  404b48:	d0fa      	beq.n	404b40 <__mdiff+0xd0>
  404b4a:	6106      	str	r6, [r0, #16]
  404b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b50:	2100      	movs	r1, #0
  404b52:	f7ff fd73 	bl	40463c <_Balloc>
  404b56:	2201      	movs	r2, #1
  404b58:	2300      	movs	r3, #0
  404b5a:	6102      	str	r2, [r0, #16]
  404b5c:	6143      	str	r3, [r0, #20]
  404b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b62:	4674      	mov	r4, lr
  404b64:	e7ab      	b.n	404abe <__mdiff+0x4e>
  404b66:	4633      	mov	r3, r6
  404b68:	f106 0414 	add.w	r4, r6, #20
  404b6c:	f102 0514 	add.w	r5, r2, #20
  404b70:	4616      	mov	r6, r2
  404b72:	2701      	movs	r7, #1
  404b74:	4698      	mov	r8, r3
  404b76:	e7a2      	b.n	404abe <__mdiff+0x4e>

00404b78 <__d2b>:
  404b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b7c:	b082      	sub	sp, #8
  404b7e:	2101      	movs	r1, #1
  404b80:	461c      	mov	r4, r3
  404b82:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404b86:	4615      	mov	r5, r2
  404b88:	9e08      	ldr	r6, [sp, #32]
  404b8a:	f7ff fd57 	bl	40463c <_Balloc>
  404b8e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404b92:	4680      	mov	r8, r0
  404b94:	b10f      	cbz	r7, 404b9a <__d2b+0x22>
  404b96:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404b9a:	9401      	str	r4, [sp, #4]
  404b9c:	b31d      	cbz	r5, 404be6 <__d2b+0x6e>
  404b9e:	a802      	add	r0, sp, #8
  404ba0:	f840 5d08 	str.w	r5, [r0, #-8]!
  404ba4:	f7ff fdda 	bl	40475c <__lo0bits>
  404ba8:	2800      	cmp	r0, #0
  404baa:	d134      	bne.n	404c16 <__d2b+0x9e>
  404bac:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404bb0:	f8c8 2014 	str.w	r2, [r8, #20]
  404bb4:	2b00      	cmp	r3, #0
  404bb6:	bf0c      	ite	eq
  404bb8:	2101      	moveq	r1, #1
  404bba:	2102      	movne	r1, #2
  404bbc:	f8c8 3018 	str.w	r3, [r8, #24]
  404bc0:	f8c8 1010 	str.w	r1, [r8, #16]
  404bc4:	b9df      	cbnz	r7, 404bfe <__d2b+0x86>
  404bc6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  404bca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404bce:	6030      	str	r0, [r6, #0]
  404bd0:	6918      	ldr	r0, [r3, #16]
  404bd2:	f7ff fda3 	bl	40471c <__hi0bits>
  404bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404bd8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404bdc:	6018      	str	r0, [r3, #0]
  404bde:	4640      	mov	r0, r8
  404be0:	b002      	add	sp, #8
  404be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404be6:	a801      	add	r0, sp, #4
  404be8:	f7ff fdb8 	bl	40475c <__lo0bits>
  404bec:	9b01      	ldr	r3, [sp, #4]
  404bee:	f8c8 3014 	str.w	r3, [r8, #20]
  404bf2:	2101      	movs	r1, #1
  404bf4:	3020      	adds	r0, #32
  404bf6:	f8c8 1010 	str.w	r1, [r8, #16]
  404bfa:	2f00      	cmp	r7, #0
  404bfc:	d0e3      	beq.n	404bc6 <__d2b+0x4e>
  404bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404c00:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404c04:	4407      	add	r7, r0
  404c06:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404c0a:	6037      	str	r7, [r6, #0]
  404c0c:	6018      	str	r0, [r3, #0]
  404c0e:	4640      	mov	r0, r8
  404c10:	b002      	add	sp, #8
  404c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c16:	e89d 000a 	ldmia.w	sp, {r1, r3}
  404c1a:	f1c0 0220 	rsb	r2, r0, #32
  404c1e:	fa03 f202 	lsl.w	r2, r3, r2
  404c22:	430a      	orrs	r2, r1
  404c24:	40c3      	lsrs	r3, r0
  404c26:	9301      	str	r3, [sp, #4]
  404c28:	f8c8 2014 	str.w	r2, [r8, #20]
  404c2c:	e7c2      	b.n	404bb4 <__d2b+0x3c>
  404c2e:	bf00      	nop

00404c30 <_sbrk_r>:
  404c30:	b538      	push	{r3, r4, r5, lr}
  404c32:	4c07      	ldr	r4, [pc, #28]	; (404c50 <_sbrk_r+0x20>)
  404c34:	2300      	movs	r3, #0
  404c36:	4605      	mov	r5, r0
  404c38:	4608      	mov	r0, r1
  404c3a:	6023      	str	r3, [r4, #0]
  404c3c:	f7fc fc28 	bl	401490 <_sbrk>
  404c40:	1c43      	adds	r3, r0, #1
  404c42:	d000      	beq.n	404c46 <_sbrk_r+0x16>
  404c44:	bd38      	pop	{r3, r4, r5, pc}
  404c46:	6823      	ldr	r3, [r4, #0]
  404c48:	2b00      	cmp	r3, #0
  404c4a:	d0fb      	beq.n	404c44 <_sbrk_r+0x14>
  404c4c:	602b      	str	r3, [r5, #0]
  404c4e:	bd38      	pop	{r3, r4, r5, pc}
  404c50:	20000e9c 	.word	0x20000e9c
	...

00404c80 <strlen>:
  404c80:	f890 f000 	pld	[r0]
  404c84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404c88:	f020 0107 	bic.w	r1, r0, #7
  404c8c:	f06f 0c00 	mvn.w	ip, #0
  404c90:	f010 0407 	ands.w	r4, r0, #7
  404c94:	f891 f020 	pld	[r1, #32]
  404c98:	f040 8049 	bne.w	404d2e <strlen+0xae>
  404c9c:	f04f 0400 	mov.w	r4, #0
  404ca0:	f06f 0007 	mvn.w	r0, #7
  404ca4:	e9d1 2300 	ldrd	r2, r3, [r1]
  404ca8:	f891 f040 	pld	[r1, #64]	; 0x40
  404cac:	f100 0008 	add.w	r0, r0, #8
  404cb0:	fa82 f24c 	uadd8	r2, r2, ip
  404cb4:	faa4 f28c 	sel	r2, r4, ip
  404cb8:	fa83 f34c 	uadd8	r3, r3, ip
  404cbc:	faa2 f38c 	sel	r3, r2, ip
  404cc0:	bb4b      	cbnz	r3, 404d16 <strlen+0x96>
  404cc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404cc6:	fa82 f24c 	uadd8	r2, r2, ip
  404cca:	f100 0008 	add.w	r0, r0, #8
  404cce:	faa4 f28c 	sel	r2, r4, ip
  404cd2:	fa83 f34c 	uadd8	r3, r3, ip
  404cd6:	faa2 f38c 	sel	r3, r2, ip
  404cda:	b9e3      	cbnz	r3, 404d16 <strlen+0x96>
  404cdc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404ce0:	fa82 f24c 	uadd8	r2, r2, ip
  404ce4:	f100 0008 	add.w	r0, r0, #8
  404ce8:	faa4 f28c 	sel	r2, r4, ip
  404cec:	fa83 f34c 	uadd8	r3, r3, ip
  404cf0:	faa2 f38c 	sel	r3, r2, ip
  404cf4:	b97b      	cbnz	r3, 404d16 <strlen+0x96>
  404cf6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  404cfa:	f101 0120 	add.w	r1, r1, #32
  404cfe:	fa82 f24c 	uadd8	r2, r2, ip
  404d02:	f100 0008 	add.w	r0, r0, #8
  404d06:	faa4 f28c 	sel	r2, r4, ip
  404d0a:	fa83 f34c 	uadd8	r3, r3, ip
  404d0e:	faa2 f38c 	sel	r3, r2, ip
  404d12:	2b00      	cmp	r3, #0
  404d14:	d0c6      	beq.n	404ca4 <strlen+0x24>
  404d16:	2a00      	cmp	r2, #0
  404d18:	bf04      	itt	eq
  404d1a:	3004      	addeq	r0, #4
  404d1c:	461a      	moveq	r2, r3
  404d1e:	ba12      	rev	r2, r2
  404d20:	fab2 f282 	clz	r2, r2
  404d24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404d28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  404d2c:	4770      	bx	lr
  404d2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404d32:	f004 0503 	and.w	r5, r4, #3
  404d36:	f1c4 0000 	rsb	r0, r4, #0
  404d3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  404d3e:	f014 0f04 	tst.w	r4, #4
  404d42:	f891 f040 	pld	[r1, #64]	; 0x40
  404d46:	fa0c f505 	lsl.w	r5, ip, r5
  404d4a:	ea62 0205 	orn	r2, r2, r5
  404d4e:	bf1c      	itt	ne
  404d50:	ea63 0305 	ornne	r3, r3, r5
  404d54:	4662      	movne	r2, ip
  404d56:	f04f 0400 	mov.w	r4, #0
  404d5a:	e7a9      	b.n	404cb0 <strlen+0x30>

00404d5c <__ssprint_r>:
  404d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404d60:	6893      	ldr	r3, [r2, #8]
  404d62:	b083      	sub	sp, #12
  404d64:	4690      	mov	r8, r2
  404d66:	2b00      	cmp	r3, #0
  404d68:	d070      	beq.n	404e4c <__ssprint_r+0xf0>
  404d6a:	4682      	mov	sl, r0
  404d6c:	460c      	mov	r4, r1
  404d6e:	6817      	ldr	r7, [r2, #0]
  404d70:	688d      	ldr	r5, [r1, #8]
  404d72:	6808      	ldr	r0, [r1, #0]
  404d74:	e042      	b.n	404dfc <__ssprint_r+0xa0>
  404d76:	89a3      	ldrh	r3, [r4, #12]
  404d78:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404d7c:	d02e      	beq.n	404ddc <__ssprint_r+0x80>
  404d7e:	6965      	ldr	r5, [r4, #20]
  404d80:	6921      	ldr	r1, [r4, #16]
  404d82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  404d86:	eba0 0b01 	sub.w	fp, r0, r1
  404d8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  404d8e:	f10b 0001 	add.w	r0, fp, #1
  404d92:	106d      	asrs	r5, r5, #1
  404d94:	4430      	add	r0, r6
  404d96:	42a8      	cmp	r0, r5
  404d98:	462a      	mov	r2, r5
  404d9a:	bf84      	itt	hi
  404d9c:	4605      	movhi	r5, r0
  404d9e:	462a      	movhi	r2, r5
  404da0:	055b      	lsls	r3, r3, #21
  404da2:	d538      	bpl.n	404e16 <__ssprint_r+0xba>
  404da4:	4611      	mov	r1, r2
  404da6:	4650      	mov	r0, sl
  404da8:	f7ff f8a0 	bl	403eec <_malloc_r>
  404dac:	2800      	cmp	r0, #0
  404dae:	d03c      	beq.n	404e2a <__ssprint_r+0xce>
  404db0:	465a      	mov	r2, fp
  404db2:	6921      	ldr	r1, [r4, #16]
  404db4:	9001      	str	r0, [sp, #4]
  404db6:	f7ff fb9b 	bl	4044f0 <memcpy>
  404dba:	89a2      	ldrh	r2, [r4, #12]
  404dbc:	9b01      	ldr	r3, [sp, #4]
  404dbe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  404dc2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  404dc6:	81a2      	strh	r2, [r4, #12]
  404dc8:	eba5 020b 	sub.w	r2, r5, fp
  404dcc:	eb03 000b 	add.w	r0, r3, fp
  404dd0:	6165      	str	r5, [r4, #20]
  404dd2:	6123      	str	r3, [r4, #16]
  404dd4:	6020      	str	r0, [r4, #0]
  404dd6:	60a2      	str	r2, [r4, #8]
  404dd8:	4635      	mov	r5, r6
  404dda:	46b3      	mov	fp, r6
  404ddc:	465a      	mov	r2, fp
  404dde:	4649      	mov	r1, r9
  404de0:	f000 fa18 	bl	405214 <memmove>
  404de4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  404de8:	68a2      	ldr	r2, [r4, #8]
  404dea:	6820      	ldr	r0, [r4, #0]
  404dec:	1b55      	subs	r5, r2, r5
  404dee:	4458      	add	r0, fp
  404df0:	1b9e      	subs	r6, r3, r6
  404df2:	60a5      	str	r5, [r4, #8]
  404df4:	6020      	str	r0, [r4, #0]
  404df6:	f8c8 6008 	str.w	r6, [r8, #8]
  404dfa:	b33e      	cbz	r6, 404e4c <__ssprint_r+0xf0>
  404dfc:	687e      	ldr	r6, [r7, #4]
  404dfe:	463b      	mov	r3, r7
  404e00:	3708      	adds	r7, #8
  404e02:	2e00      	cmp	r6, #0
  404e04:	d0fa      	beq.n	404dfc <__ssprint_r+0xa0>
  404e06:	42ae      	cmp	r6, r5
  404e08:	f8d3 9000 	ldr.w	r9, [r3]
  404e0c:	46ab      	mov	fp, r5
  404e0e:	d2b2      	bcs.n	404d76 <__ssprint_r+0x1a>
  404e10:	4635      	mov	r5, r6
  404e12:	46b3      	mov	fp, r6
  404e14:	e7e2      	b.n	404ddc <__ssprint_r+0x80>
  404e16:	4650      	mov	r0, sl
  404e18:	f000 fa60 	bl	4052dc <_realloc_r>
  404e1c:	4603      	mov	r3, r0
  404e1e:	2800      	cmp	r0, #0
  404e20:	d1d2      	bne.n	404dc8 <__ssprint_r+0x6c>
  404e22:	6921      	ldr	r1, [r4, #16]
  404e24:	4650      	mov	r0, sl
  404e26:	f000 f8f9 	bl	40501c <_free_r>
  404e2a:	230c      	movs	r3, #12
  404e2c:	f8ca 3000 	str.w	r3, [sl]
  404e30:	89a3      	ldrh	r3, [r4, #12]
  404e32:	2200      	movs	r2, #0
  404e34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e38:	f04f 30ff 	mov.w	r0, #4294967295
  404e3c:	81a3      	strh	r3, [r4, #12]
  404e3e:	f8c8 2008 	str.w	r2, [r8, #8]
  404e42:	f8c8 2004 	str.w	r2, [r8, #4]
  404e46:	b003      	add	sp, #12
  404e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e4c:	2000      	movs	r0, #0
  404e4e:	f8c8 0004 	str.w	r0, [r8, #4]
  404e52:	b003      	add	sp, #12
  404e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404e58 <__register_exitproc>:
  404e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404e5c:	4d2c      	ldr	r5, [pc, #176]	; (404f10 <__register_exitproc+0xb8>)
  404e5e:	4606      	mov	r6, r0
  404e60:	6828      	ldr	r0, [r5, #0]
  404e62:	4698      	mov	r8, r3
  404e64:	460f      	mov	r7, r1
  404e66:	4691      	mov	r9, r2
  404e68:	f7ff f83c 	bl	403ee4 <__retarget_lock_acquire_recursive>
  404e6c:	4b29      	ldr	r3, [pc, #164]	; (404f14 <__register_exitproc+0xbc>)
  404e6e:	681c      	ldr	r4, [r3, #0]
  404e70:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404e74:	2b00      	cmp	r3, #0
  404e76:	d03e      	beq.n	404ef6 <__register_exitproc+0x9e>
  404e78:	685a      	ldr	r2, [r3, #4]
  404e7a:	2a1f      	cmp	r2, #31
  404e7c:	dc1c      	bgt.n	404eb8 <__register_exitproc+0x60>
  404e7e:	f102 0e01 	add.w	lr, r2, #1
  404e82:	b176      	cbz	r6, 404ea2 <__register_exitproc+0x4a>
  404e84:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404e88:	2401      	movs	r4, #1
  404e8a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  404e8e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404e92:	4094      	lsls	r4, r2
  404e94:	4320      	orrs	r0, r4
  404e96:	2e02      	cmp	r6, #2
  404e98:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  404e9c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404ea0:	d023      	beq.n	404eea <__register_exitproc+0x92>
  404ea2:	3202      	adds	r2, #2
  404ea4:	f8c3 e004 	str.w	lr, [r3, #4]
  404ea8:	6828      	ldr	r0, [r5, #0]
  404eaa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  404eae:	f7ff f81b 	bl	403ee8 <__retarget_lock_release_recursive>
  404eb2:	2000      	movs	r0, #0
  404eb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404eb8:	4b17      	ldr	r3, [pc, #92]	; (404f18 <__register_exitproc+0xc0>)
  404eba:	b30b      	cbz	r3, 404f00 <__register_exitproc+0xa8>
  404ebc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404ec0:	f3af 8000 	nop.w
  404ec4:	4603      	mov	r3, r0
  404ec6:	b1d8      	cbz	r0, 404f00 <__register_exitproc+0xa8>
  404ec8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  404ecc:	6002      	str	r2, [r0, #0]
  404ece:	2100      	movs	r1, #0
  404ed0:	6041      	str	r1, [r0, #4]
  404ed2:	460a      	mov	r2, r1
  404ed4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404ed8:	f04f 0e01 	mov.w	lr, #1
  404edc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  404ee0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  404ee4:	2e00      	cmp	r6, #0
  404ee6:	d0dc      	beq.n	404ea2 <__register_exitproc+0x4a>
  404ee8:	e7cc      	b.n	404e84 <__register_exitproc+0x2c>
  404eea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  404eee:	430c      	orrs	r4, r1
  404ef0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  404ef4:	e7d5      	b.n	404ea2 <__register_exitproc+0x4a>
  404ef6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  404efa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  404efe:	e7bb      	b.n	404e78 <__register_exitproc+0x20>
  404f00:	6828      	ldr	r0, [r5, #0]
  404f02:	f7fe fff1 	bl	403ee8 <__retarget_lock_release_recursive>
  404f06:	f04f 30ff 	mov.w	r0, #4294967295
  404f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404f0e:	bf00      	nop
  404f10:	20000438 	.word	0x20000438
  404f14:	00406a70 	.word	0x00406a70
  404f18:	00000000 	.word	0x00000000

00404f1c <_calloc_r>:
  404f1c:	b510      	push	{r4, lr}
  404f1e:	fb02 f101 	mul.w	r1, r2, r1
  404f22:	f7fe ffe3 	bl	403eec <_malloc_r>
  404f26:	4604      	mov	r4, r0
  404f28:	b1d8      	cbz	r0, 404f62 <_calloc_r+0x46>
  404f2a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  404f2e:	f022 0203 	bic.w	r2, r2, #3
  404f32:	3a04      	subs	r2, #4
  404f34:	2a24      	cmp	r2, #36	; 0x24
  404f36:	d818      	bhi.n	404f6a <_calloc_r+0x4e>
  404f38:	2a13      	cmp	r2, #19
  404f3a:	d914      	bls.n	404f66 <_calloc_r+0x4a>
  404f3c:	2300      	movs	r3, #0
  404f3e:	2a1b      	cmp	r2, #27
  404f40:	6003      	str	r3, [r0, #0]
  404f42:	6043      	str	r3, [r0, #4]
  404f44:	d916      	bls.n	404f74 <_calloc_r+0x58>
  404f46:	2a24      	cmp	r2, #36	; 0x24
  404f48:	6083      	str	r3, [r0, #8]
  404f4a:	60c3      	str	r3, [r0, #12]
  404f4c:	bf11      	iteee	ne
  404f4e:	f100 0210 	addne.w	r2, r0, #16
  404f52:	6103      	streq	r3, [r0, #16]
  404f54:	6143      	streq	r3, [r0, #20]
  404f56:	f100 0218 	addeq.w	r2, r0, #24
  404f5a:	2300      	movs	r3, #0
  404f5c:	6013      	str	r3, [r2, #0]
  404f5e:	6053      	str	r3, [r2, #4]
  404f60:	6093      	str	r3, [r2, #8]
  404f62:	4620      	mov	r0, r4
  404f64:	bd10      	pop	{r4, pc}
  404f66:	4602      	mov	r2, r0
  404f68:	e7f7      	b.n	404f5a <_calloc_r+0x3e>
  404f6a:	2100      	movs	r1, #0
  404f6c:	f7fc fcc2 	bl	4018f4 <memset>
  404f70:	4620      	mov	r0, r4
  404f72:	bd10      	pop	{r4, pc}
  404f74:	f100 0208 	add.w	r2, r0, #8
  404f78:	e7ef      	b.n	404f5a <_calloc_r+0x3e>
  404f7a:	bf00      	nop

00404f7c <_malloc_trim_r>:
  404f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404f7e:	4f24      	ldr	r7, [pc, #144]	; (405010 <_malloc_trim_r+0x94>)
  404f80:	460c      	mov	r4, r1
  404f82:	4606      	mov	r6, r0
  404f84:	f7ff fb4e 	bl	404624 <__malloc_lock>
  404f88:	68bb      	ldr	r3, [r7, #8]
  404f8a:	685d      	ldr	r5, [r3, #4]
  404f8c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404f90:	310f      	adds	r1, #15
  404f92:	f025 0503 	bic.w	r5, r5, #3
  404f96:	4429      	add	r1, r5
  404f98:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404f9c:	f021 010f 	bic.w	r1, r1, #15
  404fa0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404fa4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404fa8:	db07      	blt.n	404fba <_malloc_trim_r+0x3e>
  404faa:	2100      	movs	r1, #0
  404fac:	4630      	mov	r0, r6
  404fae:	f7ff fe3f 	bl	404c30 <_sbrk_r>
  404fb2:	68bb      	ldr	r3, [r7, #8]
  404fb4:	442b      	add	r3, r5
  404fb6:	4298      	cmp	r0, r3
  404fb8:	d004      	beq.n	404fc4 <_malloc_trim_r+0x48>
  404fba:	4630      	mov	r0, r6
  404fbc:	f7ff fb38 	bl	404630 <__malloc_unlock>
  404fc0:	2000      	movs	r0, #0
  404fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fc4:	4261      	negs	r1, r4
  404fc6:	4630      	mov	r0, r6
  404fc8:	f7ff fe32 	bl	404c30 <_sbrk_r>
  404fcc:	3001      	adds	r0, #1
  404fce:	d00d      	beq.n	404fec <_malloc_trim_r+0x70>
  404fd0:	4b10      	ldr	r3, [pc, #64]	; (405014 <_malloc_trim_r+0x98>)
  404fd2:	68ba      	ldr	r2, [r7, #8]
  404fd4:	6819      	ldr	r1, [r3, #0]
  404fd6:	1b2d      	subs	r5, r5, r4
  404fd8:	f045 0501 	orr.w	r5, r5, #1
  404fdc:	4630      	mov	r0, r6
  404fde:	1b09      	subs	r1, r1, r4
  404fe0:	6055      	str	r5, [r2, #4]
  404fe2:	6019      	str	r1, [r3, #0]
  404fe4:	f7ff fb24 	bl	404630 <__malloc_unlock>
  404fe8:	2001      	movs	r0, #1
  404fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fec:	2100      	movs	r1, #0
  404fee:	4630      	mov	r0, r6
  404ff0:	f7ff fe1e 	bl	404c30 <_sbrk_r>
  404ff4:	68ba      	ldr	r2, [r7, #8]
  404ff6:	1a83      	subs	r3, r0, r2
  404ff8:	2b0f      	cmp	r3, #15
  404ffa:	ddde      	ble.n	404fba <_malloc_trim_r+0x3e>
  404ffc:	4c06      	ldr	r4, [pc, #24]	; (405018 <_malloc_trim_r+0x9c>)
  404ffe:	4905      	ldr	r1, [pc, #20]	; (405014 <_malloc_trim_r+0x98>)
  405000:	6824      	ldr	r4, [r4, #0]
  405002:	f043 0301 	orr.w	r3, r3, #1
  405006:	1b00      	subs	r0, r0, r4
  405008:	6053      	str	r3, [r2, #4]
  40500a:	6008      	str	r0, [r1, #0]
  40500c:	e7d5      	b.n	404fba <_malloc_trim_r+0x3e>
  40500e:	bf00      	nop
  405010:	2000043c 	.word	0x2000043c
  405014:	20000e14 	.word	0x20000e14
  405018:	20000844 	.word	0x20000844

0040501c <_free_r>:
  40501c:	2900      	cmp	r1, #0
  40501e:	d044      	beq.n	4050aa <_free_r+0x8e>
  405020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405024:	460d      	mov	r5, r1
  405026:	4680      	mov	r8, r0
  405028:	f7ff fafc 	bl	404624 <__malloc_lock>
  40502c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405030:	4969      	ldr	r1, [pc, #420]	; (4051d8 <_free_r+0x1bc>)
  405032:	f027 0301 	bic.w	r3, r7, #1
  405036:	f1a5 0408 	sub.w	r4, r5, #8
  40503a:	18e2      	adds	r2, r4, r3
  40503c:	688e      	ldr	r6, [r1, #8]
  40503e:	6850      	ldr	r0, [r2, #4]
  405040:	42b2      	cmp	r2, r6
  405042:	f020 0003 	bic.w	r0, r0, #3
  405046:	d05e      	beq.n	405106 <_free_r+0xea>
  405048:	07fe      	lsls	r6, r7, #31
  40504a:	6050      	str	r0, [r2, #4]
  40504c:	d40b      	bmi.n	405066 <_free_r+0x4a>
  40504e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405052:	1be4      	subs	r4, r4, r7
  405054:	f101 0e08 	add.w	lr, r1, #8
  405058:	68a5      	ldr	r5, [r4, #8]
  40505a:	4575      	cmp	r5, lr
  40505c:	443b      	add	r3, r7
  40505e:	d06d      	beq.n	40513c <_free_r+0x120>
  405060:	68e7      	ldr	r7, [r4, #12]
  405062:	60ef      	str	r7, [r5, #12]
  405064:	60bd      	str	r5, [r7, #8]
  405066:	1815      	adds	r5, r2, r0
  405068:	686d      	ldr	r5, [r5, #4]
  40506a:	07ed      	lsls	r5, r5, #31
  40506c:	d53e      	bpl.n	4050ec <_free_r+0xd0>
  40506e:	f043 0201 	orr.w	r2, r3, #1
  405072:	6062      	str	r2, [r4, #4]
  405074:	50e3      	str	r3, [r4, r3]
  405076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40507a:	d217      	bcs.n	4050ac <_free_r+0x90>
  40507c:	08db      	lsrs	r3, r3, #3
  40507e:	1c58      	adds	r0, r3, #1
  405080:	109a      	asrs	r2, r3, #2
  405082:	684d      	ldr	r5, [r1, #4]
  405084:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405088:	60a7      	str	r7, [r4, #8]
  40508a:	2301      	movs	r3, #1
  40508c:	4093      	lsls	r3, r2
  40508e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405092:	432b      	orrs	r3, r5
  405094:	3a08      	subs	r2, #8
  405096:	60e2      	str	r2, [r4, #12]
  405098:	604b      	str	r3, [r1, #4]
  40509a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40509e:	60fc      	str	r4, [r7, #12]
  4050a0:	4640      	mov	r0, r8
  4050a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4050a6:	f7ff bac3 	b.w	404630 <__malloc_unlock>
  4050aa:	4770      	bx	lr
  4050ac:	0a5a      	lsrs	r2, r3, #9
  4050ae:	2a04      	cmp	r2, #4
  4050b0:	d852      	bhi.n	405158 <_free_r+0x13c>
  4050b2:	099a      	lsrs	r2, r3, #6
  4050b4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4050b8:	00ff      	lsls	r7, r7, #3
  4050ba:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4050be:	19c8      	adds	r0, r1, r7
  4050c0:	59ca      	ldr	r2, [r1, r7]
  4050c2:	3808      	subs	r0, #8
  4050c4:	4290      	cmp	r0, r2
  4050c6:	d04f      	beq.n	405168 <_free_r+0x14c>
  4050c8:	6851      	ldr	r1, [r2, #4]
  4050ca:	f021 0103 	bic.w	r1, r1, #3
  4050ce:	428b      	cmp	r3, r1
  4050d0:	d232      	bcs.n	405138 <_free_r+0x11c>
  4050d2:	6892      	ldr	r2, [r2, #8]
  4050d4:	4290      	cmp	r0, r2
  4050d6:	d1f7      	bne.n	4050c8 <_free_r+0xac>
  4050d8:	68c3      	ldr	r3, [r0, #12]
  4050da:	60a0      	str	r0, [r4, #8]
  4050dc:	60e3      	str	r3, [r4, #12]
  4050de:	609c      	str	r4, [r3, #8]
  4050e0:	60c4      	str	r4, [r0, #12]
  4050e2:	4640      	mov	r0, r8
  4050e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4050e8:	f7ff baa2 	b.w	404630 <__malloc_unlock>
  4050ec:	6895      	ldr	r5, [r2, #8]
  4050ee:	4f3b      	ldr	r7, [pc, #236]	; (4051dc <_free_r+0x1c0>)
  4050f0:	42bd      	cmp	r5, r7
  4050f2:	4403      	add	r3, r0
  4050f4:	d040      	beq.n	405178 <_free_r+0x15c>
  4050f6:	68d0      	ldr	r0, [r2, #12]
  4050f8:	60e8      	str	r0, [r5, #12]
  4050fa:	f043 0201 	orr.w	r2, r3, #1
  4050fe:	6085      	str	r5, [r0, #8]
  405100:	6062      	str	r2, [r4, #4]
  405102:	50e3      	str	r3, [r4, r3]
  405104:	e7b7      	b.n	405076 <_free_r+0x5a>
  405106:	07ff      	lsls	r7, r7, #31
  405108:	4403      	add	r3, r0
  40510a:	d407      	bmi.n	40511c <_free_r+0x100>
  40510c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405110:	1aa4      	subs	r4, r4, r2
  405112:	4413      	add	r3, r2
  405114:	68a0      	ldr	r0, [r4, #8]
  405116:	68e2      	ldr	r2, [r4, #12]
  405118:	60c2      	str	r2, [r0, #12]
  40511a:	6090      	str	r0, [r2, #8]
  40511c:	4a30      	ldr	r2, [pc, #192]	; (4051e0 <_free_r+0x1c4>)
  40511e:	6812      	ldr	r2, [r2, #0]
  405120:	f043 0001 	orr.w	r0, r3, #1
  405124:	4293      	cmp	r3, r2
  405126:	6060      	str	r0, [r4, #4]
  405128:	608c      	str	r4, [r1, #8]
  40512a:	d3b9      	bcc.n	4050a0 <_free_r+0x84>
  40512c:	4b2d      	ldr	r3, [pc, #180]	; (4051e4 <_free_r+0x1c8>)
  40512e:	4640      	mov	r0, r8
  405130:	6819      	ldr	r1, [r3, #0]
  405132:	f7ff ff23 	bl	404f7c <_malloc_trim_r>
  405136:	e7b3      	b.n	4050a0 <_free_r+0x84>
  405138:	4610      	mov	r0, r2
  40513a:	e7cd      	b.n	4050d8 <_free_r+0xbc>
  40513c:	1811      	adds	r1, r2, r0
  40513e:	6849      	ldr	r1, [r1, #4]
  405140:	07c9      	lsls	r1, r1, #31
  405142:	d444      	bmi.n	4051ce <_free_r+0x1b2>
  405144:	6891      	ldr	r1, [r2, #8]
  405146:	68d2      	ldr	r2, [r2, #12]
  405148:	60ca      	str	r2, [r1, #12]
  40514a:	4403      	add	r3, r0
  40514c:	f043 0001 	orr.w	r0, r3, #1
  405150:	6091      	str	r1, [r2, #8]
  405152:	6060      	str	r0, [r4, #4]
  405154:	50e3      	str	r3, [r4, r3]
  405156:	e7a3      	b.n	4050a0 <_free_r+0x84>
  405158:	2a14      	cmp	r2, #20
  40515a:	d816      	bhi.n	40518a <_free_r+0x16e>
  40515c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405160:	00ff      	lsls	r7, r7, #3
  405162:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405166:	e7aa      	b.n	4050be <_free_r+0xa2>
  405168:	10aa      	asrs	r2, r5, #2
  40516a:	2301      	movs	r3, #1
  40516c:	684d      	ldr	r5, [r1, #4]
  40516e:	4093      	lsls	r3, r2
  405170:	432b      	orrs	r3, r5
  405172:	604b      	str	r3, [r1, #4]
  405174:	4603      	mov	r3, r0
  405176:	e7b0      	b.n	4050da <_free_r+0xbe>
  405178:	f043 0201 	orr.w	r2, r3, #1
  40517c:	614c      	str	r4, [r1, #20]
  40517e:	610c      	str	r4, [r1, #16]
  405180:	60e5      	str	r5, [r4, #12]
  405182:	60a5      	str	r5, [r4, #8]
  405184:	6062      	str	r2, [r4, #4]
  405186:	50e3      	str	r3, [r4, r3]
  405188:	e78a      	b.n	4050a0 <_free_r+0x84>
  40518a:	2a54      	cmp	r2, #84	; 0x54
  40518c:	d806      	bhi.n	40519c <_free_r+0x180>
  40518e:	0b1a      	lsrs	r2, r3, #12
  405190:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405194:	00ff      	lsls	r7, r7, #3
  405196:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40519a:	e790      	b.n	4050be <_free_r+0xa2>
  40519c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4051a0:	d806      	bhi.n	4051b0 <_free_r+0x194>
  4051a2:	0bda      	lsrs	r2, r3, #15
  4051a4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4051a8:	00ff      	lsls	r7, r7, #3
  4051aa:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4051ae:	e786      	b.n	4050be <_free_r+0xa2>
  4051b0:	f240 5054 	movw	r0, #1364	; 0x554
  4051b4:	4282      	cmp	r2, r0
  4051b6:	d806      	bhi.n	4051c6 <_free_r+0x1aa>
  4051b8:	0c9a      	lsrs	r2, r3, #18
  4051ba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4051be:	00ff      	lsls	r7, r7, #3
  4051c0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4051c4:	e77b      	b.n	4050be <_free_r+0xa2>
  4051c6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4051ca:	257e      	movs	r5, #126	; 0x7e
  4051cc:	e777      	b.n	4050be <_free_r+0xa2>
  4051ce:	f043 0101 	orr.w	r1, r3, #1
  4051d2:	6061      	str	r1, [r4, #4]
  4051d4:	6013      	str	r3, [r2, #0]
  4051d6:	e763      	b.n	4050a0 <_free_r+0x84>
  4051d8:	2000043c 	.word	0x2000043c
  4051dc:	20000444 	.word	0x20000444
  4051e0:	20000848 	.word	0x20000848
  4051e4:	20000e44 	.word	0x20000e44

004051e8 <__ascii_mbtowc>:
  4051e8:	b082      	sub	sp, #8
  4051ea:	b149      	cbz	r1, 405200 <__ascii_mbtowc+0x18>
  4051ec:	b15a      	cbz	r2, 405206 <__ascii_mbtowc+0x1e>
  4051ee:	b16b      	cbz	r3, 40520c <__ascii_mbtowc+0x24>
  4051f0:	7813      	ldrb	r3, [r2, #0]
  4051f2:	600b      	str	r3, [r1, #0]
  4051f4:	7812      	ldrb	r2, [r2, #0]
  4051f6:	1c10      	adds	r0, r2, #0
  4051f8:	bf18      	it	ne
  4051fa:	2001      	movne	r0, #1
  4051fc:	b002      	add	sp, #8
  4051fe:	4770      	bx	lr
  405200:	a901      	add	r1, sp, #4
  405202:	2a00      	cmp	r2, #0
  405204:	d1f3      	bne.n	4051ee <__ascii_mbtowc+0x6>
  405206:	4610      	mov	r0, r2
  405208:	b002      	add	sp, #8
  40520a:	4770      	bx	lr
  40520c:	f06f 0001 	mvn.w	r0, #1
  405210:	e7f4      	b.n	4051fc <__ascii_mbtowc+0x14>
  405212:	bf00      	nop

00405214 <memmove>:
  405214:	4288      	cmp	r0, r1
  405216:	b5f0      	push	{r4, r5, r6, r7, lr}
  405218:	d90d      	bls.n	405236 <memmove+0x22>
  40521a:	188b      	adds	r3, r1, r2
  40521c:	4298      	cmp	r0, r3
  40521e:	d20a      	bcs.n	405236 <memmove+0x22>
  405220:	1884      	adds	r4, r0, r2
  405222:	2a00      	cmp	r2, #0
  405224:	d051      	beq.n	4052ca <memmove+0xb6>
  405226:	4622      	mov	r2, r4
  405228:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40522c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405230:	4299      	cmp	r1, r3
  405232:	d1f9      	bne.n	405228 <memmove+0x14>
  405234:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405236:	2a0f      	cmp	r2, #15
  405238:	d948      	bls.n	4052cc <memmove+0xb8>
  40523a:	ea41 0300 	orr.w	r3, r1, r0
  40523e:	079b      	lsls	r3, r3, #30
  405240:	d146      	bne.n	4052d0 <memmove+0xbc>
  405242:	f100 0410 	add.w	r4, r0, #16
  405246:	f101 0310 	add.w	r3, r1, #16
  40524a:	4615      	mov	r5, r2
  40524c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405250:	f844 6c10 	str.w	r6, [r4, #-16]
  405254:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405258:	f844 6c0c 	str.w	r6, [r4, #-12]
  40525c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405260:	f844 6c08 	str.w	r6, [r4, #-8]
  405264:	3d10      	subs	r5, #16
  405266:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40526a:	f844 6c04 	str.w	r6, [r4, #-4]
  40526e:	2d0f      	cmp	r5, #15
  405270:	f103 0310 	add.w	r3, r3, #16
  405274:	f104 0410 	add.w	r4, r4, #16
  405278:	d8e8      	bhi.n	40524c <memmove+0x38>
  40527a:	f1a2 0310 	sub.w	r3, r2, #16
  40527e:	f023 030f 	bic.w	r3, r3, #15
  405282:	f002 0e0f 	and.w	lr, r2, #15
  405286:	3310      	adds	r3, #16
  405288:	f1be 0f03 	cmp.w	lr, #3
  40528c:	4419      	add	r1, r3
  40528e:	4403      	add	r3, r0
  405290:	d921      	bls.n	4052d6 <memmove+0xc2>
  405292:	1f1e      	subs	r6, r3, #4
  405294:	460d      	mov	r5, r1
  405296:	4674      	mov	r4, lr
  405298:	3c04      	subs	r4, #4
  40529a:	f855 7b04 	ldr.w	r7, [r5], #4
  40529e:	f846 7f04 	str.w	r7, [r6, #4]!
  4052a2:	2c03      	cmp	r4, #3
  4052a4:	d8f8      	bhi.n	405298 <memmove+0x84>
  4052a6:	f1ae 0404 	sub.w	r4, lr, #4
  4052aa:	f024 0403 	bic.w	r4, r4, #3
  4052ae:	3404      	adds	r4, #4
  4052b0:	4421      	add	r1, r4
  4052b2:	4423      	add	r3, r4
  4052b4:	f002 0203 	and.w	r2, r2, #3
  4052b8:	b162      	cbz	r2, 4052d4 <memmove+0xc0>
  4052ba:	3b01      	subs	r3, #1
  4052bc:	440a      	add	r2, r1
  4052be:	f811 4b01 	ldrb.w	r4, [r1], #1
  4052c2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4052c6:	428a      	cmp	r2, r1
  4052c8:	d1f9      	bne.n	4052be <memmove+0xaa>
  4052ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4052cc:	4603      	mov	r3, r0
  4052ce:	e7f3      	b.n	4052b8 <memmove+0xa4>
  4052d0:	4603      	mov	r3, r0
  4052d2:	e7f2      	b.n	4052ba <memmove+0xa6>
  4052d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4052d6:	4672      	mov	r2, lr
  4052d8:	e7ee      	b.n	4052b8 <memmove+0xa4>
  4052da:	bf00      	nop

004052dc <_realloc_r>:
  4052dc:	2900      	cmp	r1, #0
  4052de:	f000 8095 	beq.w	40540c <_realloc_r+0x130>
  4052e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052e6:	460d      	mov	r5, r1
  4052e8:	4616      	mov	r6, r2
  4052ea:	b083      	sub	sp, #12
  4052ec:	4680      	mov	r8, r0
  4052ee:	f106 070b 	add.w	r7, r6, #11
  4052f2:	f7ff f997 	bl	404624 <__malloc_lock>
  4052f6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4052fa:	2f16      	cmp	r7, #22
  4052fc:	f02e 0403 	bic.w	r4, lr, #3
  405300:	f1a5 0908 	sub.w	r9, r5, #8
  405304:	d83c      	bhi.n	405380 <_realloc_r+0xa4>
  405306:	2210      	movs	r2, #16
  405308:	4617      	mov	r7, r2
  40530a:	42be      	cmp	r6, r7
  40530c:	d83d      	bhi.n	40538a <_realloc_r+0xae>
  40530e:	4294      	cmp	r4, r2
  405310:	da43      	bge.n	40539a <_realloc_r+0xbe>
  405312:	4bc4      	ldr	r3, [pc, #784]	; (405624 <_realloc_r+0x348>)
  405314:	6899      	ldr	r1, [r3, #8]
  405316:	eb09 0004 	add.w	r0, r9, r4
  40531a:	4288      	cmp	r0, r1
  40531c:	f000 80b4 	beq.w	405488 <_realloc_r+0x1ac>
  405320:	6843      	ldr	r3, [r0, #4]
  405322:	f023 0101 	bic.w	r1, r3, #1
  405326:	4401      	add	r1, r0
  405328:	6849      	ldr	r1, [r1, #4]
  40532a:	07c9      	lsls	r1, r1, #31
  40532c:	d54c      	bpl.n	4053c8 <_realloc_r+0xec>
  40532e:	f01e 0f01 	tst.w	lr, #1
  405332:	f000 809b 	beq.w	40546c <_realloc_r+0x190>
  405336:	4631      	mov	r1, r6
  405338:	4640      	mov	r0, r8
  40533a:	f7fe fdd7 	bl	403eec <_malloc_r>
  40533e:	4606      	mov	r6, r0
  405340:	2800      	cmp	r0, #0
  405342:	d03a      	beq.n	4053ba <_realloc_r+0xde>
  405344:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405348:	f023 0301 	bic.w	r3, r3, #1
  40534c:	444b      	add	r3, r9
  40534e:	f1a0 0208 	sub.w	r2, r0, #8
  405352:	429a      	cmp	r2, r3
  405354:	f000 8121 	beq.w	40559a <_realloc_r+0x2be>
  405358:	1f22      	subs	r2, r4, #4
  40535a:	2a24      	cmp	r2, #36	; 0x24
  40535c:	f200 8107 	bhi.w	40556e <_realloc_r+0x292>
  405360:	2a13      	cmp	r2, #19
  405362:	f200 80db 	bhi.w	40551c <_realloc_r+0x240>
  405366:	4603      	mov	r3, r0
  405368:	462a      	mov	r2, r5
  40536a:	6811      	ldr	r1, [r2, #0]
  40536c:	6019      	str	r1, [r3, #0]
  40536e:	6851      	ldr	r1, [r2, #4]
  405370:	6059      	str	r1, [r3, #4]
  405372:	6892      	ldr	r2, [r2, #8]
  405374:	609a      	str	r2, [r3, #8]
  405376:	4629      	mov	r1, r5
  405378:	4640      	mov	r0, r8
  40537a:	f7ff fe4f 	bl	40501c <_free_r>
  40537e:	e01c      	b.n	4053ba <_realloc_r+0xde>
  405380:	f027 0707 	bic.w	r7, r7, #7
  405384:	2f00      	cmp	r7, #0
  405386:	463a      	mov	r2, r7
  405388:	dabf      	bge.n	40530a <_realloc_r+0x2e>
  40538a:	2600      	movs	r6, #0
  40538c:	230c      	movs	r3, #12
  40538e:	4630      	mov	r0, r6
  405390:	f8c8 3000 	str.w	r3, [r8]
  405394:	b003      	add	sp, #12
  405396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40539a:	462e      	mov	r6, r5
  40539c:	1be3      	subs	r3, r4, r7
  40539e:	2b0f      	cmp	r3, #15
  4053a0:	d81e      	bhi.n	4053e0 <_realloc_r+0x104>
  4053a2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4053a6:	f003 0301 	and.w	r3, r3, #1
  4053aa:	4323      	orrs	r3, r4
  4053ac:	444c      	add	r4, r9
  4053ae:	f8c9 3004 	str.w	r3, [r9, #4]
  4053b2:	6863      	ldr	r3, [r4, #4]
  4053b4:	f043 0301 	orr.w	r3, r3, #1
  4053b8:	6063      	str	r3, [r4, #4]
  4053ba:	4640      	mov	r0, r8
  4053bc:	f7ff f938 	bl	404630 <__malloc_unlock>
  4053c0:	4630      	mov	r0, r6
  4053c2:	b003      	add	sp, #12
  4053c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053c8:	f023 0303 	bic.w	r3, r3, #3
  4053cc:	18e1      	adds	r1, r4, r3
  4053ce:	4291      	cmp	r1, r2
  4053d0:	db1f      	blt.n	405412 <_realloc_r+0x136>
  4053d2:	68c3      	ldr	r3, [r0, #12]
  4053d4:	6882      	ldr	r2, [r0, #8]
  4053d6:	462e      	mov	r6, r5
  4053d8:	60d3      	str	r3, [r2, #12]
  4053da:	460c      	mov	r4, r1
  4053dc:	609a      	str	r2, [r3, #8]
  4053de:	e7dd      	b.n	40539c <_realloc_r+0xc0>
  4053e0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4053e4:	eb09 0107 	add.w	r1, r9, r7
  4053e8:	f002 0201 	and.w	r2, r2, #1
  4053ec:	444c      	add	r4, r9
  4053ee:	f043 0301 	orr.w	r3, r3, #1
  4053f2:	4317      	orrs	r7, r2
  4053f4:	f8c9 7004 	str.w	r7, [r9, #4]
  4053f8:	604b      	str	r3, [r1, #4]
  4053fa:	6863      	ldr	r3, [r4, #4]
  4053fc:	f043 0301 	orr.w	r3, r3, #1
  405400:	3108      	adds	r1, #8
  405402:	6063      	str	r3, [r4, #4]
  405404:	4640      	mov	r0, r8
  405406:	f7ff fe09 	bl	40501c <_free_r>
  40540a:	e7d6      	b.n	4053ba <_realloc_r+0xde>
  40540c:	4611      	mov	r1, r2
  40540e:	f7fe bd6d 	b.w	403eec <_malloc_r>
  405412:	f01e 0f01 	tst.w	lr, #1
  405416:	d18e      	bne.n	405336 <_realloc_r+0x5a>
  405418:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40541c:	eba9 0a01 	sub.w	sl, r9, r1
  405420:	f8da 1004 	ldr.w	r1, [sl, #4]
  405424:	f021 0103 	bic.w	r1, r1, #3
  405428:	440b      	add	r3, r1
  40542a:	4423      	add	r3, r4
  40542c:	4293      	cmp	r3, r2
  40542e:	db25      	blt.n	40547c <_realloc_r+0x1a0>
  405430:	68c2      	ldr	r2, [r0, #12]
  405432:	6881      	ldr	r1, [r0, #8]
  405434:	4656      	mov	r6, sl
  405436:	60ca      	str	r2, [r1, #12]
  405438:	6091      	str	r1, [r2, #8]
  40543a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40543e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405442:	1f22      	subs	r2, r4, #4
  405444:	2a24      	cmp	r2, #36	; 0x24
  405446:	60c1      	str	r1, [r0, #12]
  405448:	6088      	str	r0, [r1, #8]
  40544a:	f200 8094 	bhi.w	405576 <_realloc_r+0x29a>
  40544e:	2a13      	cmp	r2, #19
  405450:	d96f      	bls.n	405532 <_realloc_r+0x256>
  405452:	6829      	ldr	r1, [r5, #0]
  405454:	f8ca 1008 	str.w	r1, [sl, #8]
  405458:	6869      	ldr	r1, [r5, #4]
  40545a:	f8ca 100c 	str.w	r1, [sl, #12]
  40545e:	2a1b      	cmp	r2, #27
  405460:	f200 80a2 	bhi.w	4055a8 <_realloc_r+0x2cc>
  405464:	3508      	adds	r5, #8
  405466:	f10a 0210 	add.w	r2, sl, #16
  40546a:	e063      	b.n	405534 <_realloc_r+0x258>
  40546c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405470:	eba9 0a03 	sub.w	sl, r9, r3
  405474:	f8da 1004 	ldr.w	r1, [sl, #4]
  405478:	f021 0103 	bic.w	r1, r1, #3
  40547c:	1863      	adds	r3, r4, r1
  40547e:	4293      	cmp	r3, r2
  405480:	f6ff af59 	blt.w	405336 <_realloc_r+0x5a>
  405484:	4656      	mov	r6, sl
  405486:	e7d8      	b.n	40543a <_realloc_r+0x15e>
  405488:	6841      	ldr	r1, [r0, #4]
  40548a:	f021 0b03 	bic.w	fp, r1, #3
  40548e:	44a3      	add	fp, r4
  405490:	f107 0010 	add.w	r0, r7, #16
  405494:	4583      	cmp	fp, r0
  405496:	da56      	bge.n	405546 <_realloc_r+0x26a>
  405498:	f01e 0f01 	tst.w	lr, #1
  40549c:	f47f af4b 	bne.w	405336 <_realloc_r+0x5a>
  4054a0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4054a4:	eba9 0a01 	sub.w	sl, r9, r1
  4054a8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4054ac:	f021 0103 	bic.w	r1, r1, #3
  4054b0:	448b      	add	fp, r1
  4054b2:	4558      	cmp	r0, fp
  4054b4:	dce2      	bgt.n	40547c <_realloc_r+0x1a0>
  4054b6:	4656      	mov	r6, sl
  4054b8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4054bc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4054c0:	1f22      	subs	r2, r4, #4
  4054c2:	2a24      	cmp	r2, #36	; 0x24
  4054c4:	60c1      	str	r1, [r0, #12]
  4054c6:	6088      	str	r0, [r1, #8]
  4054c8:	f200 808f 	bhi.w	4055ea <_realloc_r+0x30e>
  4054cc:	2a13      	cmp	r2, #19
  4054ce:	f240 808a 	bls.w	4055e6 <_realloc_r+0x30a>
  4054d2:	6829      	ldr	r1, [r5, #0]
  4054d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4054d8:	6869      	ldr	r1, [r5, #4]
  4054da:	f8ca 100c 	str.w	r1, [sl, #12]
  4054de:	2a1b      	cmp	r2, #27
  4054e0:	f200 808a 	bhi.w	4055f8 <_realloc_r+0x31c>
  4054e4:	3508      	adds	r5, #8
  4054e6:	f10a 0210 	add.w	r2, sl, #16
  4054ea:	6829      	ldr	r1, [r5, #0]
  4054ec:	6011      	str	r1, [r2, #0]
  4054ee:	6869      	ldr	r1, [r5, #4]
  4054f0:	6051      	str	r1, [r2, #4]
  4054f2:	68a9      	ldr	r1, [r5, #8]
  4054f4:	6091      	str	r1, [r2, #8]
  4054f6:	eb0a 0107 	add.w	r1, sl, r7
  4054fa:	ebab 0207 	sub.w	r2, fp, r7
  4054fe:	f042 0201 	orr.w	r2, r2, #1
  405502:	6099      	str	r1, [r3, #8]
  405504:	604a      	str	r2, [r1, #4]
  405506:	f8da 3004 	ldr.w	r3, [sl, #4]
  40550a:	f003 0301 	and.w	r3, r3, #1
  40550e:	431f      	orrs	r7, r3
  405510:	4640      	mov	r0, r8
  405512:	f8ca 7004 	str.w	r7, [sl, #4]
  405516:	f7ff f88b 	bl	404630 <__malloc_unlock>
  40551a:	e751      	b.n	4053c0 <_realloc_r+0xe4>
  40551c:	682b      	ldr	r3, [r5, #0]
  40551e:	6003      	str	r3, [r0, #0]
  405520:	686b      	ldr	r3, [r5, #4]
  405522:	6043      	str	r3, [r0, #4]
  405524:	2a1b      	cmp	r2, #27
  405526:	d82d      	bhi.n	405584 <_realloc_r+0x2a8>
  405528:	f100 0308 	add.w	r3, r0, #8
  40552c:	f105 0208 	add.w	r2, r5, #8
  405530:	e71b      	b.n	40536a <_realloc_r+0x8e>
  405532:	4632      	mov	r2, r6
  405534:	6829      	ldr	r1, [r5, #0]
  405536:	6011      	str	r1, [r2, #0]
  405538:	6869      	ldr	r1, [r5, #4]
  40553a:	6051      	str	r1, [r2, #4]
  40553c:	68a9      	ldr	r1, [r5, #8]
  40553e:	6091      	str	r1, [r2, #8]
  405540:	461c      	mov	r4, r3
  405542:	46d1      	mov	r9, sl
  405544:	e72a      	b.n	40539c <_realloc_r+0xc0>
  405546:	eb09 0107 	add.w	r1, r9, r7
  40554a:	ebab 0b07 	sub.w	fp, fp, r7
  40554e:	f04b 0201 	orr.w	r2, fp, #1
  405552:	6099      	str	r1, [r3, #8]
  405554:	604a      	str	r2, [r1, #4]
  405556:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40555a:	f003 0301 	and.w	r3, r3, #1
  40555e:	431f      	orrs	r7, r3
  405560:	4640      	mov	r0, r8
  405562:	f845 7c04 	str.w	r7, [r5, #-4]
  405566:	f7ff f863 	bl	404630 <__malloc_unlock>
  40556a:	462e      	mov	r6, r5
  40556c:	e728      	b.n	4053c0 <_realloc_r+0xe4>
  40556e:	4629      	mov	r1, r5
  405570:	f7ff fe50 	bl	405214 <memmove>
  405574:	e6ff      	b.n	405376 <_realloc_r+0x9a>
  405576:	4629      	mov	r1, r5
  405578:	4630      	mov	r0, r6
  40557a:	461c      	mov	r4, r3
  40557c:	46d1      	mov	r9, sl
  40557e:	f7ff fe49 	bl	405214 <memmove>
  405582:	e70b      	b.n	40539c <_realloc_r+0xc0>
  405584:	68ab      	ldr	r3, [r5, #8]
  405586:	6083      	str	r3, [r0, #8]
  405588:	68eb      	ldr	r3, [r5, #12]
  40558a:	60c3      	str	r3, [r0, #12]
  40558c:	2a24      	cmp	r2, #36	; 0x24
  40558e:	d017      	beq.n	4055c0 <_realloc_r+0x2e4>
  405590:	f100 0310 	add.w	r3, r0, #16
  405594:	f105 0210 	add.w	r2, r5, #16
  405598:	e6e7      	b.n	40536a <_realloc_r+0x8e>
  40559a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40559e:	f023 0303 	bic.w	r3, r3, #3
  4055a2:	441c      	add	r4, r3
  4055a4:	462e      	mov	r6, r5
  4055a6:	e6f9      	b.n	40539c <_realloc_r+0xc0>
  4055a8:	68a9      	ldr	r1, [r5, #8]
  4055aa:	f8ca 1010 	str.w	r1, [sl, #16]
  4055ae:	68e9      	ldr	r1, [r5, #12]
  4055b0:	f8ca 1014 	str.w	r1, [sl, #20]
  4055b4:	2a24      	cmp	r2, #36	; 0x24
  4055b6:	d00c      	beq.n	4055d2 <_realloc_r+0x2f6>
  4055b8:	3510      	adds	r5, #16
  4055ba:	f10a 0218 	add.w	r2, sl, #24
  4055be:	e7b9      	b.n	405534 <_realloc_r+0x258>
  4055c0:	692b      	ldr	r3, [r5, #16]
  4055c2:	6103      	str	r3, [r0, #16]
  4055c4:	696b      	ldr	r3, [r5, #20]
  4055c6:	6143      	str	r3, [r0, #20]
  4055c8:	f105 0218 	add.w	r2, r5, #24
  4055cc:	f100 0318 	add.w	r3, r0, #24
  4055d0:	e6cb      	b.n	40536a <_realloc_r+0x8e>
  4055d2:	692a      	ldr	r2, [r5, #16]
  4055d4:	f8ca 2018 	str.w	r2, [sl, #24]
  4055d8:	696a      	ldr	r2, [r5, #20]
  4055da:	f8ca 201c 	str.w	r2, [sl, #28]
  4055de:	3518      	adds	r5, #24
  4055e0:	f10a 0220 	add.w	r2, sl, #32
  4055e4:	e7a6      	b.n	405534 <_realloc_r+0x258>
  4055e6:	4632      	mov	r2, r6
  4055e8:	e77f      	b.n	4054ea <_realloc_r+0x20e>
  4055ea:	4629      	mov	r1, r5
  4055ec:	4630      	mov	r0, r6
  4055ee:	9301      	str	r3, [sp, #4]
  4055f0:	f7ff fe10 	bl	405214 <memmove>
  4055f4:	9b01      	ldr	r3, [sp, #4]
  4055f6:	e77e      	b.n	4054f6 <_realloc_r+0x21a>
  4055f8:	68a9      	ldr	r1, [r5, #8]
  4055fa:	f8ca 1010 	str.w	r1, [sl, #16]
  4055fe:	68e9      	ldr	r1, [r5, #12]
  405600:	f8ca 1014 	str.w	r1, [sl, #20]
  405604:	2a24      	cmp	r2, #36	; 0x24
  405606:	d003      	beq.n	405610 <_realloc_r+0x334>
  405608:	3510      	adds	r5, #16
  40560a:	f10a 0218 	add.w	r2, sl, #24
  40560e:	e76c      	b.n	4054ea <_realloc_r+0x20e>
  405610:	692a      	ldr	r2, [r5, #16]
  405612:	f8ca 2018 	str.w	r2, [sl, #24]
  405616:	696a      	ldr	r2, [r5, #20]
  405618:	f8ca 201c 	str.w	r2, [sl, #28]
  40561c:	3518      	adds	r5, #24
  40561e:	f10a 0220 	add.w	r2, sl, #32
  405622:	e762      	b.n	4054ea <_realloc_r+0x20e>
  405624:	2000043c 	.word	0x2000043c

00405628 <__ascii_wctomb>:
  405628:	b121      	cbz	r1, 405634 <__ascii_wctomb+0xc>
  40562a:	2aff      	cmp	r2, #255	; 0xff
  40562c:	d804      	bhi.n	405638 <__ascii_wctomb+0x10>
  40562e:	700a      	strb	r2, [r1, #0]
  405630:	2001      	movs	r0, #1
  405632:	4770      	bx	lr
  405634:	4608      	mov	r0, r1
  405636:	4770      	bx	lr
  405638:	238a      	movs	r3, #138	; 0x8a
  40563a:	6003      	str	r3, [r0, #0]
  40563c:	f04f 30ff 	mov.w	r0, #4294967295
  405640:	4770      	bx	lr
  405642:	bf00      	nop

00405644 <__aeabi_drsub>:
  405644:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405648:	e002      	b.n	405650 <__adddf3>
  40564a:	bf00      	nop

0040564c <__aeabi_dsub>:
  40564c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405650 <__adddf3>:
  405650:	b530      	push	{r4, r5, lr}
  405652:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405656:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40565a:	ea94 0f05 	teq	r4, r5
  40565e:	bf08      	it	eq
  405660:	ea90 0f02 	teqeq	r0, r2
  405664:	bf1f      	itttt	ne
  405666:	ea54 0c00 	orrsne.w	ip, r4, r0
  40566a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40566e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405672:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405676:	f000 80e2 	beq.w	40583e <__adddf3+0x1ee>
  40567a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40567e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405682:	bfb8      	it	lt
  405684:	426d      	neglt	r5, r5
  405686:	dd0c      	ble.n	4056a2 <__adddf3+0x52>
  405688:	442c      	add	r4, r5
  40568a:	ea80 0202 	eor.w	r2, r0, r2
  40568e:	ea81 0303 	eor.w	r3, r1, r3
  405692:	ea82 0000 	eor.w	r0, r2, r0
  405696:	ea83 0101 	eor.w	r1, r3, r1
  40569a:	ea80 0202 	eor.w	r2, r0, r2
  40569e:	ea81 0303 	eor.w	r3, r1, r3
  4056a2:	2d36      	cmp	r5, #54	; 0x36
  4056a4:	bf88      	it	hi
  4056a6:	bd30      	pophi	{r4, r5, pc}
  4056a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4056ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4056b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4056b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4056b8:	d002      	beq.n	4056c0 <__adddf3+0x70>
  4056ba:	4240      	negs	r0, r0
  4056bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4056c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4056c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4056c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4056cc:	d002      	beq.n	4056d4 <__adddf3+0x84>
  4056ce:	4252      	negs	r2, r2
  4056d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4056d4:	ea94 0f05 	teq	r4, r5
  4056d8:	f000 80a7 	beq.w	40582a <__adddf3+0x1da>
  4056dc:	f1a4 0401 	sub.w	r4, r4, #1
  4056e0:	f1d5 0e20 	rsbs	lr, r5, #32
  4056e4:	db0d      	blt.n	405702 <__adddf3+0xb2>
  4056e6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4056ea:	fa22 f205 	lsr.w	r2, r2, r5
  4056ee:	1880      	adds	r0, r0, r2
  4056f0:	f141 0100 	adc.w	r1, r1, #0
  4056f4:	fa03 f20e 	lsl.w	r2, r3, lr
  4056f8:	1880      	adds	r0, r0, r2
  4056fa:	fa43 f305 	asr.w	r3, r3, r5
  4056fe:	4159      	adcs	r1, r3
  405700:	e00e      	b.n	405720 <__adddf3+0xd0>
  405702:	f1a5 0520 	sub.w	r5, r5, #32
  405706:	f10e 0e20 	add.w	lr, lr, #32
  40570a:	2a01      	cmp	r2, #1
  40570c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405710:	bf28      	it	cs
  405712:	f04c 0c02 	orrcs.w	ip, ip, #2
  405716:	fa43 f305 	asr.w	r3, r3, r5
  40571a:	18c0      	adds	r0, r0, r3
  40571c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405720:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405724:	d507      	bpl.n	405736 <__adddf3+0xe6>
  405726:	f04f 0e00 	mov.w	lr, #0
  40572a:	f1dc 0c00 	rsbs	ip, ip, #0
  40572e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405732:	eb6e 0101 	sbc.w	r1, lr, r1
  405736:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40573a:	d31b      	bcc.n	405774 <__adddf3+0x124>
  40573c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405740:	d30c      	bcc.n	40575c <__adddf3+0x10c>
  405742:	0849      	lsrs	r1, r1, #1
  405744:	ea5f 0030 	movs.w	r0, r0, rrx
  405748:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40574c:	f104 0401 	add.w	r4, r4, #1
  405750:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405754:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405758:	f080 809a 	bcs.w	405890 <__adddf3+0x240>
  40575c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405760:	bf08      	it	eq
  405762:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405766:	f150 0000 	adcs.w	r0, r0, #0
  40576a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40576e:	ea41 0105 	orr.w	r1, r1, r5
  405772:	bd30      	pop	{r4, r5, pc}
  405774:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405778:	4140      	adcs	r0, r0
  40577a:	eb41 0101 	adc.w	r1, r1, r1
  40577e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405782:	f1a4 0401 	sub.w	r4, r4, #1
  405786:	d1e9      	bne.n	40575c <__adddf3+0x10c>
  405788:	f091 0f00 	teq	r1, #0
  40578c:	bf04      	itt	eq
  40578e:	4601      	moveq	r1, r0
  405790:	2000      	moveq	r0, #0
  405792:	fab1 f381 	clz	r3, r1
  405796:	bf08      	it	eq
  405798:	3320      	addeq	r3, #32
  40579a:	f1a3 030b 	sub.w	r3, r3, #11
  40579e:	f1b3 0220 	subs.w	r2, r3, #32
  4057a2:	da0c      	bge.n	4057be <__adddf3+0x16e>
  4057a4:	320c      	adds	r2, #12
  4057a6:	dd08      	ble.n	4057ba <__adddf3+0x16a>
  4057a8:	f102 0c14 	add.w	ip, r2, #20
  4057ac:	f1c2 020c 	rsb	r2, r2, #12
  4057b0:	fa01 f00c 	lsl.w	r0, r1, ip
  4057b4:	fa21 f102 	lsr.w	r1, r1, r2
  4057b8:	e00c      	b.n	4057d4 <__adddf3+0x184>
  4057ba:	f102 0214 	add.w	r2, r2, #20
  4057be:	bfd8      	it	le
  4057c0:	f1c2 0c20 	rsble	ip, r2, #32
  4057c4:	fa01 f102 	lsl.w	r1, r1, r2
  4057c8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4057cc:	bfdc      	itt	le
  4057ce:	ea41 010c 	orrle.w	r1, r1, ip
  4057d2:	4090      	lslle	r0, r2
  4057d4:	1ae4      	subs	r4, r4, r3
  4057d6:	bfa2      	ittt	ge
  4057d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4057dc:	4329      	orrge	r1, r5
  4057de:	bd30      	popge	{r4, r5, pc}
  4057e0:	ea6f 0404 	mvn.w	r4, r4
  4057e4:	3c1f      	subs	r4, #31
  4057e6:	da1c      	bge.n	405822 <__adddf3+0x1d2>
  4057e8:	340c      	adds	r4, #12
  4057ea:	dc0e      	bgt.n	40580a <__adddf3+0x1ba>
  4057ec:	f104 0414 	add.w	r4, r4, #20
  4057f0:	f1c4 0220 	rsb	r2, r4, #32
  4057f4:	fa20 f004 	lsr.w	r0, r0, r4
  4057f8:	fa01 f302 	lsl.w	r3, r1, r2
  4057fc:	ea40 0003 	orr.w	r0, r0, r3
  405800:	fa21 f304 	lsr.w	r3, r1, r4
  405804:	ea45 0103 	orr.w	r1, r5, r3
  405808:	bd30      	pop	{r4, r5, pc}
  40580a:	f1c4 040c 	rsb	r4, r4, #12
  40580e:	f1c4 0220 	rsb	r2, r4, #32
  405812:	fa20 f002 	lsr.w	r0, r0, r2
  405816:	fa01 f304 	lsl.w	r3, r1, r4
  40581a:	ea40 0003 	orr.w	r0, r0, r3
  40581e:	4629      	mov	r1, r5
  405820:	bd30      	pop	{r4, r5, pc}
  405822:	fa21 f004 	lsr.w	r0, r1, r4
  405826:	4629      	mov	r1, r5
  405828:	bd30      	pop	{r4, r5, pc}
  40582a:	f094 0f00 	teq	r4, #0
  40582e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405832:	bf06      	itte	eq
  405834:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405838:	3401      	addeq	r4, #1
  40583a:	3d01      	subne	r5, #1
  40583c:	e74e      	b.n	4056dc <__adddf3+0x8c>
  40583e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405842:	bf18      	it	ne
  405844:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405848:	d029      	beq.n	40589e <__adddf3+0x24e>
  40584a:	ea94 0f05 	teq	r4, r5
  40584e:	bf08      	it	eq
  405850:	ea90 0f02 	teqeq	r0, r2
  405854:	d005      	beq.n	405862 <__adddf3+0x212>
  405856:	ea54 0c00 	orrs.w	ip, r4, r0
  40585a:	bf04      	itt	eq
  40585c:	4619      	moveq	r1, r3
  40585e:	4610      	moveq	r0, r2
  405860:	bd30      	pop	{r4, r5, pc}
  405862:	ea91 0f03 	teq	r1, r3
  405866:	bf1e      	ittt	ne
  405868:	2100      	movne	r1, #0
  40586a:	2000      	movne	r0, #0
  40586c:	bd30      	popne	{r4, r5, pc}
  40586e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405872:	d105      	bne.n	405880 <__adddf3+0x230>
  405874:	0040      	lsls	r0, r0, #1
  405876:	4149      	adcs	r1, r1
  405878:	bf28      	it	cs
  40587a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40587e:	bd30      	pop	{r4, r5, pc}
  405880:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405884:	bf3c      	itt	cc
  405886:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40588a:	bd30      	popcc	{r4, r5, pc}
  40588c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405890:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405894:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405898:	f04f 0000 	mov.w	r0, #0
  40589c:	bd30      	pop	{r4, r5, pc}
  40589e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4058a2:	bf1a      	itte	ne
  4058a4:	4619      	movne	r1, r3
  4058a6:	4610      	movne	r0, r2
  4058a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4058ac:	bf1c      	itt	ne
  4058ae:	460b      	movne	r3, r1
  4058b0:	4602      	movne	r2, r0
  4058b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4058b6:	bf06      	itte	eq
  4058b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4058bc:	ea91 0f03 	teqeq	r1, r3
  4058c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4058c4:	bd30      	pop	{r4, r5, pc}
  4058c6:	bf00      	nop

004058c8 <__aeabi_ui2d>:
  4058c8:	f090 0f00 	teq	r0, #0
  4058cc:	bf04      	itt	eq
  4058ce:	2100      	moveq	r1, #0
  4058d0:	4770      	bxeq	lr
  4058d2:	b530      	push	{r4, r5, lr}
  4058d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4058d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4058dc:	f04f 0500 	mov.w	r5, #0
  4058e0:	f04f 0100 	mov.w	r1, #0
  4058e4:	e750      	b.n	405788 <__adddf3+0x138>
  4058e6:	bf00      	nop

004058e8 <__aeabi_i2d>:
  4058e8:	f090 0f00 	teq	r0, #0
  4058ec:	bf04      	itt	eq
  4058ee:	2100      	moveq	r1, #0
  4058f0:	4770      	bxeq	lr
  4058f2:	b530      	push	{r4, r5, lr}
  4058f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4058f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4058fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405900:	bf48      	it	mi
  405902:	4240      	negmi	r0, r0
  405904:	f04f 0100 	mov.w	r1, #0
  405908:	e73e      	b.n	405788 <__adddf3+0x138>
  40590a:	bf00      	nop

0040590c <__aeabi_f2d>:
  40590c:	0042      	lsls	r2, r0, #1
  40590e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405912:	ea4f 0131 	mov.w	r1, r1, rrx
  405916:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40591a:	bf1f      	itttt	ne
  40591c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405920:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405924:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405928:	4770      	bxne	lr
  40592a:	f092 0f00 	teq	r2, #0
  40592e:	bf14      	ite	ne
  405930:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405934:	4770      	bxeq	lr
  405936:	b530      	push	{r4, r5, lr}
  405938:	f44f 7460 	mov.w	r4, #896	; 0x380
  40593c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405940:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405944:	e720      	b.n	405788 <__adddf3+0x138>
  405946:	bf00      	nop

00405948 <__aeabi_ul2d>:
  405948:	ea50 0201 	orrs.w	r2, r0, r1
  40594c:	bf08      	it	eq
  40594e:	4770      	bxeq	lr
  405950:	b530      	push	{r4, r5, lr}
  405952:	f04f 0500 	mov.w	r5, #0
  405956:	e00a      	b.n	40596e <__aeabi_l2d+0x16>

00405958 <__aeabi_l2d>:
  405958:	ea50 0201 	orrs.w	r2, r0, r1
  40595c:	bf08      	it	eq
  40595e:	4770      	bxeq	lr
  405960:	b530      	push	{r4, r5, lr}
  405962:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405966:	d502      	bpl.n	40596e <__aeabi_l2d+0x16>
  405968:	4240      	negs	r0, r0
  40596a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40596e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405972:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405976:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40597a:	f43f aedc 	beq.w	405736 <__adddf3+0xe6>
  40597e:	f04f 0203 	mov.w	r2, #3
  405982:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405986:	bf18      	it	ne
  405988:	3203      	addne	r2, #3
  40598a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40598e:	bf18      	it	ne
  405990:	3203      	addne	r2, #3
  405992:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405996:	f1c2 0320 	rsb	r3, r2, #32
  40599a:	fa00 fc03 	lsl.w	ip, r0, r3
  40599e:	fa20 f002 	lsr.w	r0, r0, r2
  4059a2:	fa01 fe03 	lsl.w	lr, r1, r3
  4059a6:	ea40 000e 	orr.w	r0, r0, lr
  4059aa:	fa21 f102 	lsr.w	r1, r1, r2
  4059ae:	4414      	add	r4, r2
  4059b0:	e6c1      	b.n	405736 <__adddf3+0xe6>
  4059b2:	bf00      	nop

004059b4 <__aeabi_dmul>:
  4059b4:	b570      	push	{r4, r5, r6, lr}
  4059b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4059ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4059be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4059c2:	bf1d      	ittte	ne
  4059c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4059c8:	ea94 0f0c 	teqne	r4, ip
  4059cc:	ea95 0f0c 	teqne	r5, ip
  4059d0:	f000 f8de 	bleq	405b90 <__aeabi_dmul+0x1dc>
  4059d4:	442c      	add	r4, r5
  4059d6:	ea81 0603 	eor.w	r6, r1, r3
  4059da:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4059de:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4059e2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4059e6:	bf18      	it	ne
  4059e8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4059ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4059f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4059f4:	d038      	beq.n	405a68 <__aeabi_dmul+0xb4>
  4059f6:	fba0 ce02 	umull	ip, lr, r0, r2
  4059fa:	f04f 0500 	mov.w	r5, #0
  4059fe:	fbe1 e502 	umlal	lr, r5, r1, r2
  405a02:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405a06:	fbe0 e503 	umlal	lr, r5, r0, r3
  405a0a:	f04f 0600 	mov.w	r6, #0
  405a0e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405a12:	f09c 0f00 	teq	ip, #0
  405a16:	bf18      	it	ne
  405a18:	f04e 0e01 	orrne.w	lr, lr, #1
  405a1c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405a20:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405a24:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405a28:	d204      	bcs.n	405a34 <__aeabi_dmul+0x80>
  405a2a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405a2e:	416d      	adcs	r5, r5
  405a30:	eb46 0606 	adc.w	r6, r6, r6
  405a34:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405a38:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405a3c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405a40:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405a44:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405a48:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405a4c:	bf88      	it	hi
  405a4e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405a52:	d81e      	bhi.n	405a92 <__aeabi_dmul+0xde>
  405a54:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405a58:	bf08      	it	eq
  405a5a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405a5e:	f150 0000 	adcs.w	r0, r0, #0
  405a62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405a66:	bd70      	pop	{r4, r5, r6, pc}
  405a68:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405a6c:	ea46 0101 	orr.w	r1, r6, r1
  405a70:	ea40 0002 	orr.w	r0, r0, r2
  405a74:	ea81 0103 	eor.w	r1, r1, r3
  405a78:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405a7c:	bfc2      	ittt	gt
  405a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
  405a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405a86:	bd70      	popgt	{r4, r5, r6, pc}
  405a88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405a8c:	f04f 0e00 	mov.w	lr, #0
  405a90:	3c01      	subs	r4, #1
  405a92:	f300 80ab 	bgt.w	405bec <__aeabi_dmul+0x238>
  405a96:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405a9a:	bfde      	ittt	le
  405a9c:	2000      	movle	r0, #0
  405a9e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405aa2:	bd70      	pople	{r4, r5, r6, pc}
  405aa4:	f1c4 0400 	rsb	r4, r4, #0
  405aa8:	3c20      	subs	r4, #32
  405aaa:	da35      	bge.n	405b18 <__aeabi_dmul+0x164>
  405aac:	340c      	adds	r4, #12
  405aae:	dc1b      	bgt.n	405ae8 <__aeabi_dmul+0x134>
  405ab0:	f104 0414 	add.w	r4, r4, #20
  405ab4:	f1c4 0520 	rsb	r5, r4, #32
  405ab8:	fa00 f305 	lsl.w	r3, r0, r5
  405abc:	fa20 f004 	lsr.w	r0, r0, r4
  405ac0:	fa01 f205 	lsl.w	r2, r1, r5
  405ac4:	ea40 0002 	orr.w	r0, r0, r2
  405ac8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405acc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405ad0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405ad4:	fa21 f604 	lsr.w	r6, r1, r4
  405ad8:	eb42 0106 	adc.w	r1, r2, r6
  405adc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405ae0:	bf08      	it	eq
  405ae2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405ae6:	bd70      	pop	{r4, r5, r6, pc}
  405ae8:	f1c4 040c 	rsb	r4, r4, #12
  405aec:	f1c4 0520 	rsb	r5, r4, #32
  405af0:	fa00 f304 	lsl.w	r3, r0, r4
  405af4:	fa20 f005 	lsr.w	r0, r0, r5
  405af8:	fa01 f204 	lsl.w	r2, r1, r4
  405afc:	ea40 0002 	orr.w	r0, r0, r2
  405b00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405b04:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405b08:	f141 0100 	adc.w	r1, r1, #0
  405b0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405b10:	bf08      	it	eq
  405b12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405b16:	bd70      	pop	{r4, r5, r6, pc}
  405b18:	f1c4 0520 	rsb	r5, r4, #32
  405b1c:	fa00 f205 	lsl.w	r2, r0, r5
  405b20:	ea4e 0e02 	orr.w	lr, lr, r2
  405b24:	fa20 f304 	lsr.w	r3, r0, r4
  405b28:	fa01 f205 	lsl.w	r2, r1, r5
  405b2c:	ea43 0302 	orr.w	r3, r3, r2
  405b30:	fa21 f004 	lsr.w	r0, r1, r4
  405b34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405b38:	fa21 f204 	lsr.w	r2, r1, r4
  405b3c:	ea20 0002 	bic.w	r0, r0, r2
  405b40:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405b44:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405b48:	bf08      	it	eq
  405b4a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405b4e:	bd70      	pop	{r4, r5, r6, pc}
  405b50:	f094 0f00 	teq	r4, #0
  405b54:	d10f      	bne.n	405b76 <__aeabi_dmul+0x1c2>
  405b56:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405b5a:	0040      	lsls	r0, r0, #1
  405b5c:	eb41 0101 	adc.w	r1, r1, r1
  405b60:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405b64:	bf08      	it	eq
  405b66:	3c01      	subeq	r4, #1
  405b68:	d0f7      	beq.n	405b5a <__aeabi_dmul+0x1a6>
  405b6a:	ea41 0106 	orr.w	r1, r1, r6
  405b6e:	f095 0f00 	teq	r5, #0
  405b72:	bf18      	it	ne
  405b74:	4770      	bxne	lr
  405b76:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405b7a:	0052      	lsls	r2, r2, #1
  405b7c:	eb43 0303 	adc.w	r3, r3, r3
  405b80:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405b84:	bf08      	it	eq
  405b86:	3d01      	subeq	r5, #1
  405b88:	d0f7      	beq.n	405b7a <__aeabi_dmul+0x1c6>
  405b8a:	ea43 0306 	orr.w	r3, r3, r6
  405b8e:	4770      	bx	lr
  405b90:	ea94 0f0c 	teq	r4, ip
  405b94:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405b98:	bf18      	it	ne
  405b9a:	ea95 0f0c 	teqne	r5, ip
  405b9e:	d00c      	beq.n	405bba <__aeabi_dmul+0x206>
  405ba0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405ba4:	bf18      	it	ne
  405ba6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405baa:	d1d1      	bne.n	405b50 <__aeabi_dmul+0x19c>
  405bac:	ea81 0103 	eor.w	r1, r1, r3
  405bb0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405bb4:	f04f 0000 	mov.w	r0, #0
  405bb8:	bd70      	pop	{r4, r5, r6, pc}
  405bba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405bbe:	bf06      	itte	eq
  405bc0:	4610      	moveq	r0, r2
  405bc2:	4619      	moveq	r1, r3
  405bc4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405bc8:	d019      	beq.n	405bfe <__aeabi_dmul+0x24a>
  405bca:	ea94 0f0c 	teq	r4, ip
  405bce:	d102      	bne.n	405bd6 <__aeabi_dmul+0x222>
  405bd0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405bd4:	d113      	bne.n	405bfe <__aeabi_dmul+0x24a>
  405bd6:	ea95 0f0c 	teq	r5, ip
  405bda:	d105      	bne.n	405be8 <__aeabi_dmul+0x234>
  405bdc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405be0:	bf1c      	itt	ne
  405be2:	4610      	movne	r0, r2
  405be4:	4619      	movne	r1, r3
  405be6:	d10a      	bne.n	405bfe <__aeabi_dmul+0x24a>
  405be8:	ea81 0103 	eor.w	r1, r1, r3
  405bec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405bf0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405bf4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405bf8:	f04f 0000 	mov.w	r0, #0
  405bfc:	bd70      	pop	{r4, r5, r6, pc}
  405bfe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405c02:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405c06:	bd70      	pop	{r4, r5, r6, pc}

00405c08 <__aeabi_ddiv>:
  405c08:	b570      	push	{r4, r5, r6, lr}
  405c0a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405c0e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405c12:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405c16:	bf1d      	ittte	ne
  405c18:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405c1c:	ea94 0f0c 	teqne	r4, ip
  405c20:	ea95 0f0c 	teqne	r5, ip
  405c24:	f000 f8a7 	bleq	405d76 <__aeabi_ddiv+0x16e>
  405c28:	eba4 0405 	sub.w	r4, r4, r5
  405c2c:	ea81 0e03 	eor.w	lr, r1, r3
  405c30:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405c34:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405c38:	f000 8088 	beq.w	405d4c <__aeabi_ddiv+0x144>
  405c3c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405c40:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405c44:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405c48:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405c4c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405c50:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405c54:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405c58:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405c5c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405c60:	429d      	cmp	r5, r3
  405c62:	bf08      	it	eq
  405c64:	4296      	cmpeq	r6, r2
  405c66:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405c6a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405c6e:	d202      	bcs.n	405c76 <__aeabi_ddiv+0x6e>
  405c70:	085b      	lsrs	r3, r3, #1
  405c72:	ea4f 0232 	mov.w	r2, r2, rrx
  405c76:	1ab6      	subs	r6, r6, r2
  405c78:	eb65 0503 	sbc.w	r5, r5, r3
  405c7c:	085b      	lsrs	r3, r3, #1
  405c7e:	ea4f 0232 	mov.w	r2, r2, rrx
  405c82:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405c86:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405c8a:	ebb6 0e02 	subs.w	lr, r6, r2
  405c8e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405c92:	bf22      	ittt	cs
  405c94:	1ab6      	subcs	r6, r6, r2
  405c96:	4675      	movcs	r5, lr
  405c98:	ea40 000c 	orrcs.w	r0, r0, ip
  405c9c:	085b      	lsrs	r3, r3, #1
  405c9e:	ea4f 0232 	mov.w	r2, r2, rrx
  405ca2:	ebb6 0e02 	subs.w	lr, r6, r2
  405ca6:	eb75 0e03 	sbcs.w	lr, r5, r3
  405caa:	bf22      	ittt	cs
  405cac:	1ab6      	subcs	r6, r6, r2
  405cae:	4675      	movcs	r5, lr
  405cb0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405cb4:	085b      	lsrs	r3, r3, #1
  405cb6:	ea4f 0232 	mov.w	r2, r2, rrx
  405cba:	ebb6 0e02 	subs.w	lr, r6, r2
  405cbe:	eb75 0e03 	sbcs.w	lr, r5, r3
  405cc2:	bf22      	ittt	cs
  405cc4:	1ab6      	subcs	r6, r6, r2
  405cc6:	4675      	movcs	r5, lr
  405cc8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405ccc:	085b      	lsrs	r3, r3, #1
  405cce:	ea4f 0232 	mov.w	r2, r2, rrx
  405cd2:	ebb6 0e02 	subs.w	lr, r6, r2
  405cd6:	eb75 0e03 	sbcs.w	lr, r5, r3
  405cda:	bf22      	ittt	cs
  405cdc:	1ab6      	subcs	r6, r6, r2
  405cde:	4675      	movcs	r5, lr
  405ce0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405ce4:	ea55 0e06 	orrs.w	lr, r5, r6
  405ce8:	d018      	beq.n	405d1c <__aeabi_ddiv+0x114>
  405cea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405cee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405cf2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405cf6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405cfa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405cfe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405d02:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405d06:	d1c0      	bne.n	405c8a <__aeabi_ddiv+0x82>
  405d08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405d0c:	d10b      	bne.n	405d26 <__aeabi_ddiv+0x11e>
  405d0e:	ea41 0100 	orr.w	r1, r1, r0
  405d12:	f04f 0000 	mov.w	r0, #0
  405d16:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405d1a:	e7b6      	b.n	405c8a <__aeabi_ddiv+0x82>
  405d1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405d20:	bf04      	itt	eq
  405d22:	4301      	orreq	r1, r0
  405d24:	2000      	moveq	r0, #0
  405d26:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405d2a:	bf88      	it	hi
  405d2c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405d30:	f63f aeaf 	bhi.w	405a92 <__aeabi_dmul+0xde>
  405d34:	ebb5 0c03 	subs.w	ip, r5, r3
  405d38:	bf04      	itt	eq
  405d3a:	ebb6 0c02 	subseq.w	ip, r6, r2
  405d3e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405d42:	f150 0000 	adcs.w	r0, r0, #0
  405d46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405d4a:	bd70      	pop	{r4, r5, r6, pc}
  405d4c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405d50:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405d54:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405d58:	bfc2      	ittt	gt
  405d5a:	ebd4 050c 	rsbsgt	r5, r4, ip
  405d5e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405d62:	bd70      	popgt	{r4, r5, r6, pc}
  405d64:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405d68:	f04f 0e00 	mov.w	lr, #0
  405d6c:	3c01      	subs	r4, #1
  405d6e:	e690      	b.n	405a92 <__aeabi_dmul+0xde>
  405d70:	ea45 0e06 	orr.w	lr, r5, r6
  405d74:	e68d      	b.n	405a92 <__aeabi_dmul+0xde>
  405d76:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405d7a:	ea94 0f0c 	teq	r4, ip
  405d7e:	bf08      	it	eq
  405d80:	ea95 0f0c 	teqeq	r5, ip
  405d84:	f43f af3b 	beq.w	405bfe <__aeabi_dmul+0x24a>
  405d88:	ea94 0f0c 	teq	r4, ip
  405d8c:	d10a      	bne.n	405da4 <__aeabi_ddiv+0x19c>
  405d8e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405d92:	f47f af34 	bne.w	405bfe <__aeabi_dmul+0x24a>
  405d96:	ea95 0f0c 	teq	r5, ip
  405d9a:	f47f af25 	bne.w	405be8 <__aeabi_dmul+0x234>
  405d9e:	4610      	mov	r0, r2
  405da0:	4619      	mov	r1, r3
  405da2:	e72c      	b.n	405bfe <__aeabi_dmul+0x24a>
  405da4:	ea95 0f0c 	teq	r5, ip
  405da8:	d106      	bne.n	405db8 <__aeabi_ddiv+0x1b0>
  405daa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405dae:	f43f aefd 	beq.w	405bac <__aeabi_dmul+0x1f8>
  405db2:	4610      	mov	r0, r2
  405db4:	4619      	mov	r1, r3
  405db6:	e722      	b.n	405bfe <__aeabi_dmul+0x24a>
  405db8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405dbc:	bf18      	it	ne
  405dbe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405dc2:	f47f aec5 	bne.w	405b50 <__aeabi_dmul+0x19c>
  405dc6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405dca:	f47f af0d 	bne.w	405be8 <__aeabi_dmul+0x234>
  405dce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405dd2:	f47f aeeb 	bne.w	405bac <__aeabi_dmul+0x1f8>
  405dd6:	e712      	b.n	405bfe <__aeabi_dmul+0x24a>

00405dd8 <__gedf2>:
  405dd8:	f04f 3cff 	mov.w	ip, #4294967295
  405ddc:	e006      	b.n	405dec <__cmpdf2+0x4>
  405dde:	bf00      	nop

00405de0 <__ledf2>:
  405de0:	f04f 0c01 	mov.w	ip, #1
  405de4:	e002      	b.n	405dec <__cmpdf2+0x4>
  405de6:	bf00      	nop

00405de8 <__cmpdf2>:
  405de8:	f04f 0c01 	mov.w	ip, #1
  405dec:	f84d cd04 	str.w	ip, [sp, #-4]!
  405df0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405df4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405df8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405dfc:	bf18      	it	ne
  405dfe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405e02:	d01b      	beq.n	405e3c <__cmpdf2+0x54>
  405e04:	b001      	add	sp, #4
  405e06:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405e0a:	bf0c      	ite	eq
  405e0c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405e10:	ea91 0f03 	teqne	r1, r3
  405e14:	bf02      	ittt	eq
  405e16:	ea90 0f02 	teqeq	r0, r2
  405e1a:	2000      	moveq	r0, #0
  405e1c:	4770      	bxeq	lr
  405e1e:	f110 0f00 	cmn.w	r0, #0
  405e22:	ea91 0f03 	teq	r1, r3
  405e26:	bf58      	it	pl
  405e28:	4299      	cmppl	r1, r3
  405e2a:	bf08      	it	eq
  405e2c:	4290      	cmpeq	r0, r2
  405e2e:	bf2c      	ite	cs
  405e30:	17d8      	asrcs	r0, r3, #31
  405e32:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405e36:	f040 0001 	orr.w	r0, r0, #1
  405e3a:	4770      	bx	lr
  405e3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405e40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405e44:	d102      	bne.n	405e4c <__cmpdf2+0x64>
  405e46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405e4a:	d107      	bne.n	405e5c <__cmpdf2+0x74>
  405e4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405e50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405e54:	d1d6      	bne.n	405e04 <__cmpdf2+0x1c>
  405e56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405e5a:	d0d3      	beq.n	405e04 <__cmpdf2+0x1c>
  405e5c:	f85d 0b04 	ldr.w	r0, [sp], #4
  405e60:	4770      	bx	lr
  405e62:	bf00      	nop

00405e64 <__aeabi_cdrcmple>:
  405e64:	4684      	mov	ip, r0
  405e66:	4610      	mov	r0, r2
  405e68:	4662      	mov	r2, ip
  405e6a:	468c      	mov	ip, r1
  405e6c:	4619      	mov	r1, r3
  405e6e:	4663      	mov	r3, ip
  405e70:	e000      	b.n	405e74 <__aeabi_cdcmpeq>
  405e72:	bf00      	nop

00405e74 <__aeabi_cdcmpeq>:
  405e74:	b501      	push	{r0, lr}
  405e76:	f7ff ffb7 	bl	405de8 <__cmpdf2>
  405e7a:	2800      	cmp	r0, #0
  405e7c:	bf48      	it	mi
  405e7e:	f110 0f00 	cmnmi.w	r0, #0
  405e82:	bd01      	pop	{r0, pc}

00405e84 <__aeabi_dcmpeq>:
  405e84:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e88:	f7ff fff4 	bl	405e74 <__aeabi_cdcmpeq>
  405e8c:	bf0c      	ite	eq
  405e8e:	2001      	moveq	r0, #1
  405e90:	2000      	movne	r0, #0
  405e92:	f85d fb08 	ldr.w	pc, [sp], #8
  405e96:	bf00      	nop

00405e98 <__aeabi_dcmplt>:
  405e98:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e9c:	f7ff ffea 	bl	405e74 <__aeabi_cdcmpeq>
  405ea0:	bf34      	ite	cc
  405ea2:	2001      	movcc	r0, #1
  405ea4:	2000      	movcs	r0, #0
  405ea6:	f85d fb08 	ldr.w	pc, [sp], #8
  405eaa:	bf00      	nop

00405eac <__aeabi_dcmple>:
  405eac:	f84d ed08 	str.w	lr, [sp, #-8]!
  405eb0:	f7ff ffe0 	bl	405e74 <__aeabi_cdcmpeq>
  405eb4:	bf94      	ite	ls
  405eb6:	2001      	movls	r0, #1
  405eb8:	2000      	movhi	r0, #0
  405eba:	f85d fb08 	ldr.w	pc, [sp], #8
  405ebe:	bf00      	nop

00405ec0 <__aeabi_dcmpge>:
  405ec0:	f84d ed08 	str.w	lr, [sp, #-8]!
  405ec4:	f7ff ffce 	bl	405e64 <__aeabi_cdrcmple>
  405ec8:	bf94      	ite	ls
  405eca:	2001      	movls	r0, #1
  405ecc:	2000      	movhi	r0, #0
  405ece:	f85d fb08 	ldr.w	pc, [sp], #8
  405ed2:	bf00      	nop

00405ed4 <__aeabi_dcmpgt>:
  405ed4:	f84d ed08 	str.w	lr, [sp, #-8]!
  405ed8:	f7ff ffc4 	bl	405e64 <__aeabi_cdrcmple>
  405edc:	bf34      	ite	cc
  405ede:	2001      	movcc	r0, #1
  405ee0:	2000      	movcs	r0, #0
  405ee2:	f85d fb08 	ldr.w	pc, [sp], #8
  405ee6:	bf00      	nop

00405ee8 <__aeabi_dcmpun>:
  405ee8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405eec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405ef0:	d102      	bne.n	405ef8 <__aeabi_dcmpun+0x10>
  405ef2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405ef6:	d10a      	bne.n	405f0e <__aeabi_dcmpun+0x26>
  405ef8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405efc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405f00:	d102      	bne.n	405f08 <__aeabi_dcmpun+0x20>
  405f02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405f06:	d102      	bne.n	405f0e <__aeabi_dcmpun+0x26>
  405f08:	f04f 0000 	mov.w	r0, #0
  405f0c:	4770      	bx	lr
  405f0e:	f04f 0001 	mov.w	r0, #1
  405f12:	4770      	bx	lr

00405f14 <__aeabi_d2iz>:
  405f14:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405f18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405f1c:	d215      	bcs.n	405f4a <__aeabi_d2iz+0x36>
  405f1e:	d511      	bpl.n	405f44 <__aeabi_d2iz+0x30>
  405f20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405f24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405f28:	d912      	bls.n	405f50 <__aeabi_d2iz+0x3c>
  405f2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405f2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405f32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405f36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405f3a:	fa23 f002 	lsr.w	r0, r3, r2
  405f3e:	bf18      	it	ne
  405f40:	4240      	negne	r0, r0
  405f42:	4770      	bx	lr
  405f44:	f04f 0000 	mov.w	r0, #0
  405f48:	4770      	bx	lr
  405f4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405f4e:	d105      	bne.n	405f5c <__aeabi_d2iz+0x48>
  405f50:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405f54:	bf08      	it	eq
  405f56:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405f5a:	4770      	bx	lr
  405f5c:	f04f 0000 	mov.w	r0, #0
  405f60:	4770      	bx	lr
  405f62:	bf00      	nop

00405f64 <__aeabi_uldivmod>:
  405f64:	b953      	cbnz	r3, 405f7c <__aeabi_uldivmod+0x18>
  405f66:	b94a      	cbnz	r2, 405f7c <__aeabi_uldivmod+0x18>
  405f68:	2900      	cmp	r1, #0
  405f6a:	bf08      	it	eq
  405f6c:	2800      	cmpeq	r0, #0
  405f6e:	bf1c      	itt	ne
  405f70:	f04f 31ff 	movne.w	r1, #4294967295
  405f74:	f04f 30ff 	movne.w	r0, #4294967295
  405f78:	f000 b97a 	b.w	406270 <__aeabi_idiv0>
  405f7c:	f1ad 0c08 	sub.w	ip, sp, #8
  405f80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405f84:	f000 f806 	bl	405f94 <__udivmoddi4>
  405f88:	f8dd e004 	ldr.w	lr, [sp, #4]
  405f8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405f90:	b004      	add	sp, #16
  405f92:	4770      	bx	lr

00405f94 <__udivmoddi4>:
  405f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405f98:	468c      	mov	ip, r1
  405f9a:	460d      	mov	r5, r1
  405f9c:	4604      	mov	r4, r0
  405f9e:	9e08      	ldr	r6, [sp, #32]
  405fa0:	2b00      	cmp	r3, #0
  405fa2:	d151      	bne.n	406048 <__udivmoddi4+0xb4>
  405fa4:	428a      	cmp	r2, r1
  405fa6:	4617      	mov	r7, r2
  405fa8:	d96d      	bls.n	406086 <__udivmoddi4+0xf2>
  405faa:	fab2 fe82 	clz	lr, r2
  405fae:	f1be 0f00 	cmp.w	lr, #0
  405fb2:	d00b      	beq.n	405fcc <__udivmoddi4+0x38>
  405fb4:	f1ce 0c20 	rsb	ip, lr, #32
  405fb8:	fa01 f50e 	lsl.w	r5, r1, lr
  405fbc:	fa20 fc0c 	lsr.w	ip, r0, ip
  405fc0:	fa02 f70e 	lsl.w	r7, r2, lr
  405fc4:	ea4c 0c05 	orr.w	ip, ip, r5
  405fc8:	fa00 f40e 	lsl.w	r4, r0, lr
  405fcc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405fd0:	0c25      	lsrs	r5, r4, #16
  405fd2:	fbbc f8fa 	udiv	r8, ip, sl
  405fd6:	fa1f f987 	uxth.w	r9, r7
  405fda:	fb0a cc18 	mls	ip, sl, r8, ip
  405fde:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405fe2:	fb08 f309 	mul.w	r3, r8, r9
  405fe6:	42ab      	cmp	r3, r5
  405fe8:	d90a      	bls.n	406000 <__udivmoddi4+0x6c>
  405fea:	19ed      	adds	r5, r5, r7
  405fec:	f108 32ff 	add.w	r2, r8, #4294967295
  405ff0:	f080 8123 	bcs.w	40623a <__udivmoddi4+0x2a6>
  405ff4:	42ab      	cmp	r3, r5
  405ff6:	f240 8120 	bls.w	40623a <__udivmoddi4+0x2a6>
  405ffa:	f1a8 0802 	sub.w	r8, r8, #2
  405ffe:	443d      	add	r5, r7
  406000:	1aed      	subs	r5, r5, r3
  406002:	b2a4      	uxth	r4, r4
  406004:	fbb5 f0fa 	udiv	r0, r5, sl
  406008:	fb0a 5510 	mls	r5, sl, r0, r5
  40600c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406010:	fb00 f909 	mul.w	r9, r0, r9
  406014:	45a1      	cmp	r9, r4
  406016:	d909      	bls.n	40602c <__udivmoddi4+0x98>
  406018:	19e4      	adds	r4, r4, r7
  40601a:	f100 33ff 	add.w	r3, r0, #4294967295
  40601e:	f080 810a 	bcs.w	406236 <__udivmoddi4+0x2a2>
  406022:	45a1      	cmp	r9, r4
  406024:	f240 8107 	bls.w	406236 <__udivmoddi4+0x2a2>
  406028:	3802      	subs	r0, #2
  40602a:	443c      	add	r4, r7
  40602c:	eba4 0409 	sub.w	r4, r4, r9
  406030:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406034:	2100      	movs	r1, #0
  406036:	2e00      	cmp	r6, #0
  406038:	d061      	beq.n	4060fe <__udivmoddi4+0x16a>
  40603a:	fa24 f40e 	lsr.w	r4, r4, lr
  40603e:	2300      	movs	r3, #0
  406040:	6034      	str	r4, [r6, #0]
  406042:	6073      	str	r3, [r6, #4]
  406044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406048:	428b      	cmp	r3, r1
  40604a:	d907      	bls.n	40605c <__udivmoddi4+0xc8>
  40604c:	2e00      	cmp	r6, #0
  40604e:	d054      	beq.n	4060fa <__udivmoddi4+0x166>
  406050:	2100      	movs	r1, #0
  406052:	e886 0021 	stmia.w	r6, {r0, r5}
  406056:	4608      	mov	r0, r1
  406058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40605c:	fab3 f183 	clz	r1, r3
  406060:	2900      	cmp	r1, #0
  406062:	f040 808e 	bne.w	406182 <__udivmoddi4+0x1ee>
  406066:	42ab      	cmp	r3, r5
  406068:	d302      	bcc.n	406070 <__udivmoddi4+0xdc>
  40606a:	4282      	cmp	r2, r0
  40606c:	f200 80fa 	bhi.w	406264 <__udivmoddi4+0x2d0>
  406070:	1a84      	subs	r4, r0, r2
  406072:	eb65 0503 	sbc.w	r5, r5, r3
  406076:	2001      	movs	r0, #1
  406078:	46ac      	mov	ip, r5
  40607a:	2e00      	cmp	r6, #0
  40607c:	d03f      	beq.n	4060fe <__udivmoddi4+0x16a>
  40607e:	e886 1010 	stmia.w	r6, {r4, ip}
  406082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406086:	b912      	cbnz	r2, 40608e <__udivmoddi4+0xfa>
  406088:	2701      	movs	r7, #1
  40608a:	fbb7 f7f2 	udiv	r7, r7, r2
  40608e:	fab7 fe87 	clz	lr, r7
  406092:	f1be 0f00 	cmp.w	lr, #0
  406096:	d134      	bne.n	406102 <__udivmoddi4+0x16e>
  406098:	1beb      	subs	r3, r5, r7
  40609a:	0c3a      	lsrs	r2, r7, #16
  40609c:	fa1f fc87 	uxth.w	ip, r7
  4060a0:	2101      	movs	r1, #1
  4060a2:	fbb3 f8f2 	udiv	r8, r3, r2
  4060a6:	0c25      	lsrs	r5, r4, #16
  4060a8:	fb02 3318 	mls	r3, r2, r8, r3
  4060ac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4060b0:	fb0c f308 	mul.w	r3, ip, r8
  4060b4:	42ab      	cmp	r3, r5
  4060b6:	d907      	bls.n	4060c8 <__udivmoddi4+0x134>
  4060b8:	19ed      	adds	r5, r5, r7
  4060ba:	f108 30ff 	add.w	r0, r8, #4294967295
  4060be:	d202      	bcs.n	4060c6 <__udivmoddi4+0x132>
  4060c0:	42ab      	cmp	r3, r5
  4060c2:	f200 80d1 	bhi.w	406268 <__udivmoddi4+0x2d4>
  4060c6:	4680      	mov	r8, r0
  4060c8:	1aed      	subs	r5, r5, r3
  4060ca:	b2a3      	uxth	r3, r4
  4060cc:	fbb5 f0f2 	udiv	r0, r5, r2
  4060d0:	fb02 5510 	mls	r5, r2, r0, r5
  4060d4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4060d8:	fb0c fc00 	mul.w	ip, ip, r0
  4060dc:	45a4      	cmp	ip, r4
  4060de:	d907      	bls.n	4060f0 <__udivmoddi4+0x15c>
  4060e0:	19e4      	adds	r4, r4, r7
  4060e2:	f100 33ff 	add.w	r3, r0, #4294967295
  4060e6:	d202      	bcs.n	4060ee <__udivmoddi4+0x15a>
  4060e8:	45a4      	cmp	ip, r4
  4060ea:	f200 80b8 	bhi.w	40625e <__udivmoddi4+0x2ca>
  4060ee:	4618      	mov	r0, r3
  4060f0:	eba4 040c 	sub.w	r4, r4, ip
  4060f4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4060f8:	e79d      	b.n	406036 <__udivmoddi4+0xa2>
  4060fa:	4631      	mov	r1, r6
  4060fc:	4630      	mov	r0, r6
  4060fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406102:	f1ce 0420 	rsb	r4, lr, #32
  406106:	fa05 f30e 	lsl.w	r3, r5, lr
  40610a:	fa07 f70e 	lsl.w	r7, r7, lr
  40610e:	fa20 f804 	lsr.w	r8, r0, r4
  406112:	0c3a      	lsrs	r2, r7, #16
  406114:	fa25 f404 	lsr.w	r4, r5, r4
  406118:	ea48 0803 	orr.w	r8, r8, r3
  40611c:	fbb4 f1f2 	udiv	r1, r4, r2
  406120:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406124:	fb02 4411 	mls	r4, r2, r1, r4
  406128:	fa1f fc87 	uxth.w	ip, r7
  40612c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406130:	fb01 f30c 	mul.w	r3, r1, ip
  406134:	42ab      	cmp	r3, r5
  406136:	fa00 f40e 	lsl.w	r4, r0, lr
  40613a:	d909      	bls.n	406150 <__udivmoddi4+0x1bc>
  40613c:	19ed      	adds	r5, r5, r7
  40613e:	f101 30ff 	add.w	r0, r1, #4294967295
  406142:	f080 808a 	bcs.w	40625a <__udivmoddi4+0x2c6>
  406146:	42ab      	cmp	r3, r5
  406148:	f240 8087 	bls.w	40625a <__udivmoddi4+0x2c6>
  40614c:	3902      	subs	r1, #2
  40614e:	443d      	add	r5, r7
  406150:	1aeb      	subs	r3, r5, r3
  406152:	fa1f f588 	uxth.w	r5, r8
  406156:	fbb3 f0f2 	udiv	r0, r3, r2
  40615a:	fb02 3310 	mls	r3, r2, r0, r3
  40615e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406162:	fb00 f30c 	mul.w	r3, r0, ip
  406166:	42ab      	cmp	r3, r5
  406168:	d907      	bls.n	40617a <__udivmoddi4+0x1e6>
  40616a:	19ed      	adds	r5, r5, r7
  40616c:	f100 38ff 	add.w	r8, r0, #4294967295
  406170:	d26f      	bcs.n	406252 <__udivmoddi4+0x2be>
  406172:	42ab      	cmp	r3, r5
  406174:	d96d      	bls.n	406252 <__udivmoddi4+0x2be>
  406176:	3802      	subs	r0, #2
  406178:	443d      	add	r5, r7
  40617a:	1aeb      	subs	r3, r5, r3
  40617c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406180:	e78f      	b.n	4060a2 <__udivmoddi4+0x10e>
  406182:	f1c1 0720 	rsb	r7, r1, #32
  406186:	fa22 f807 	lsr.w	r8, r2, r7
  40618a:	408b      	lsls	r3, r1
  40618c:	fa05 f401 	lsl.w	r4, r5, r1
  406190:	ea48 0303 	orr.w	r3, r8, r3
  406194:	fa20 fe07 	lsr.w	lr, r0, r7
  406198:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40619c:	40fd      	lsrs	r5, r7
  40619e:	ea4e 0e04 	orr.w	lr, lr, r4
  4061a2:	fbb5 f9fc 	udiv	r9, r5, ip
  4061a6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4061aa:	fb0c 5519 	mls	r5, ip, r9, r5
  4061ae:	fa1f f883 	uxth.w	r8, r3
  4061b2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4061b6:	fb09 f408 	mul.w	r4, r9, r8
  4061ba:	42ac      	cmp	r4, r5
  4061bc:	fa02 f201 	lsl.w	r2, r2, r1
  4061c0:	fa00 fa01 	lsl.w	sl, r0, r1
  4061c4:	d908      	bls.n	4061d8 <__udivmoddi4+0x244>
  4061c6:	18ed      	adds	r5, r5, r3
  4061c8:	f109 30ff 	add.w	r0, r9, #4294967295
  4061cc:	d243      	bcs.n	406256 <__udivmoddi4+0x2c2>
  4061ce:	42ac      	cmp	r4, r5
  4061d0:	d941      	bls.n	406256 <__udivmoddi4+0x2c2>
  4061d2:	f1a9 0902 	sub.w	r9, r9, #2
  4061d6:	441d      	add	r5, r3
  4061d8:	1b2d      	subs	r5, r5, r4
  4061da:	fa1f fe8e 	uxth.w	lr, lr
  4061de:	fbb5 f0fc 	udiv	r0, r5, ip
  4061e2:	fb0c 5510 	mls	r5, ip, r0, r5
  4061e6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4061ea:	fb00 f808 	mul.w	r8, r0, r8
  4061ee:	45a0      	cmp	r8, r4
  4061f0:	d907      	bls.n	406202 <__udivmoddi4+0x26e>
  4061f2:	18e4      	adds	r4, r4, r3
  4061f4:	f100 35ff 	add.w	r5, r0, #4294967295
  4061f8:	d229      	bcs.n	40624e <__udivmoddi4+0x2ba>
  4061fa:	45a0      	cmp	r8, r4
  4061fc:	d927      	bls.n	40624e <__udivmoddi4+0x2ba>
  4061fe:	3802      	subs	r0, #2
  406200:	441c      	add	r4, r3
  406202:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406206:	eba4 0408 	sub.w	r4, r4, r8
  40620a:	fba0 8902 	umull	r8, r9, r0, r2
  40620e:	454c      	cmp	r4, r9
  406210:	46c6      	mov	lr, r8
  406212:	464d      	mov	r5, r9
  406214:	d315      	bcc.n	406242 <__udivmoddi4+0x2ae>
  406216:	d012      	beq.n	40623e <__udivmoddi4+0x2aa>
  406218:	b156      	cbz	r6, 406230 <__udivmoddi4+0x29c>
  40621a:	ebba 030e 	subs.w	r3, sl, lr
  40621e:	eb64 0405 	sbc.w	r4, r4, r5
  406222:	fa04 f707 	lsl.w	r7, r4, r7
  406226:	40cb      	lsrs	r3, r1
  406228:	431f      	orrs	r7, r3
  40622a:	40cc      	lsrs	r4, r1
  40622c:	6037      	str	r7, [r6, #0]
  40622e:	6074      	str	r4, [r6, #4]
  406230:	2100      	movs	r1, #0
  406232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406236:	4618      	mov	r0, r3
  406238:	e6f8      	b.n	40602c <__udivmoddi4+0x98>
  40623a:	4690      	mov	r8, r2
  40623c:	e6e0      	b.n	406000 <__udivmoddi4+0x6c>
  40623e:	45c2      	cmp	sl, r8
  406240:	d2ea      	bcs.n	406218 <__udivmoddi4+0x284>
  406242:	ebb8 0e02 	subs.w	lr, r8, r2
  406246:	eb69 0503 	sbc.w	r5, r9, r3
  40624a:	3801      	subs	r0, #1
  40624c:	e7e4      	b.n	406218 <__udivmoddi4+0x284>
  40624e:	4628      	mov	r0, r5
  406250:	e7d7      	b.n	406202 <__udivmoddi4+0x26e>
  406252:	4640      	mov	r0, r8
  406254:	e791      	b.n	40617a <__udivmoddi4+0x1e6>
  406256:	4681      	mov	r9, r0
  406258:	e7be      	b.n	4061d8 <__udivmoddi4+0x244>
  40625a:	4601      	mov	r1, r0
  40625c:	e778      	b.n	406150 <__udivmoddi4+0x1bc>
  40625e:	3802      	subs	r0, #2
  406260:	443c      	add	r4, r7
  406262:	e745      	b.n	4060f0 <__udivmoddi4+0x15c>
  406264:	4608      	mov	r0, r1
  406266:	e708      	b.n	40607a <__udivmoddi4+0xe6>
  406268:	f1a8 0802 	sub.w	r8, r8, #2
  40626c:	443d      	add	r5, r7
  40626e:	e72b      	b.n	4060c8 <__udivmoddi4+0x134>

00406270 <__aeabi_idiv0>:
  406270:	4770      	bx	lr
  406272:	bf00      	nop

00406274 <p_uc_charset10x14>:
	...
  406290:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4062a0:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4062b0:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  4062c0:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  4062d0:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  4062e0:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  4062f0:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  406300:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  406318:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  406328:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  406338:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  406348:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  406358:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  406368:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  406378:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  406388:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4063a0:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4063b0:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4063c0:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4063d0:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4063e0:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  4063f0:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  406400:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  406410:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  406420:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  406430:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  406440:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  406450:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  406460:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  406470:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  406480:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  406490:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4064a0:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4064b0:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4064c0:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  4064d0:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4064e0:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  4064f0:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  406500:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  406510:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  406520:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  406530:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406540:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  406550:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  406560:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  406570:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  406580:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  406590:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4065a0:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4065b0:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4065c0:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4065d0:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4065e0:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4065f0:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  406600:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  406610:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  406620:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406630:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  406640:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  406650:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  406660:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  406670:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  406680:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  406690:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4066a0:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4066b0:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  4066c0:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  4066d0:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4066e0:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  4066f0:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  406700:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  406710:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  406720:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  406730:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  406740:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  406750:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  406760:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  406770:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  406780:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  406790:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4067a0:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4067b0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4067c0:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  4067d0:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  4067e0:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  4067f0:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  406800:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  406810:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  406820:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  406830:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  406840:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  406850:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  406860:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  406870:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  406880:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  406890:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4068a0:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4068b0:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  4068c0:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  4068d0:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  4068e0:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  4068f0:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  406900:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  406910:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  406920:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  406930:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  406940:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  406950:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  406960:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  406970:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  406980:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  406990:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4069a0:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4069b0:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  4069c0:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  4069d0:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  4069e0:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  4069f0:	fcff fcff                                   ....

004069f4 <LED_DESCRIPTOR>:
  4069f4:	0013 0000 0000 0000 0014 0000 0000 0000     ................
  406a04:	0054 0000 0001 0000 6425 2525 0000 0000     T.......%d%%....
  406a14:	6425 0000 4559 0053 4f4e 0020 7544 7974     %d..YES.NO .Duty
  406a24:	2020 7943 6c63 3a65 0020 0000 6554 706d       Cycle: ...Temp
  406a34:	7265 7461 7275 3a65 0020 0000 2020 4820     erature: ...   H
  406a44:	6d75 6469 7469 3a79 0020 0000 2020 2020     umidity: ...    
  406a54:	2e47 4820 6d75 3a2e 0000 0000 2020 5020     G. Hum.:....   P
  406a64:	6572 6573 636e 3a65 0000 0000               resence:....

00406a70 <_global_impure_ptr>:
  406a70:	0010 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  406a80:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406a90:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406aa0:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406ab0:	296c 0000 0030 0000                         l)..0...

00406ab8 <blanks.7223>:
  406ab8:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406ac8 <zeroes.7224>:
  406ac8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406ad8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00406ae8 <__mprec_bigtens>:
  406ae8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406af8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406b08:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406b10 <__mprec_tens>:
  406b10:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406b20:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406b30:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406b40:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406b50:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406b60:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406b70:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406b80:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406b90:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406ba0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406bb0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406bc0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406bd0:	9db4 79d9 7843 44ea                         ...yCx.D

00406bd8 <p05.6055>:
  406bd8:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406be8:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406bf4 <_ctype_>:
  406bf4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406c04:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406c14:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406c24:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406c34:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406c44:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406c54:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406c64:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406c74:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406cf8 <_init>:
  406cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406cfa:	bf00      	nop
  406cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406cfe:	bc08      	pop	{r3}
  406d00:	469e      	mov	lr, r3
  406d02:	4770      	bx	lr

00406d04 <__init_array_start>:
  406d04:	00402ef5 	.word	0x00402ef5

00406d08 <__frame_dummy_init_array_entry>:
  406d08:	004000f1                                ..@.

00406d0c <_fini>:
  406d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406d0e:	bf00      	nop
  406d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406d12:	bc08      	pop	{r3}
  406d14:	469e      	mov	lr, r3
  406d16:	4770      	bx	lr

00406d18 <__fini_array_start>:
  406d18:	004000cd 	.word	0x004000cd
