$comment
	File created using the following command:
		vcd file Clock.msim.vcd -direction
$end
$date
	Mon Oct 19 00:39:04 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module clock_vhd_vec_tst $end
$var wire 1 ! BarramentoEntrada_t [7] $end
$var wire 1 " BarramentoEntrada_t [6] $end
$var wire 1 # BarramentoEntrada_t [5] $end
$var wire 1 $ BarramentoEntrada_t [4] $end
$var wire 1 % BarramentoEntrada_t [3] $end
$var wire 1 & BarramentoEntrada_t [2] $end
$var wire 1 ' BarramentoEntrada_t [1] $end
$var wire 1 ( BarramentoEntrada_t [0] $end
$var wire 1 ) BarramentoSaida_t [7] $end
$var wire 1 * BarramentoSaida_t [6] $end
$var wire 1 + BarramentoSaida_t [5] $end
$var wire 1 , BarramentoSaida_t [4] $end
$var wire 1 - BarramentoSaida_t [3] $end
$var wire 1 . BarramentoSaida_t [2] $end
$var wire 1 / BarramentoSaida_t [1] $end
$var wire 1 0 BarramentoSaida_t [0] $end
$var wire 1 1 CLOCK_50 $end
$var wire 1 2 enderecoRAMROM_DEBUG [7] $end
$var wire 1 3 enderecoRAMROM_DEBUG [6] $end
$var wire 1 4 enderecoRAMROM_DEBUG [5] $end
$var wire 1 5 enderecoRAMROM_DEBUG [4] $end
$var wire 1 6 enderecoRAMROM_DEBUG [3] $end
$var wire 1 7 enderecoRAMROM_DEBUG [2] $end
$var wire 1 8 enderecoRAMROM_DEBUG [1] $end
$var wire 1 9 enderecoRAMROM_DEBUG [0] $end
$var wire 1 : FPGA_RESET_N $end
$var wire 1 ; habBaseTempo_t $end
$var wire 1 < habilita_t [7] $end
$var wire 1 = habilita_t [6] $end
$var wire 1 > habilita_t [5] $end
$var wire 1 ? habilita_t [4] $end
$var wire 1 @ habilita_t [3] $end
$var wire 1 A habilita_t [2] $end
$var wire 1 B habilita_t [1] $end
$var wire 1 C habilita_t [0] $end
$var wire 1 D habilitahex_t [7] $end
$var wire 1 E habilitahex_t [6] $end
$var wire 1 F habilitahex_t [5] $end
$var wire 1 G habilitahex_t [4] $end
$var wire 1 H habilitahex_t [3] $end
$var wire 1 I habilitahex_t [2] $end
$var wire 1 J habilitahex_t [1] $end
$var wire 1 K habilitahex_t [0] $end
$var wire 1 L HEX0 [6] $end
$var wire 1 M HEX0 [5] $end
$var wire 1 N HEX0 [4] $end
$var wire 1 O HEX0 [3] $end
$var wire 1 P HEX0 [2] $end
$var wire 1 Q HEX0 [1] $end
$var wire 1 R HEX0 [0] $end
$var wire 1 S HEX1 [6] $end
$var wire 1 T HEX1 [5] $end
$var wire 1 U HEX1 [4] $end
$var wire 1 V HEX1 [3] $end
$var wire 1 W HEX1 [2] $end
$var wire 1 X HEX1 [1] $end
$var wire 1 Y HEX1 [0] $end
$var wire 1 Z HEX2 [6] $end
$var wire 1 [ HEX2 [5] $end
$var wire 1 \ HEX2 [4] $end
$var wire 1 ] HEX2 [3] $end
$var wire 1 ^ HEX2 [2] $end
$var wire 1 _ HEX2 [1] $end
$var wire 1 ` HEX2 [0] $end
$var wire 1 a HEX3 [6] $end
$var wire 1 b HEX3 [5] $end
$var wire 1 c HEX3 [4] $end
$var wire 1 d HEX3 [3] $end
$var wire 1 e HEX3 [2] $end
$var wire 1 f HEX3 [1] $end
$var wire 1 g HEX3 [0] $end
$var wire 1 h HEX4 [6] $end
$var wire 1 i HEX4 [5] $end
$var wire 1 j HEX4 [4] $end
$var wire 1 k HEX4 [3] $end
$var wire 1 l HEX4 [2] $end
$var wire 1 m HEX4 [1] $end
$var wire 1 n HEX4 [0] $end
$var wire 1 o HEX5 [6] $end
$var wire 1 p HEX5 [5] $end
$var wire 1 q HEX5 [4] $end
$var wire 1 r HEX5 [3] $end
$var wire 1 s HEX5 [2] $end
$var wire 1 t HEX5 [1] $end
$var wire 1 u HEX5 [0] $end
$var wire 1 v KEY [3] $end
$var wire 1 w KEY [2] $end
$var wire 1 x KEY [1] $end
$var wire 1 y KEY [0] $end
$var wire 1 z LimpaBaseTempo_t $end
$var wire 1 { opcode_t [3] $end
$var wire 1 | opcode_t [2] $end
$var wire 1 } opcode_t [1] $end
$var wire 1 ~ opcode_t [0] $end
$var wire 1 !! SW [9] $end
$var wire 1 "! SW [8] $end
$var wire 1 #! SW [7] $end
$var wire 1 $! SW [6] $end
$var wire 1 %! SW [5] $end
$var wire 1 &! SW [4] $end
$var wire 1 '! SW [3] $end
$var wire 1 (! SW [2] $end
$var wire 1 )! SW [1] $end
$var wire 1 *! SW [0] $end
$var wire 1 +! ULA_t [7] $end
$var wire 1 ,! ULA_t [6] $end
$var wire 1 -! ULA_t [5] $end
$var wire 1 .! ULA_t [4] $end
$var wire 1 /! ULA_t [3] $end
$var wire 1 0! ULA_t [2] $end
$var wire 1 1! ULA_t [1] $end
$var wire 1 2! ULA_t [0] $end

$scope module i1 $end
$var wire 1 3! gnd $end
$var wire 1 4! vcc $end
$var wire 1 5! unknown $end
$var wire 1 6! devoe $end
$var wire 1 7! devclrn $end
$var wire 1 8! devpor $end
$var wire 1 9! ww_devoe $end
$var wire 1 :! ww_devclrn $end
$var wire 1 ;! ww_devpor $end
$var wire 1 <! ww_CLOCK_50 $end
$var wire 1 =! ww_SW [9] $end
$var wire 1 >! ww_SW [8] $end
$var wire 1 ?! ww_SW [7] $end
$var wire 1 @! ww_SW [6] $end
$var wire 1 A! ww_SW [5] $end
$var wire 1 B! ww_SW [4] $end
$var wire 1 C! ww_SW [3] $end
$var wire 1 D! ww_SW [2] $end
$var wire 1 E! ww_SW [1] $end
$var wire 1 F! ww_SW [0] $end
$var wire 1 G! ww_KEY [3] $end
$var wire 1 H! ww_KEY [2] $end
$var wire 1 I! ww_KEY [1] $end
$var wire 1 J! ww_KEY [0] $end
$var wire 1 K! ww_FPGA_RESET_N $end
$var wire 1 L! ww_HEX0 [6] $end
$var wire 1 M! ww_HEX0 [5] $end
$var wire 1 N! ww_HEX0 [4] $end
$var wire 1 O! ww_HEX0 [3] $end
$var wire 1 P! ww_HEX0 [2] $end
$var wire 1 Q! ww_HEX0 [1] $end
$var wire 1 R! ww_HEX0 [0] $end
$var wire 1 S! ww_HEX1 [6] $end
$var wire 1 T! ww_HEX1 [5] $end
$var wire 1 U! ww_HEX1 [4] $end
$var wire 1 V! ww_HEX1 [3] $end
$var wire 1 W! ww_HEX1 [2] $end
$var wire 1 X! ww_HEX1 [1] $end
$var wire 1 Y! ww_HEX1 [0] $end
$var wire 1 Z! ww_HEX2 [6] $end
$var wire 1 [! ww_HEX2 [5] $end
$var wire 1 \! ww_HEX2 [4] $end
$var wire 1 ]! ww_HEX2 [3] $end
$var wire 1 ^! ww_HEX2 [2] $end
$var wire 1 _! ww_HEX2 [1] $end
$var wire 1 `! ww_HEX2 [0] $end
$var wire 1 a! ww_HEX3 [6] $end
$var wire 1 b! ww_HEX3 [5] $end
$var wire 1 c! ww_HEX3 [4] $end
$var wire 1 d! ww_HEX3 [3] $end
$var wire 1 e! ww_HEX3 [2] $end
$var wire 1 f! ww_HEX3 [1] $end
$var wire 1 g! ww_HEX3 [0] $end
$var wire 1 h! ww_HEX4 [6] $end
$var wire 1 i! ww_HEX4 [5] $end
$var wire 1 j! ww_HEX4 [4] $end
$var wire 1 k! ww_HEX4 [3] $end
$var wire 1 l! ww_HEX4 [2] $end
$var wire 1 m! ww_HEX4 [1] $end
$var wire 1 n! ww_HEX4 [0] $end
$var wire 1 o! ww_HEX5 [6] $end
$var wire 1 p! ww_HEX5 [5] $end
$var wire 1 q! ww_HEX5 [4] $end
$var wire 1 r! ww_HEX5 [3] $end
$var wire 1 s! ww_HEX5 [2] $end
$var wire 1 t! ww_HEX5 [1] $end
$var wire 1 u! ww_HEX5 [0] $end
$var wire 1 v! ww_habilita_t [7] $end
$var wire 1 w! ww_habilita_t [6] $end
$var wire 1 x! ww_habilita_t [5] $end
$var wire 1 y! ww_habilita_t [4] $end
$var wire 1 z! ww_habilita_t [3] $end
$var wire 1 {! ww_habilita_t [2] $end
$var wire 1 |! ww_habilita_t [1] $end
$var wire 1 }! ww_habilita_t [0] $end
$var wire 1 ~! ww_habilitahex_t [7] $end
$var wire 1 !" ww_habilitahex_t [6] $end
$var wire 1 "" ww_habilitahex_t [5] $end
$var wire 1 #" ww_habilitahex_t [4] $end
$var wire 1 $" ww_habilitahex_t [3] $end
$var wire 1 %" ww_habilitahex_t [2] $end
$var wire 1 &" ww_habilitahex_t [1] $end
$var wire 1 '" ww_habilitahex_t [0] $end
$var wire 1 (" ww_BarramentoSaida_t [7] $end
$var wire 1 )" ww_BarramentoSaida_t [6] $end
$var wire 1 *" ww_BarramentoSaida_t [5] $end
$var wire 1 +" ww_BarramentoSaida_t [4] $end
$var wire 1 ," ww_BarramentoSaida_t [3] $end
$var wire 1 -" ww_BarramentoSaida_t [2] $end
$var wire 1 ." ww_BarramentoSaida_t [1] $end
$var wire 1 /" ww_BarramentoSaida_t [0] $end
$var wire 1 0" ww_enderecoRAMROM_DEBUG [7] $end
$var wire 1 1" ww_enderecoRAMROM_DEBUG [6] $end
$var wire 1 2" ww_enderecoRAMROM_DEBUG [5] $end
$var wire 1 3" ww_enderecoRAMROM_DEBUG [4] $end
$var wire 1 4" ww_enderecoRAMROM_DEBUG [3] $end
$var wire 1 5" ww_enderecoRAMROM_DEBUG [2] $end
$var wire 1 6" ww_enderecoRAMROM_DEBUG [1] $end
$var wire 1 7" ww_enderecoRAMROM_DEBUG [0] $end
$var wire 1 8" ww_ULA_t [7] $end
$var wire 1 9" ww_ULA_t [6] $end
$var wire 1 :" ww_ULA_t [5] $end
$var wire 1 ;" ww_ULA_t [4] $end
$var wire 1 <" ww_ULA_t [3] $end
$var wire 1 =" ww_ULA_t [2] $end
$var wire 1 >" ww_ULA_t [1] $end
$var wire 1 ?" ww_ULA_t [0] $end
$var wire 1 @" ww_opcode_t [3] $end
$var wire 1 A" ww_opcode_t [2] $end
$var wire 1 B" ww_opcode_t [1] $end
$var wire 1 C" ww_opcode_t [0] $end
$var wire 1 D" ww_BarramentoEntrada_t [7] $end
$var wire 1 E" ww_BarramentoEntrada_t [6] $end
$var wire 1 F" ww_BarramentoEntrada_t [5] $end
$var wire 1 G" ww_BarramentoEntrada_t [4] $end
$var wire 1 H" ww_BarramentoEntrada_t [3] $end
$var wire 1 I" ww_BarramentoEntrada_t [2] $end
$var wire 1 J" ww_BarramentoEntrada_t [1] $end
$var wire 1 K" ww_BarramentoEntrada_t [0] $end
$var wire 1 L" ww_habBaseTempo_t $end
$var wire 1 M" ww_LimpaBaseTempo_t $end
$var wire 1 N" \FPGA_RESET_N~input_o\ $end
$var wire 1 O" \CLOCK_50~input_o\ $end
$var wire 1 P" \processador|inc|Add0~1_sumout\ $end
$var wire 1 Q" \processador|ROM|memROM~8_combout\ $end
$var wire 1 R" \processador|ROM|memROM~9_combout\ $end
$var wire 1 S" \processador|inc|Add0~22\ $end
$var wire 1 T" \processador|inc|Add0~25_sumout\ $end
$var wire 1 U" \processador|inc|Add0~26\ $end
$var wire 1 V" \processador|inc|Add0~29_sumout\ $end
$var wire 1 W" \~GND~combout\ $end
$var wire 1 X" \processador|ROM|memROM~3_combout\ $end
$var wire 1 Y" \processador|ROM|memROM~12_combout\ $end
$var wire 1 Z" \processador|ROM|memROM~13_combout\ $end
$var wire 1 [" \processador|ROM|memROM~14_combout\ $end
$var wire 1 \" \processador|ROM|memROM~15_combout\ $end
$var wire 1 ]" \processador|ROM|memROM~16_combout\ $end
$var wire 1 ^" \processador|ROM|memROM~17_combout\ $end
$var wire 1 _" \processador|ROM|memROM~18_combout\ $end
$var wire 1 `" \processador|ROM|memROM~19_combout\ $end
$var wire 1 a" \processador|ROM|memROM~0_combout\ $end
$var wire 1 b" \processador|ROM|memROM~10_combout\ $end
$var wire 1 c" \processador|UC|palavraControle[3]~0_combout\ $end
$var wire 1 d" \processador|UC|Equal3~0_combout\ $end
$var wire 1 e" \processador|ROM|memROM~21_combout\ $end
$var wire 1 f" \processador|ROM|memROM~23_combout\ $end
$var wire 1 g" \processador|ROM|memROM~24_combout\ $end
$var wire 1 h" \processador|ROM|memROM~25_combout\ $end
$var wire 1 i" \processador|ROM|memROM~26_combout\ $end
$var wire 1 j" \processador|Registradores|registrador~223_combout\ $end
$var wire 1 k" \processador|Registradores|registrador~70_q\ $end
$var wire 1 l" \processador|ROM|memROM~22_combout\ $end
$var wire 1 m" \processador|Registradores|registrador~207_combout\ $end
$var wire 1 n" \processador|Registradores|registrador~224_combout\ $end
$var wire 1 o" \processador|Registradores|registrador~14_q\ $end
$var wire 1 p" \processador|Registradores|registrador~225_combout\ $end
$var wire 1 q" \processador|Registradores|registrador~22_q\ $end
$var wire 1 r" \processador|Registradores|registrador~226_combout\ $end
$var wire 1 s" \processador|Registradores|registrador~30_q\ $end
$var wire 1 t" \processador|Registradores|registrador~208_combout\ $end
$var wire 1 u" \processador|Registradores|registrador~221_combout\ $end
$var wire 1 v" \processador|Registradores|registrador~85_q\ $end
$var wire 1 w" \processador|Registradores|registrador~222_combout\ $end
$var wire 1 x" \processador|Registradores|registrador~77_q\ $end
$var wire 1 y" \processador|ROM|memROM~29_combout\ $end
$var wire 1 z" \processador|ROM|memROM~20_combout\ $end
$var wire 1 {" \processador|Registradores|registrador~21_q\ $end
$var wire 1 |" \processador|Registradores|registrador~29_q\ $end
$var wire 1 }" \processador|Registradores|registrador~13_q\ $end
$var wire 1 ~" \processador|ROM|memROM~28_combout\ $end
$var wire 1 !# \processador|ROM|memROM~27_combout\ $end
$var wire 1 "# \processador|Registradores|registrador~173_combout\ $end
$var wire 1 ## \processador|Registradores|registrador~141_combout\ $end
$var wire 1 $# \processador|Registradores|registrador~206_combout\ $end
$var wire 1 %# \processador|ULA|Add0~34_cout\ $end
$var wire 1 &# \processador|ULA|Add0~1_sumout\ $end
$var wire 1 '# \processador|UC|Equal5~0_combout\ $end
$var wire 1 (# \processador|ROM|memROM~1_combout\ $end
$var wire 1 )# \Decoder|LessThan0~0_combout\ $end
$var wire 1 *# \processador|ROM|memROM~2_combout\ $end
$var wire 1 +# \processador|ROM|memROM~4_combout\ $end
$var wire 1 ,# \Decoder|Equal6~0_combout\ $end
$var wire 1 -# \Decoder|habilita[1]~0_combout\ $end
$var wire 1 .# \interfaceChaves|saida[0]~11_combout\ $end
$var wire 1 /# \processador|MUX_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 0# \processador|Registradores|registrador~69_q\ $end
$var wire 1 1# \processador|Registradores|registrador~205_combout\ $end
$var wire 1 2# \processador|ULA|Add0~2\ $end
$var wire 1 3# \processador|ULA|Add0~5_sumout\ $end
$var wire 1 4# \processador|MUX_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 5# \processador|Registradores|registrador~86_q\ $end
$var wire 1 6# \processador|Registradores|registrador~78_q\ $end
$var wire 1 7# \processador|Registradores|registrador~177_combout\ $end
$var wire 1 8# \processador|Registradores|registrador~145_combout\ $end
$var wire 1 9# \processador|ULA|saida[1]~1_combout\ $end
$var wire 1 :# \processador|flipflop|data_out~0_combout\ $end
$var wire 1 ;# \processador|flipflop|data_out~1_combout\ $end
$var wire 1 <# \processador|Registradores|registrador~73_q\ $end
$var wire 1 =# \processador|Registradores|registrador~213_combout\ $end
$var wire 1 ># \processador|Registradores|registrador~17_q\ $end
$var wire 1 ?# \processador|Registradores|registrador~25_q\ $end
$var wire 1 @# \processador|Registradores|registrador~33_q\ $end
$var wire 1 A# \processador|Registradores|registrador~214_combout\ $end
$var wire 1 B# \processador|Registradores|registrador~88_q\ $end
$var wire 1 C# \processador|Registradores|registrador~80_q\ $end
$var wire 1 D# \processador|Registradores|registrador~24_q\ $end
$var wire 1 E# \processador|Registradores|registrador~32_q\ $end
$var wire 1 F# \processador|Registradores|registrador~16_q\ $end
$var wire 1 G# \processador|Registradores|registrador~185_combout\ $end
$var wire 1 H# \processador|Registradores|registrador~153_combout\ $end
$var wire 1 I# \processador|Registradores|registrador~212_combout\ $end
$var wire 1 J# \processador|ROM|memROM~11_combout\ $end
$var wire 1 K# \processador|Registradores|registrador~87_q\ $end
$var wire 1 L# \processador|Registradores|registrador~79_q\ $end
$var wire 1 M# \processador|Registradores|registrador~23_q\ $end
$var wire 1 N# \processador|Registradores|registrador~31_q\ $end
$var wire 1 O# \processador|Registradores|registrador~15_q\ $end
$var wire 1 P# \processador|Registradores|registrador~181_combout\ $end
$var wire 1 Q# \processador|Registradores|registrador~149_combout\ $end
$var wire 1 R# \processador|Registradores|registrador~210_combout\ $end
$var wire 1 S# \processador|ULA|Add0~6\ $end
$var wire 1 T# \processador|ULA|Add0~9_sumout\ $end
$var wire 1 U# \processador|MUX_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 V# \processador|Registradores|registrador~71_q\ $end
$var wire 1 W# \processador|Registradores|registrador~209_combout\ $end
$var wire 1 X# \processador|ULA|Add0~10\ $end
$var wire 1 Y# \processador|ULA|Add0~13_sumout\ $end
$var wire 1 Z# \processador|MUX_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 [# \processador|Registradores|registrador~72_q\ $end
$var wire 1 \# \processador|Registradores|registrador~211_combout\ $end
$var wire 1 ]# \processador|ULA|Add0~14\ $end
$var wire 1 ^# \processador|ULA|Add0~17_sumout\ $end
$var wire 1 _# \processador|MUX_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 `# \processador|Registradores|registrador~89_q\ $end
$var wire 1 a# \processador|Registradores|registrador~81_q\ $end
$var wire 1 b# \processador|Registradores|registrador~189_combout\ $end
$var wire 1 c# \processador|Registradores|registrador~157_combout\ $end
$var wire 1 d# \processador|Registradores|registrador~74_q\ $end
$var wire 1 e# \processador|Registradores|registrador~215_combout\ $end
$var wire 1 f# \processador|Registradores|registrador~18_q\ $end
$var wire 1 g# \processador|Registradores|registrador~26_q\ $end
$var wire 1 h# \processador|Registradores|registrador~34_q\ $end
$var wire 1 i# \processador|Registradores|registrador~216_combout\ $end
$var wire 1 j# \processador|ULA|Add0~18\ $end
$var wire 1 k# \processador|ULA|Add0~21_sumout\ $end
$var wire 1 l# \processador|MUX_ULA|saida_MUX[5]~5_combout\ $end
$var wire 1 m# \processador|Registradores|registrador~90_q\ $end
$var wire 1 n# \processador|Registradores|registrador~82_q\ $end
$var wire 1 o# \processador|Registradores|registrador~193_combout\ $end
$var wire 1 p# \processador|Registradores|registrador~161_combout\ $end
$var wire 1 q# \processador|flipflop|data_out~2_combout\ $end
$var wire 1 r# \processador|flipflop|data_out~3_combout\ $end
$var wire 1 s# \processador|Registradores|registrador~75_q\ $end
$var wire 1 t# \processador|Registradores|registrador~217_combout\ $end
$var wire 1 u# \processador|Registradores|registrador~19_q\ $end
$var wire 1 v# \processador|Registradores|registrador~27_q\ $end
$var wire 1 w# \processador|Registradores|registrador~35_q\ $end
$var wire 1 x# \processador|Registradores|registrador~218_combout\ $end
$var wire 1 y# \processador|ULA|Add0~22\ $end
$var wire 1 z# \processador|ULA|Add0~25_sumout\ $end
$var wire 1 {# \processador|MUX_ULA|saida_MUX[6]~6_combout\ $end
$var wire 1 |# \processador|Registradores|registrador~91_q\ $end
$var wire 1 }# \processador|Registradores|registrador~83_q\ $end
$var wire 1 ~# \processador|Registradores|registrador~197_combout\ $end
$var wire 1 !$ \processador|Registradores|registrador~165_combout\ $end
$var wire 1 "$ \processador|Registradores|registrador~76_q\ $end
$var wire 1 #$ \processador|Registradores|registrador~219_combout\ $end
$var wire 1 $$ \processador|Registradores|registrador~20_q\ $end
$var wire 1 %$ \processador|Registradores|registrador~28_q\ $end
$var wire 1 &$ \processador|Registradores|registrador~36_q\ $end
$var wire 1 '$ \processador|Registradores|registrador~220_combout\ $end
$var wire 1 ($ \processador|ULA|Add0~26\ $end
$var wire 1 )$ \processador|ULA|Add0~29_sumout\ $end
$var wire 1 *$ \processador|MUX_ULA|saida_MUX[7]~7_combout\ $end
$var wire 1 +$ \processador|Registradores|registrador~92_q\ $end
$var wire 1 ,$ \processador|Registradores|registrador~84_q\ $end
$var wire 1 -$ \processador|Registradores|registrador~201_combout\ $end
$var wire 1 .$ \processador|Registradores|registrador~169_combout\ $end
$var wire 1 /$ \processador|flipflop|data_out~4_combout\ $end
$var wire 1 0$ \processador|flipflop|data_out~5_combout\ $end
$var wire 1 1$ \processador|flipflop|data_out~q\ $end
$var wire 1 2$ \processador|comb~0_combout\ $end
$var wire 1 3$ \processador|inc|Add0~2\ $end
$var wire 1 4$ \processador|inc|Add0~5_sumout\ $end
$var wire 1 5$ \processador|inc|Add0~6\ $end
$var wire 1 6$ \processador|inc|Add0~9_sumout\ $end
$var wire 1 7$ \processador|inc|Add0~10\ $end
$var wire 1 8$ \processador|inc|Add0~13_sumout\ $end
$var wire 1 9$ \processador|inc|Add0~14\ $end
$var wire 1 :$ \processador|inc|Add0~17_sumout\ $end
$var wire 1 ;$ \processador|inc|Add0~18\ $end
$var wire 1 <$ \processador|inc|Add0~21_sumout\ $end
$var wire 1 =$ \processador|ROM|memROM~5_combout\ $end
$var wire 1 >$ \processador|ROM|memROM~6_combout\ $end
$var wire 1 ?$ \processador|ROM|memROM~7_combout\ $end
$var wire 1 @$ \Decoder|LessThan0~1_combout\ $end
$var wire 1 A$ \interfaceBtn|saida[0]~0_combout\ $end
$var wire 1 B$ \Decoder|Equal6~1_combout\ $end
$var wire 1 C$ \interfaceBaseTempo|baseTempo|contador[0]~2_combout\ $end
$var wire 1 D$ \interfaceBaseTempo|baseTempo|contador~1_combout\ $end
$var wire 1 E$ \interfaceBaseTempo|baseTempo|contador~0_combout\ $end
$var wire 1 F$ \interfaceBaseTempo|baseTempo|tick~0_combout\ $end
$var wire 1 G$ \interfaceBaseTempo|baseTempo|tick~q\ $end
$var wire 1 H$ \Decoder|Equal7~0_combout\ $end
$var wire 1 I$ \interfaceBaseTempo|registraUmSegundo|data_out~q\ $end
$var wire 1 J$ \KEY[2]~input_o\ $end
$var wire 1 K$ \KEY[3]~input_o\ $end
$var wire 1 L$ \interfaceBtn|saida[0]~1_combout\ $end
$var wire 1 M$ \KEY[0]~input_o\ $end
$var wire 1 N$ \KEY[1]~input_o\ $end
$var wire 1 O$ \interfaceBtn|saida[0]~2_combout\ $end
$var wire 1 P$ \interfaceBtn|saida[0]~3_combout\ $end
$var wire 1 Q$ \SW[9]~input_o\ $end
$var wire 1 R$ \SW[8]~input_o\ $end
$var wire 1 S$ \interfaceChaves|saida[0]~8_combout\ $end
$var wire 1 T$ \SW[0]~input_o\ $end
$var wire 1 U$ \SW[4]~input_o\ $end
$var wire 1 V$ \SW[1]~input_o\ $end
$var wire 1 W$ \SW[5]~input_o\ $end
$var wire 1 X$ \interfaceChaves|Mux0~0_combout\ $end
$var wire 1 Y$ \SW[2]~input_o\ $end
$var wire 1 Z$ \SW[6]~input_o\ $end
$var wire 1 [$ \SW[3]~input_o\ $end
$var wire 1 \$ \SW[7]~input_o\ $end
$var wire 1 ]$ \interfaceChaves|Mux0~1_combout\ $end
$var wire 1 ^$ \interfaceChaves|saida[0]~9_combout\ $end
$var wire 1 _$ \interfaceChaves|saida[0]~10_combout\ $end
$var wire 1 `$ \interfaceHEX|conversorHex0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 a$ \Decoder|Equal0~0_combout\ $end
$var wire 1 b$ \interfaceHEX|conversorHex0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 c$ \interfaceHEX|conversorHex0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 d$ \interfaceHEX|conversorHex0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 e$ \interfaceHEX|conversorHex0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 f$ \interfaceHEX|conversorHex0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 g$ \interfaceHEX|conversorHex0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 h$ \Decoder|Equal1~0_combout\ $end
$var wire 1 i$ \Decoder|habilita[1]~1_combout\ $end
$var wire 1 j$ \processador|ULA|saida[0]~0_combout\ $end
$var wire 1 k$ \processador|ULA|saida[2]~2_combout\ $end
$var wire 1 l$ \processador|ULA|saida[3]~3_combout\ $end
$var wire 1 m$ \processador|ULA|saida[4]~4_combout\ $end
$var wire 1 n$ \processador|ULA|saida[5]~5_combout\ $end
$var wire 1 o$ \processador|ULA|saida[6]~6_combout\ $end
$var wire 1 p$ \processador|ULA|saida[7]~7_combout\ $end
$var wire 1 q$ \interfaceHEX|conversorHex0|saida7seg\ [6] $end
$var wire 1 r$ \interfaceHEX|conversorHex0|saida7seg\ [5] $end
$var wire 1 s$ \interfaceHEX|conversorHex0|saida7seg\ [4] $end
$var wire 1 t$ \interfaceHEX|conversorHex0|saida7seg\ [3] $end
$var wire 1 u$ \interfaceHEX|conversorHex0|saida7seg\ [2] $end
$var wire 1 v$ \interfaceHEX|conversorHex0|saida7seg\ [1] $end
$var wire 1 w$ \interfaceHEX|conversorHex0|saida7seg\ [0] $end
$var wire 1 x$ \processador|PC|DOUT\ [7] $end
$var wire 1 y$ \processador|PC|DOUT\ [6] $end
$var wire 1 z$ \processador|PC|DOUT\ [5] $end
$var wire 1 {$ \processador|PC|DOUT\ [4] $end
$var wire 1 |$ \processador|PC|DOUT\ [3] $end
$var wire 1 }$ \processador|PC|DOUT\ [2] $end
$var wire 1 ~$ \processador|PC|DOUT\ [1] $end
$var wire 1 !% \processador|PC|DOUT\ [0] $end
$var wire 1 "% \interfaceHEX|conversorHex1|saida7seg\ [6] $end
$var wire 1 #% \interfaceHEX|conversorHex1|saida7seg\ [5] $end
$var wire 1 $% \interfaceHEX|conversorHex1|saida7seg\ [4] $end
$var wire 1 %% \interfaceHEX|conversorHex1|saida7seg\ [3] $end
$var wire 1 &% \interfaceHEX|conversorHex1|saida7seg\ [2] $end
$var wire 1 '% \interfaceHEX|conversorHex1|saida7seg\ [1] $end
$var wire 1 (% \interfaceHEX|conversorHex1|saida7seg\ [0] $end
$var wire 1 )% \interfaceBaseTempo|baseTempo|contador\ [2] $end
$var wire 1 *% \interfaceBaseTempo|baseTempo|contador\ [1] $end
$var wire 1 +% \interfaceBaseTempo|baseTempo|contador\ [0] $end
$var wire 1 ,% \processador|UC|palavraControle\ [10] $end
$var wire 1 -% \processador|UC|palavraControle\ [9] $end
$var wire 1 .% \processador|UC|palavraControle\ [8] $end
$var wire 1 /% \processador|UC|palavraControle\ [7] $end
$var wire 1 0% \processador|UC|palavraControle\ [6] $end
$var wire 1 1% \processador|UC|palavraControle\ [5] $end
$var wire 1 2% \processador|UC|palavraControle\ [4] $end
$var wire 1 3% \processador|UC|palavraControle\ [3] $end
$var wire 1 4% \processador|UC|palavraControle\ [2] $end
$var wire 1 5% \processador|UC|palavraControle\ [1] $end
$var wire 1 6% \processador|UC|palavraControle\ [0] $end
$var wire 1 7% \processador|ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 8% \processador|ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 9% \processador|ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 :% \processador|ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ;% \processador|ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 <% \processador|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 =% \processador|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 >% \processador|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ?% \processador|Registradores|ALT_INV_registrador~169_combout\ $end
$var wire 1 @% \processador|Registradores|ALT_INV_registrador~165_combout\ $end
$var wire 1 A% \processador|Registradores|ALT_INV_registrador~161_combout\ $end
$var wire 1 B% \processador|Registradores|ALT_INV_registrador~157_combout\ $end
$var wire 1 C% \processador|Registradores|ALT_INV_registrador~153_combout\ $end
$var wire 1 D% \processador|Registradores|ALT_INV_registrador~149_combout\ $end
$var wire 1 E% \processador|Registradores|ALT_INV_registrador~145_combout\ $end
$var wire 1 F% \processador|Registradores|ALT_INV_registrador~141_combout\ $end
$var wire 1 G% \processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 H% \processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 I% \processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 J% \processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 K% \processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 L% \processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 M% \processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 N% \processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 O% \processador|Registradores|ALT_INV_registrador~18_q\ $end
$var wire 1 P% \processador|Registradores|ALT_INV_registrador~215_combout\ $end
$var wire 1 Q% \processador|Registradores|ALT_INV_registrador~74_q\ $end
$var wire 1 R% \processador|Registradores|ALT_INV_registrador~214_combout\ $end
$var wire 1 S% \processador|Registradores|ALT_INV_registrador~33_q\ $end
$var wire 1 T% \processador|Registradores|ALT_INV_registrador~25_q\ $end
$var wire 1 U% \processador|Registradores|ALT_INV_registrador~17_q\ $end
$var wire 1 V% \processador|Registradores|ALT_INV_registrador~213_combout\ $end
$var wire 1 W% \processador|Registradores|ALT_INV_registrador~73_q\ $end
$var wire 1 X% \processador|Registradores|ALT_INV_registrador~212_combout\ $end
$var wire 1 Y% \processador|Registradores|ALT_INV_registrador~32_q\ $end
$var wire 1 Z% \processador|Registradores|ALT_INV_registrador~24_q\ $end
$var wire 1 [% \processador|Registradores|ALT_INV_registrador~16_q\ $end
$var wire 1 \% \processador|Registradores|ALT_INV_registrador~211_combout\ $end
$var wire 1 ]% \processador|Registradores|ALT_INV_registrador~72_q\ $end
$var wire 1 ^% \processador|Registradores|ALT_INV_registrador~210_combout\ $end
$var wire 1 _% \processador|Registradores|ALT_INV_registrador~31_q\ $end
$var wire 1 `% \processador|Registradores|ALT_INV_registrador~23_q\ $end
$var wire 1 a% \processador|Registradores|ALT_INV_registrador~15_q\ $end
$var wire 1 b% \processador|Registradores|ALT_INV_registrador~209_combout\ $end
$var wire 1 c% \processador|Registradores|ALT_INV_registrador~71_q\ $end
$var wire 1 d% \processador|Registradores|ALT_INV_registrador~208_combout\ $end
$var wire 1 e% \processador|Registradores|ALT_INV_registrador~30_q\ $end
$var wire 1 f% \processador|Registradores|ALT_INV_registrador~22_q\ $end
$var wire 1 g% \processador|Registradores|ALT_INV_registrador~14_q\ $end
$var wire 1 h% \processador|Registradores|ALT_INV_registrador~207_combout\ $end
$var wire 1 i% \processador|Registradores|ALT_INV_registrador~70_q\ $end
$var wire 1 j% \processador|Registradores|ALT_INV_registrador~206_combout\ $end
$var wire 1 k% \processador|Registradores|ALT_INV_registrador~29_q\ $end
$var wire 1 l% \processador|Registradores|ALT_INV_registrador~21_q\ $end
$var wire 1 m% \processador|Registradores|ALT_INV_registrador~13_q\ $end
$var wire 1 n% \processador|Registradores|ALT_INV_registrador~205_combout\ $end
$var wire 1 o% \processador|ROM|ALT_INV_memROM~22_combout\ $end
$var wire 1 p% \processador|Registradores|ALT_INV_registrador~69_q\ $end
$var wire 1 q% \processador|ROM|ALT_INV_memROM~21_combout\ $end
$var wire 1 r% \processador|UC|ALT_INV_Equal3~0_combout\ $end
$var wire 1 s% \processador|Registradores|ALT_INV_registrador~84_q\ $end
$var wire 1 t% \processador|Registradores|ALT_INV_registrador~92_q\ $end
$var wire 1 u% \processador|Registradores|ALT_INV_registrador~83_q\ $end
$var wire 1 v% \processador|Registradores|ALT_INV_registrador~91_q\ $end
$var wire 1 w% \processador|Registradores|ALT_INV_registrador~82_q\ $end
$var wire 1 x% \processador|Registradores|ALT_INV_registrador~90_q\ $end
$var wire 1 y% \processador|Registradores|ALT_INV_registrador~81_q\ $end
$var wire 1 z% \processador|Registradores|ALT_INV_registrador~89_q\ $end
$var wire 1 {% \processador|Registradores|ALT_INV_registrador~80_q\ $end
$var wire 1 |% \processador|Registradores|ALT_INV_registrador~88_q\ $end
$var wire 1 }% \processador|Registradores|ALT_INV_registrador~79_q\ $end
$var wire 1 ~% \processador|Registradores|ALT_INV_registrador~87_q\ $end
$var wire 1 !& \processador|Registradores|ALT_INV_registrador~78_q\ $end
$var wire 1 "& \processador|Registradores|ALT_INV_registrador~86_q\ $end
$var wire 1 #& \processador|ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 $& \processador|Registradores|ALT_INV_registrador~77_q\ $end
$var wire 1 %& \processador|Registradores|ALT_INV_registrador~85_q\ $end
$var wire 1 && \processador|flipflop|ALT_INV_data_out~q\ $end
$var wire 1 '& \processador|ULA|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 (& \processador|UC|ALT_INV_palavraControle[3]~0_combout\ $end
$var wire 1 )& \processador|ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 *& \processador|ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 +& \processador|ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 ,& \processador|ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 -& \processador|ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 .& \processador|ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 /& \processador|ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 0& \processador|ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 1& \Decoder|ALT_INV_Equal7~0_combout\ $end
$var wire 1 2& \Decoder|ALT_INV_Equal6~1_combout\ $end
$var wire 1 3& \Decoder|ALT_INV_Equal6~0_combout\ $end
$var wire 1 4& \processador|ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 5& \processador|ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 6& \processador|ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 7& \processador|ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 8& \Decoder|ALT_INV_habilita[1]~1_combout\ $end
$var wire 1 9& \Decoder|ALT_INV_habilita[1]~0_combout\ $end
$var wire 1 :& \interfaceBtn|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 ;& \Decoder|ALT_INV_LessThan0~1_combout\ $end
$var wire 1 <& \processador|ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 =& \processador|ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 >& \processador|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 ?& \processador|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 @& \processador|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 A& \processador|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 B& \Decoder|ALT_INV_LessThan0~0_combout\ $end
$var wire 1 C& \processador|ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 D& \processador|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 E& \processador|Registradores|ALT_INV_registrador~201_combout\ $end
$var wire 1 F& \processador|Registradores|ALT_INV_registrador~197_combout\ $end
$var wire 1 G& \processador|Registradores|ALT_INV_registrador~193_combout\ $end
$var wire 1 H& \processador|Registradores|ALT_INV_registrador~189_combout\ $end
$var wire 1 I& \processador|Registradores|ALT_INV_registrador~185_combout\ $end
$var wire 1 J& \processador|Registradores|ALT_INV_registrador~181_combout\ $end
$var wire 1 K& \processador|Registradores|ALT_INV_registrador~177_combout\ $end
$var wire 1 L& \processador|Registradores|ALT_INV_registrador~173_combout\ $end
$var wire 1 M& \ALT_INV_SW[7]~input_o\ $end
$var wire 1 N& \ALT_INV_SW[3]~input_o\ $end
$var wire 1 O& \ALT_INV_SW[6]~input_o\ $end
$var wire 1 P& \ALT_INV_SW[2]~input_o\ $end
$var wire 1 Q& \ALT_INV_SW[5]~input_o\ $end
$var wire 1 R& \ALT_INV_SW[1]~input_o\ $end
$var wire 1 S& \ALT_INV_SW[4]~input_o\ $end
$var wire 1 T& \ALT_INV_SW[0]~input_o\ $end
$var wire 1 U& \ALT_INV_SW[8]~input_o\ $end
$var wire 1 V& \ALT_INV_SW[9]~input_o\ $end
$var wire 1 W& \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 X& \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 Y& \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 Z& \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 [& \processador|ROM|ALT_INV_memROM~29_combout\ $end
$var wire 1 \& \processador|ROM|ALT_INV_memROM~28_combout\ $end
$var wire 1 ]& \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [2] $end
$var wire 1 ^& \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [1] $end
$var wire 1 _& \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [0] $end
$var wire 1 `& \interfaceBaseTempo|baseTempo|ALT_INV_tick~q\ $end
$var wire 1 a& \processador|ROM|ALT_INV_memROM~27_combout\ $end
$var wire 1 b& \processador|ROM|ALT_INV_memROM~26_combout\ $end
$var wire 1 c& \processador|ROM|ALT_INV_memROM~25_combout\ $end
$var wire 1 d& \processador|ROM|ALT_INV_memROM~24_combout\ $end
$var wire 1 e& \processador|UC|ALT_INV_palavraControle\ [5] $end
$var wire 1 f& \processador|ROM|ALT_INV_memROM~23_combout\ $end
$var wire 1 g& \processador|UC|ALT_INV_Equal5~0_combout\ $end
$var wire 1 h& \processador|flipflop|ALT_INV_data_out~4_combout\ $end
$var wire 1 i& \processador|flipflop|ALT_INV_data_out~3_combout\ $end
$var wire 1 j& \processador|flipflop|ALT_INV_data_out~2_combout\ $end
$var wire 1 k& \processador|flipflop|ALT_INV_data_out~1_combout\ $end
$var wire 1 l& \processador|flipflop|ALT_INV_data_out~0_combout\ $end
$var wire 1 m& \interfaceChaves|ALT_INV_saida[0]~11_combout\ $end
$var wire 1 n& \interfaceChaves|ALT_INV_saida[0]~10_combout\ $end
$var wire 1 o& \interfaceChaves|ALT_INV_saida[0]~9_combout\ $end
$var wire 1 p& \interfaceChaves|ALT_INV_Mux0~1_combout\ $end
$var wire 1 q& \interfaceChaves|ALT_INV_Mux0~0_combout\ $end
$var wire 1 r& \interfaceChaves|ALT_INV_saida[0]~8_combout\ $end
$var wire 1 s& \interfaceBtn|ALT_INV_saida[0]~3_combout\ $end
$var wire 1 t& \interfaceBtn|ALT_INV_saida[0]~2_combout\ $end
$var wire 1 u& \interfaceBtn|ALT_INV_saida[0]~1_combout\ $end
$var wire 1 v& \interfaceBaseTempo|registraUmSegundo|ALT_INV_data_out~q\ $end
$var wire 1 w& \processador|Registradores|ALT_INV_registrador~220_combout\ $end
$var wire 1 x& \processador|Registradores|ALT_INV_registrador~36_q\ $end
$var wire 1 y& \processador|Registradores|ALT_INV_registrador~28_q\ $end
$var wire 1 z& \processador|Registradores|ALT_INV_registrador~20_q\ $end
$var wire 1 {& \processador|Registradores|ALT_INV_registrador~219_combout\ $end
$var wire 1 |& \processador|Registradores|ALT_INV_registrador~76_q\ $end
$var wire 1 }& \processador|Registradores|ALT_INV_registrador~218_combout\ $end
$var wire 1 ~& \processador|Registradores|ALT_INV_registrador~35_q\ $end
$var wire 1 !' \processador|Registradores|ALT_INV_registrador~27_q\ $end
$var wire 1 "' \processador|Registradores|ALT_INV_registrador~19_q\ $end
$var wire 1 #' \processador|Registradores|ALT_INV_registrador~217_combout\ $end
$var wire 1 $' \processador|Registradores|ALT_INV_registrador~75_q\ $end
$var wire 1 %' \processador|Registradores|ALT_INV_registrador~216_combout\ $end
$var wire 1 &' \processador|Registradores|ALT_INV_registrador~34_q\ $end
$var wire 1 '' \processador|Registradores|ALT_INV_registrador~26_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
0:
0;
0z
03!
14!
x5!
16!
17!
18!
19!
1:!
1;!
0<!
0K!
0L"
0M"
0N"
0O"
1P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
1X"
0Y"
0Z"
0["
0\"
1]"
1^"
1_"
1`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
1%#
0&#
1'#
0(#
0)#
0*#
0+#
0,#
0-#
1.#
0/#
00#
01#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
1S#
0T#
0U#
0V#
0W#
1X#
0Y#
0Z#
0[#
0\#
1]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
1j#
0k#
0l#
0m#
0n#
0o#
0p#
1q#
1r#
0s#
0t#
0u#
0v#
0w#
0x#
1y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
1($
0)$
0*$
0+$
0,$
0-$
0.$
1/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
1=$
0>$
0?$
0@$
0A$
0B$
1C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
1g$
0h$
1i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
0)&
0*&
0+&
0,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
08&
19&
1:&
1;&
1<&
1=&
0>&
1?&
0@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1`&
1a&
1b&
1c&
1d&
0f&
0g&
0h&
0i&
0j&
1k&
1l&
0m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1$'
1%'
1&'
1''
0v
0w
0x
0y
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
1}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
1A"
1B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
x,%
x-%
x.%
x/%
x0%
11%
x2%
x3%
x4%
x5%
x6%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1]&
1^&
1_&
0e&
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
02
03
04
05
06
07
08
09
0<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0{
1|
1}
1~
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
$end
#30000
11
1<!
1O"
1!%
1+%
0_&
0N%
0P"
13$
0f"
1h"
1~"
0C$
1E$
0\&
0c&
1f&
14$
0p"
1r"
#60000
01
0<!
0O"
#90000
11
1<!
1O"
0!%
1~$
0+%
1*%
0^&
1_&
0M%
1N%
1P"
03$
1a"
1f"
0h"
1i"
1*#
04$
15$
1C$
0A&
0b&
1c&
0f&
0D&
16$
14$
05$
1b"
1)#
1-#
0r"
1u"
1+#
1A$
06$
0:&
0?&
09&
0B&
05&
14#
1Z#
1@$
1P$
0i$
18&
0s&
0;&
14"
16"
18
16
0}!
1|!
0C
1B
#120000
01
0<!
0O"
#150000
11
1<!
1O"
15#
1B#
1!%
1+%
0_&
0N%
0|%
0"&
0P"
13$
1Q"
0a"
1g"
1h"
0i"
0~"
0*#
0C$
1D$
0E$
1A&
1\&
1b&
0c&
0d&
1D&
07&
04$
15$
1R"
0b"
0)#
0-#
1j"
0u"
0+#
0A$
16$
1:&
1?&
19&
1B&
15&
06&
1/#
04#
0Z#
0@$
0P$
1i$
08&
1s&
1;&
04"
06"
17"
19
08
06
1}!
0|!
1C
0B
#180000
01
0<!
0O"
#210000
11
1<!
1O"
10#
0!%
0~$
1}$
0+%
1)%
0*%
1^&
0]&
1_&
0L%
1M%
1N%
0p%
1P"
03$
14$
05$
0Q"
0]"
0_"
1a"
0f"
0g"
0h"
1i"
1(#
1*#
06$
17$
1C$
0A&
0C&
0b&
1c&
1d&
1f&
0D&
1*&
1,&
17&
18$
16$
07$
04$
0R"
0^"
0`"
0'#
1b"
0j"
1w"
1)#
1,#
1J#
1+#
1A$
08$
0:&
0?&
04&
03&
0B&
05&
1g&
1)&
1+&
16&
0/#
1@$
1B$
02&
0;&
14"
15"
16"
0A"
0B"
07"
09
18
17
16
0}
0|
1!"
1L"
0}!
1E
1;
0C
#240000
01
0<!
0O"
#270000
11
1<!
1O"
1!%
1+%
0_&
0N%
0P"
13$
1Y"
1["
0a"
1e"
0i"
1l"
0(#
0*#
0C$
0D$
1F$
1A&
1C&
0o%
1b&
0q%
1D&
0.&
00&
14$
1Z"
1\"
01%
0b"
1n"
0w"
11#
0)#
0,#
0J#
0+#
0A$
1:&
1?&
14&
13&
1B&
0n%
15&
1e&
0-&
0/&
1c"
1;#
0n"
1&#
02#
0@$
0B$
12&
1;&
0>%
0k&
0(&
04"
05"
06"
1@"
13#
0S#
0C"
10$
1/#
0;#
1j$
0=%
08
07
06
1{
1T#
0X#
1k&
0~
0!"
0L"
14#
19#
0<%
1}!
00$
1Y#
0]#
0'&
0E
0;
1U#
0r#
1k$
0;%
1C
1?"
1^#
0j#
1i&
1Z#
1l$
0:%
12!
1>"
1k#
0y#
1_#
0q#
1m$
09%
11!
1="
1z#
0($
1j&
1l#
1n$
08%
10!
1<"
1)$
1{#
0/$
1o$
07%
1/!
1;"
1h&
1*$
1p$
1.!
1:"
1-!
19"
1,!
18"
1+!
#300000
01
0<!
0O"
#330000
11
1<!
1O"
0!%
1~$
0+%
0)%
1G$
0`&
1]&
1_&
0M%
1N%
1I$
1P"
03$
0Y"
1_"
0e"
0l"
1*#
04$
15$
1C$
0v&
0A&
1o%
1q%
0*&
10&
06$
17$
14$
05$
0Z"
1`"
0&#
12#
01#
1+#
1A$
16$
07$
18$
0:&
0?&
1n%
1>%
0)&
1/&
03#
1S#
0c"
0/#
0j$
08$
1=%
0T#
1X#
1(&
14"
1A"
0@"
04#
09#
1<%
0U#
0Z#
0_#
0l#
1q#
1r#
0{#
0*$
1/$
0k$
0l$
0m$
0n$
0o$
0p$
0Y#
1]#
1'&
16
1|
0{
1;%
0h&
0i&
0j&
0?"
0^#
1j#
1:%
02!
0>"
0k#
1y#
08"
09"
0:"
0;"
0<"
0="
19%
01!
0z#
1($
00!
0/!
0.!
0-!
0,!
0+!
18%
0)$
17%
#360000
01
0<!
0O"
#390000
11
1<!
1O"
1!%
1+%
0_&
0N%
0P"
13$
0["
1~"
1(#
0*#
0C$
1E$
1A&
0C&
0\&
1.&
04$
15$
0\"
1)#
1-#
1J#
0+#
0A$
06$
17$
1:&
1?&
04&
09&
0B&
1-&
12$
18$
04"
15"
1C"
17
06
1~
#420000
01
0<!
0O"
#450000
11
1<!
1O"
0!%
0~$
0+%
1*%
0^&
1_&
1M%
1N%
1P"
03$
0_"
1a"
1i"
0~"
1*#
14$
05$
1C$
0A&
1\&
0b&
0D&
1*&
16$
07$
04$
0`"
11%
1b"
1,#
0-#
1+#
1A$
08$
0:&
0?&
19&
03&
05&
0e&
1)&
02$
1w"
1@$
1B$
02&
0;&
14"
16"
0A"
1_$
18
16
0|
0n&
1!"
1L"
0}!
1/#
1E
1;
0C
1K"
1(
#480000
01
0<!
0O"
#510000
11
1<!
1O"
1x"
1!%
1+%
0_&
0N%
0$&
0P"
13$
1Y"
1["
0a"
1e"
0i"
1l"
0(#
0*#
0C$
1D$
0E$
1A&
1C&
0o%
1b&
0q%
1D&
0.&
00&
14$
1Z"
1\"
01%
0b"
1n"
0w"
11#
0)#
0,#
0J#
0+#
0A$
1:&
1?&
14&
13&
1B&
0n%
15&
1e&
0-&
0/&
1##
1c"
1;#
0n"
1&#
02#
0@$
0B$
12&
1;&
0>%
0k&
0(&
0F%
04"
05"
06"
1@"
13#
0S#
0C"
0&#
12#
1`$
1d$
1e$
1f$
10$
0;#
1j$
0_$
0=%
08
07
06
1{
1T#
0X#
1n&
1k&
1>%
0~
0!"
0L"
1/"
14#
19#
03#
1S#
0<%
1}!
1;#
0j$
00$
0/#
1Y#
0]#
1=%
0'&
0E
0;
10
1U#
0r#
1k$
0T#
1X#
0;%
0k&
1C
0K"
1?"
04#
09#
1^#
0j#
1<%
1i&
1Z#
1l$
0Y#
1]#
0:%
1'&
0(
12!
1>"
0U#
0k$
1k#
0y#
1;%
0?"
1_#
0q#
1m$
0^#
1j#
09%
11!
1="
0Z#
1r#
0l$
1z#
0($
1:%
1j&
02!
0>"
1l#
1n$
0k#
1y#
08%
0i&
10!
1<"
0_#
0m$
1)$
19%
01!
0="
1{#
0/$
1o$
0z#
1($
07%
1/!
1;"
0l#
1q#
0n$
18%
1h&
00!
0<"
1*$
1p$
0)$
0j&
1.!
1:"
0{#
0o$
17%
0/!
0;"
1-!
19"
0*$
1/$
0p$
0.!
0:"
0h&
1,!
18"
0-!
09"
10$
1+!
0,!
08"
0+!
#540000
01
0<!
0O"
#570000
11
1<!
1O"
11$
0!%
1~$
0+%
1)%
0*%
1^&
0]&
1_&
0M%
1N%
0&&
1P"
03$
0Y"
1_"
0e"
0l"
1*#
04$
15$
1C$
0A&
1o%
1q%
0*&
10&
06$
17$
14$
05$
0Z"
1`"
1&#
01#
1+#
1A$
16$
07$
18$
0:&
0?&
1n%
0>%
0)&
1/&
0##
0c"
1:#
12$
1/#
0;#
1j$
08$
1k&
0l&
1(&
1F%
14"
1A"
0@"
0&#
0`$
0d$
0e$
0f$
0/#
0j$
16
1|
0{
1>%
1?"
0/"
12!
00
0?"
02!
#600000
01
0<!
0O"
#630000
11
1<!
1O"
0~$
0}$
1|$
1+%
0_&
0K%
1L%
1M%
04$
06$
1Q"
0["
0_"
1a"
1i"
1(#
18$
0C$
0D$
0F$
0C&
0b&
0D&
1*&
1.&
07&
1R"
0\"
0`"
11%
1b"
1)#
1,#
1J#
04&
03&
0B&
05&
0e&
1)&
1-&
06&
02$
1w"
1@$
0.#
1H$
01&
1m&
0;&
15"
16"
0A"
17"
1C"
1_$
1/#
14#
1U#
1Z#
1_#
1l#
1{#
1*$
0I$
19
18
17
0|
1v&
0n&
1~
1~!
1M"
zK"
0}!
zJ"
zI"
zH"
zG"
zF"
zE"
zD"
1D
1z
z(
0C
z'
z&
z%
z$
z#
z"
z!
#660000
01
0<!
0O"
#690000
11
1<!
1O"
16#
1C#
1L#
1a#
1n#
1}#
1,$
1!%
0+%
0)%
0G$
1`&
1]&
1_&
0N%
0s%
0u%
0w%
0y%
0}%
0{%
0!&
0P"
13$
0Q"
1["
1]"
0a"
1e"
1f"
0i"
1l"
1~"
0(#
0*#
1C$
1A&
1C&
0\&
0o%
1b&
0f&
0q%
1D&
0,&
0.&
17&
14$
0R"
1\"
1^"
1d"
0b"
1p"
0w"
11#
1!#
0)#
0,#
0J#
0+#
0A$
1:&
1?&
14&
13&
1B&
0a&
0n%
15&
0r%
0+&
0-&
16&
1c"
0%#
13#
0S#
1T#
0X#
1Y#
0]#
1^#
0j#
1k#
0y#
1z#
0($
1)$
1.#
0@$
0H$
11&
1;&
0m&
07%
08%
09%
0:%
0;%
0<%
0=%
0(&
04"
05"
06"
1B"
07"
0)$
0z#
0k#
0^#
0Y#
0T#
1&#
02#
0C"
19#
1k$
0r#
1l$
1m$
0q#
1n$
1o$
0/$
1p$
0/#
0_$
0>%
1<%
1;%
1:%
19%
18%
17%
09
08
07
06
1}
03#
1n&
1h&
1j&
1i&
0'&
0~
0~!
0M"
1K"
0*$
0p$
0{#
1/$
0o$
0l#
0n$
0_#
1q#
0m$
0Z#
0l$
0U#
1r#
0k$
1/#
1j$
1=%
0J"
0I"
0H"
0G"
0F"
0E"
0D"
1}!
0i&
0j&
0h&
0D
0z
1(
04#
09#
0'
0&
0%
0$
0#
0"
0!
1C
0K"
18"
19"
1:"
1;"
1<"
1="
1>"
1'&
0(
11!
10!
1/!
1.!
1-!
1,!
1+!
1?"
0="
0<"
0;"
0:"
09"
08"
12!
00!
0/!
0.!
0-!
0,!
0+!
0>"
01!
#720000
01
0<!
0O"
#750000
11
1<!
1O"
1{"
0!%
1~$
1+%
0_&
0M%
1N%
0l%
1"#
1P"
03$
1Y"
0]"
0e"
0f"
04$
15$
0C$
1E$
1f&
1q%
1,&
00&
0L&
16$
14$
05$
1##
1Z"
0^"
0d"
01%
1$#
0&#
01#
1n"
0p"
06$
1n%
1>%
0j%
1e&
1r%
1+&
0/&
0F%
1`$
1d$
1e$
1f$
0##
17#
18#
1G#
1H#
1P#
1Q#
1b#
1c#
1o#
1p#
1~#
1!$
1-$
1.$
0:#
1%#
13#
1T#
1Y#
1^#
1k#
1z#
1)$
0n"
0/#
1;#
0j$
1&#
0>%
0k&
07%
08%
09%
0:%
0;%
0<%
0=%
1l&
0?%
0E&
0@%
0F&
0A%
0G&
0B%
0H&
0D%
0J&
0C%
0I&
0E%
0K&
1F%
0B"
1@"
1/"
0&#
12#
1&#
02#
03#
1S#
0Y#
1]#
0Q#
0T#
1X#
0`$
1b$
1c$
0d$
0e$
0f$
0g$
0c#
0^#
1j#
0p#
0k#
1y#
0!$
0z#
1($
0.$
0)$
14#
19#
1U#
1k$
1Z#
0r#
1l$
1_#
1m$
1l#
0q#
1n$
1{#
1o$
1*$
0/$
1p$
1/#
0;#
1j$
1>%
0}
1{
10
13#
1k&
1h&
1j&
1i&
0'&
17%
1?%
18%
1@%
19%
1A%
1:%
1B%
1<%
1D%
1;%
1=%
0>%
0?"
1("
1)"
1*"
1+"
1-"
1,"
1."
0/"
0/#
1;#
0j$
1)$
1z#
1k#
1Y#
1^#
1T#
03#
0=%
1/#
0;#
1j$
04#
09#
0Z#
0l$
0T#
0b$
0c$
1d$
0U#
1r#
0k$
0^#
0_#
0m$
0k#
0l#
1q#
0n$
0z#
0{#
0o$
0)$
0*$
1/$
0p$
00$
1=%
0<%
0:%
0;%
09%
08%
07%
0k&
02!
00
1/
1.
1-
1,
1+
1*
1)
14#
19#
0h&
17%
18%
0j&
19%
1:%
0i&
1<%
1'&
1k&
1?"
18"
19"
1:"
1;"
1<"
1="
1>"
0("
0)"
0*"
0+"
0-"
1*$
1p$
1{#
0/$
1o$
1l#
1n$
1Z#
1l$
1_#
0q#
1m$
1U#
0r#
1k$
04#
09#
0'&
0U#
0k$
0_#
0m$
0l#
1q#
0n$
0{#
0o$
0*$
1/$
0p$
1'&
1i&
1j&
1h&
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
0.
0,
0+
0*
0)
0?"
0h&
0j&
08"
09"
0:"
0;"
0="
0<"
0>"
1?"
02!
1>"
12!
01!
00!
0/!
0.!
0-!
0,!
0+!
0>"
1="
1;"
1<"
1:"
19"
18"
11!
08"
09"
0:"
0;"
0="
01!
10!
1/!
1.!
1-!
1,!
1+!
00!
0.!
0-!
0,!
0+!
#780000
01
0<!
0O"
#810000
11
1<!
1O"
01$
1!%
0+%
1*%
0^&
1_&
0N%
1&&
0P"
13$
1Q"
0Y"
1_"
0l"
0~"
1(#
1*#
1C$
0A&
0C&
1\&
1o%
0*&
10&
07&
04$
15$
1R"
0Z"
1`"
0$#
0!#
1)#
1-#
1J#
1+#
1A$
16$
0:&
0?&
04&
09&
0B&
1a&
1j%
0)&
1/&
06&
1##
1Q#
1c#
1p#
1!$
1.$
0c"
0&#
12#
0"#
07#
0G#
0P#
0b#
0o#
0~#
0-$
1@$
1P$
0i$
18&
0s&
0;&
1E&
1F&
1G&
1H&
1J&
1I&
1K&
1L&
1>%
1(&
0?%
0@%
0A%
0B%
0D%
0F%
14"
15"
1A"
0@"
17"
13#
1&#
1T#
1b$
1c$
1^#
1k#
1z#
1)$
19#
0Z#
0q#
0/$
1k$
1m$
1n$
1o$
1p$
0/#
0##
08#
0H#
0Q#
0c#
0p#
0!$
0.$
0=%
19
17
16
1|
0{
1?%
1@%
1A%
1B%
1D%
1C%
1E%
1F%
1h&
1j&
0'&
07%
08%
09%
0:%
0<%
0>%
1("
1)"
1*"
1+"
1-"
1/"
0}!
1|!
0&#
0j$
03#
09#
0Y#
0l$
0T#
1r#
0b$
0c$
0d$
1g$
0k$
0^#
0m$
0k#
1q#
0n$
0z#
0o$
0)$
1/$
0p$
10
1.
1,
1+
1*
1)
0h&
17%
18%
0j&
19%
1:%
0i&
1<%
1;%
1'&
1=%
1>%
0C
1B
0("
0)"
0*"
0+"
0-"
0,"
0."
0/"
18"
19"
1:"
1;"
1="
1>"
00
0/
0.
0-
0,
0+
0*
0)
11!
10!
1.!
1-!
1,!
1+!
08"
09"
0:"
0;"
0="
0<"
0>"
0?"
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
#840000
01
0<!
0O"
#870000
11
1<!
1O"
0!%
0~$
1}$
1+%
0_&
0L%
1M%
1N%
1P"
03$
14$
05$
0["
1a"
06$
17$
0C$
1D$
0E$
0D&
1.&
08$
19$
16$
07$
04$
0\"
1b"
1,#
0-#
18$
09$
1:$
19&
03&
05&
1-&
12$
1H$
0.#
0P$
1i$
0:$
08&
1s&
1m&
01&
16"
1C"
1/#
14#
1U#
1Z#
1_#
1l#
1{#
1*$
1_$
18
0n&
1~
zK"
1~!
1M"
zJ"
zI"
zH"
zG"
zF"
zE"
zD"
0|!
z(
1D
1z
z'
z&
z%
z$
z#
z"
z!
0B
#900000
01
0<!
0O"
#930000
11
1<!
1O"
1!%
1~$
0+%
1)%
0*%
1^&
0]&
1_&
0M%
0N%
0P"
13$
0Q"
1["
1]"
0a"
1y"
1~"
0(#
0*#
14$
1>$
1C$
0=&
1A&
1C&
0\&
0[&
1D&
0,&
0.&
17&
04$
15$
0R"
1\"
1^"
0b"
1!#
0)#
0,#
0J#
0+#
1?$
0A$
06$
17$
1:&
0<&
1?&
14&
13&
1B&
0a&
15&
0+&
0-&
16&
02$
1"#
1a$
0H$
08$
19$
11&
0L&
11"
04"
05"
06"
1B"
07"
1:$
0C"
1##
09
08
07
06
13
1}
0F%
0~
0~!
0M"
1'"
1&#
1`$
1d$
1e$
1f$
1j$
1K
0D
0z
0>%
1/"
10
1?"
12!
#960000
01
0<!
0O"
#990000
11
1<!
1O"
0!%
0~$
0}$
0|$
1{$
1+%
1w$
1t$
1s$
1r$
1q$
0_&
0J%
1K%
1L%
1M%
1N%
1P"
03$
1z"
14$
05$
0~"
16$
07$
0["
1f"
18$
09$
1Q"
0X"
0!#
0:$
1;$
0C$
0D$
1F$
1a&
1@&
07&
0f&
1.&
1\&
0#&
1L!
1M!
1N!
1O!
1R!
1<$
1:$
0;$
08$
06$
04$
1R"
0"#
1R
1O
1N
1M
1L
0<$
1L&
06&
0a$
1h$
0##
1F%
17"
0&#
0`$
0d$
0e$
0f$
0j$
19
1>%
0/"
1&"
0'"
00
0K
1J
0?"
02!
#1000000
