// coding: utf-8
/* Copyright (c) 2015, Roboterclub Aachen e.V.
 * All Rights Reserved.
 *
 * The file is part of the xpcc library and is released under the 3-clause BSD
 * license. See the file `LICENSE` for the full license governing this code.
 */
// ----------------------------------------------------------------------------

#include "../../../device.hpp"
#include "../../clock/generic/common_clock.hpp"

%% if target is cortex_m0
	%% set loop = 4
%% elif target is cortex_m7
	%# Cortex-M7 is superscalar with dual issue ALU and a 6-stage pipeline
	%# _and_ branches in 1 cycle => The entire loop is in the pipeline.
	%% set loop = 1
%% else
	%% set loop = 3
%% endif

%% if target is stm32f3 and not noiccm is defined
	%% set overhead = 29
%% else
	%% if target is stm32f4
		%% set overhead = 25
	%% elif target is stm32f1
		%% set overhead = 12
	%% else
		%% set overhead = 30
	%% endif
%% endif

extern "C"
{


void xpcc_fastcode
_delay_ns(uint16_t ns)
{
	// ns_per_loop = nanoseconds per cycle times cycles per loop ({{loop}} cycles)
	asm volatile (
		".syntax unified"       "\n\t"
		"muls.n	%2, %2, %1"     "\n\t"  // multiply the overhead cycles with the ns per cycle:  1-2 cycles on cm3, up to 32 cycles on cm0
		"subs.n	%0, %0, %2"     "\n\t"  // subtract the overhead in ns from the input:          1 cycle
	"1:  subs.n	%0, %0, %1"     "\n\t"  // subtract the ns per loop from the input:             1 cycle
		"bpl.n	1b"             "\n\t"  // keep doing that while result is still positive:      2 cycles (when taken)
	:: "r" (ns), "r" (xpcc::clock::ns_per_loop), "r" ({{ (overhead / loop) | int}}));
	// => loop is {{loop}} cycles long
}


void xpcc_fastcode
_delay_us(uint16_t us)
{
	if (!us) return;    // 1 cycle, or 2 when taken

%% if target is cortex_m0 or target is cortex_m7
	asm volatile (
		".syntax unified"       "\n\t"
		"muls.n	%0, %0, %1"     "\n\t"  // get number of cycles by us * fcpu_MHz:               1-2 cycles on cm3, up to 32 cycles on cm0
	"1:  subs.n	%0, %0, #{{loop}}"     "\n\t"  // subtract the loop cycles from the input:             1 cycle
		"bpl.n	1b"             "\n\t"  // keep doing that while result is still positive:      2 cycles (when taken)
	:: "r" (us), "r" (xpcc::clock::fcpu_MHz));
%% else
	uint32_t start = DWT->CYCCNT;
	// prefer this for cores with fast hardware multiplication
	int32_t delay = int32_t(xpcc::clock::fcpu_MHz) * us - {{ overhead }};

	while (int32_t(DWT->CYCCNT - start) < delay)
		;
%% endif
}


void xpcc_fastcode
_delay_ms(uint16_t ms)
{
	if (!ms) return;    // 1 cycle, or 2 when taken

%% if target is cortex_m0 or target is cortex_m7
	asm volatile (
		".syntax unified"       "\n\t"
		"muls.n	%0, %0, %1"     "\n\t"  // get number of cycles by ms * fcpu_kHz:               1-2 cycles on cm3, up to 32 cycles on cm0
	"1:  subs.n	%0, %0, #{{loop}}"     "\n\t"  // subtract the loop cycles from the input:             1 cycle
		"bpl.n	1b"             "\n\t"  // keep doing that while result is still positive:      2 cycles (when taken)
	:: "r" (ms), "r" (xpcc::clock::fcpu_kHz));
%% else
	uint32_t start = DWT->CYCCNT;
	int32_t delay = int32_t(xpcc::clock::fcpu_kHz) * ms - {{ overhead }};

	while (int32_t(DWT->CYCCNT - start) < delay)
		;
%% endif
}


}
