$date
	Tue Apr 18 12:59:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module UART_tb $end
$var wire 1 ! serialOut $end
$var wire 1 " writeEnable $end
$var wire 32 # writeData [31:0] $end
$var wire 12 $ writeAddr [11:0] $end
$var wire 1 % err $end
$var reg 1 & clk $end
$var reg 1 ' serialIn $end
$var reg 1 ( setAddr $end
$var reg 12 ) startAddr [11:0] $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 % err $end
$var wire 1 ' serialIn $end
$var wire 1 ! serialOut $end
$var wire 1 ( setAddr $end
$var wire 12 * startAddr [11:0] $end
$var wire 12 + writeAddr [11:0] $end
$var wire 32 , writeData [31:0] $end
$var wire 1 " writeEnable $end
$var reg 12 - addrOut [11:0] $end
$var reg 4 . bitCounter [3:0] $end
$var reg 8 / byte [7:0] $end
$var reg 2 0 currentByte [1:0] $end
$var reg 32 1 data [31:0] $end
$var reg 1 2 errored $end
$var reg 12 3 timer [11:0] $end
$var reg 1 4 waitingForBit $end
$var reg 1 5 writeOut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
05
14
b0 3
02
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
1'
0&
0%
b0 $
b0 #
0"
z!
$end
#10
b111111111111 3
1&
#20
0&
#30
b111111111110 3
1&
#40
0&
#50
b111111111101 3
1&
#60
0'
0&
#70
04
b1 3
1&
#80
0&
#90
b0 3
1&
#100
1'
0&
#110
b1 .
b1 3
b10000000 /
1&
#120
0&
#130
b0 3
1&
#140
0'
0&
#150
b10 .
b1 3
b1000000 /
1&
#160
1'
0&
#170
b0 3
1&
#180
0&
#190
b11 .
b1 3
b10100000 /
1&
#200
0'
0&
#210
b0 3
1&
#220
1'
0&
#230
b100 .
b1 3
b11010000 /
1&
#240
0&
#250
b0 3
1&
#260
0&
#270
b101 .
b1 3
b11101000 /
1&
#280
0'
0&
#290
b0 3
1&
#300
0&
#310
b110 .
b1 3
b1110100 /
1&
#320
0&
#330
b0 3
1&
#340
0&
#350
b111 .
b1 3
b111010 /
1&
#360
1'
0&
#370
b0 3
1&
#380
0&
#390
b1000 .
b1 3
b10011101 /
1&
#400
0&
#410
b0 3
1&
#420
0&
#430
b1001 .
b1 3
b11001110 /
1&
#440
0&
#450
b0 3
1&
#460
0&
#470
b1 0
b11001110 #
b11001110 ,
b11001110 1
14
b1010 .
b1 3
1"
15
1&
#480
0&
#490
b0 3
0"
05
1&
#500
