

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Tue Feb 17 02:21:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4063389|  4063389|  40.634 ms|  40.634 ms|  4063390|  4063390|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                         Instance                         |                     Module                     |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50     |top_kernel_Pipeline_load_in_VITIS_LOOP_88_1     |    65538|    65538|  0.655 ms|  0.655 ms|   65537|   65537|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_row_loop_col_loop_fu_58           |top_kernel_Pipeline_row_loop_col_loop           |   131075|   131075|  1.311 ms|  1.311 ms|  131074|  131074|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67  |top_kernel_Pipeline_store_out_VITIS_LOOP_163_3  |    65538|    65538|  0.655 ms|  0.655 ms|   65537|   65537|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- time_loop  |  3932310|  3932310|    131077|          -|          -|    30|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       90|    6|     610|   1549|    0|
|Memory           |       88|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    126|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      178|    6|     624|   1699|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       41|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50     |top_kernel_Pipeline_load_in_VITIS_LOOP_88_1     |        0|   0|   55|   193|    0|
    |grp_top_kernel_Pipeline_row_loop_col_loop_fu_58           |top_kernel_Pipeline_row_loop_col_loop           |       90|   6|  500|  1163|    0|
    |grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67  |top_kernel_Pipeline_store_out_VITIS_LOOP_163_3  |        0|   0|   55|   193|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                     |                                                |       90|   6|  610|  1549|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-----------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |                           Module                          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |mem_A_U  |top_kernel_Pipeline_row_loop_col_loop_mem_B_RAM_AUTO_1R1W  |       88|  0|   0|    0|  65536|   24|     1|      1572864|
    +---------+-----------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                                                           |       88|  0|   0|    0|  65536|   24|     1|      1572864|
    +---------+-----------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |t_2_fu_89_p2        |         +|   0|  0|  12|           5|           1|
    |icmp_ln95_fu_83_p2  |      icmp|   0|  0|  12|           5|           3|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|          10|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  31|          6|    1|          6|
    |mem_A_address0  |  20|          4|   16|         64|
    |mem_A_ce0       |  20|          4|    1|          4|
    |mem_A_ce1       |   9|          2|    1|          2|
    |mem_A_d0        |  14|          3|   24|         72|
    |mem_A_we0       |  14|          3|    1|          3|
    |mem_A_we1       |   9|          2|    1|          2|
    |t_fu_46         |   9|          2|    5|         10|
    +----------------+----+-----------+-----+-----------+
    |Total           | 126|         26|   50|        163|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  5|   0|    5|          0|
    |grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50_ap_start_reg     |  1|   0|    1|          0|
    |grp_top_kernel_Pipeline_row_loop_col_loop_fu_58_ap_start_reg           |  1|   0|    1|          0|
    |grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67_ap_start_reg  |  1|   0|    1|          0|
    |t_fu_46                                                                |  5|   0|    5|          0|
    |trunc_ln95_reg_115                                                     |  1|   0|    1|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  | 14|   0|   14|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|A_in_address0   |  out|   16|   ap_memory|          A_in|         array|
|A_in_ce0        |  out|    1|   ap_memory|          A_in|         array|
|A_in_q0         |   in|   24|   ap_memory|          A_in|         array|
|A_out_address0  |  out|   16|   ap_memory|         A_out|         array|
|A_out_ce0       |  out|    1|   ap_memory|         A_out|         array|
|A_out_we0       |  out|    1|   ap_memory|         A_out|         array|
|A_out_d0        |  out|   24|   ap_memory|         A_out|         array|
+----------------+-----+-----+------------+--------------+--------------+

