/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sun Jun  4 01:29:13 CST 2017
 * 
 */
#include "bluesim_primitives.h"
#include "mkStreamGearboxDn_32_16.h"


/* Literal declarations */
static unsigned int const UWide_literal_356_h0_arr[] = { 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u };
static tUWide const UWide_literal_356_h0(356u, UWide_literal_356_h0_arr);


/* Constructor */
MOD_mkStreamGearboxDn_32_16::MOD_mkStreamGearboxDn_32_16(tSimStateHdl simHdl,
							 char const *name,
							 Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_fifoTxData_block0(simHdl, "fifoTxData_block0", this, 356u, UWide_literal_356_h0, (tUInt8)0u),
    INST_fifoTxData_block0_status(simHdl, "fifoTxData_block0_status", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_fifoTxData_block1(simHdl, "fifoTxData_block1", this, 356u, UWide_literal_356_h0, (tUInt8)0u),
    INST_fifoTxData_block1_status(simHdl, "fifoTxData_block1_status", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_fifoTxData_dCombinedReset(simHdl, "fifoTxData_dCombinedReset", this),
    INST_fifoTxData_dCrossedsReset(simHdl, "fifoTxData_dCrossedsReset", this),
    INST_fifoTxData_dInReset(simHdl, "fifoTxData_dInReset", this, 1u, (tUInt8)0u),
    INST_fifoTxData_dInReset_pre_isInReset(simHdl,
					   "fifoTxData_dInReset_pre_isInReset",
					   this,
					   1u,
					   (tUInt8)1u,
					   (tUInt8)1u),
    INST_fifoTxData_elem0_status_0(simHdl,
				   "fifoTxData_elem0_status_0",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_fifoTxData_elem0_status_1(simHdl,
				   "fifoTxData_elem0_status_1",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_fifoTxData_elem1_status_0(simHdl,
				   "fifoTxData_elem1_status_0",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_fifoTxData_elem1_status_1(simHdl,
				   "fifoTxData_elem1_status_1",
				   this,
				   1u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_fifoTxData_read_block(simHdl, "fifoTxData_read_block", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_fifoTxData_sCombinedReset(simHdl, "fifoTxData_sCombinedReset", this),
    INST_fifoTxData_sCrosseddReset(simHdl, "fifoTxData_sCrosseddReset", this),
    INST_fifoTxData_sInReset(simHdl, "fifoTxData_sInReset", this, 1u, (tUInt8)0u),
    INST_fifoTxData_sInReset_pre_isInReset(simHdl,
					   "fifoTxData_sInReset_pre_isInReset",
					   this,
					   1u,
					   (tUInt8)1u,
					   (tUInt8)1u),
    INST_fifoTxData_write_block(simHdl, "fifoTxData_write_block", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_in_ff(simHdl, "in_ff", this, 322u, 2u, 1u, 0u),
    INST_out_ff(simHdl, "out_ff", this, 178u, 2u, 1u, 0u),
    INST_pipe_ff(simHdl, "pipe_ff", this, 178u, 2u, 1u, 0u),
    PORT_fifoTxData_dCombinedReset$RST_OUT((tUInt8)1u),
    PORT_fifoTxData_sCombinedReset$RST_OUT((tUInt8)1u),
    PORT_fifoTxData_dCrossedsReset$OUT_RST((tUInt8)1u),
    PORT_fifoTxData_sCrosseddReset$OUT_RST((tUInt8)1u),
    PORT_RST_N((tUInt8)1u),
    DEF_pipe_ff_first____d101(178u),
    DEF_fifoTxData_block1_crossed____d73(356u),
    DEF_fifoTxData_block0_crossed____d87(356u),
    DEF_in_ff_first____d28(322u),
    DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88(178u),
    DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96(178u),
    DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74(178u),
    DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82(178u),
    DEF_n_data__h6781(128u),
    DEF_n_data__h6890(128u),
    DEF_n_data__h3789(128u),
    DEF_n_data__h4108(128u),
    DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98(178u),
    DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97(178u),
    DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84(178u),
    DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83(178u),
    DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81(178u),
    DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95(178u),
    DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99(178u),
    DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39(356u),
    DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33(146u),
    DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38(146u),
    DEF_dataout_get__avValue1(178u)
{
  PORT_datain_put.setSize(322u);
  PORT_datain_put.clear();
  PORT_dataout_get.setSize(178u);
  PORT_dataout_get.clear();
  INST_fifoTxData_dCombinedReset.set_reset_fn_reset_out(&static_reset_fifoTxData_dCombinedReset$RST_OUT);
  INST_fifoTxData_dCrossedsReset.set_reset_fn_gen_rst(&static_reset_fifoTxData_dCrossedsReset$OUT_RST);
  INST_fifoTxData_sCombinedReset.set_reset_fn_reset_out(&static_reset_fifoTxData_sCombinedReset$RST_OUT);
  INST_fifoTxData_sCrosseddReset.set_reset_fn_gen_rst(&static_reset_fifoTxData_sCrosseddReset$OUT_RST);
  symbol_count = 34u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkStreamGearboxDn_32_16::init_symbols_0()
{
  init_symbol(&symbols[0u], "datain_put", SYM_PORT, &PORT_datain_put, 322u);
  init_symbol(&symbols[1u], "dataout_get", SYM_PORT, &PORT_dataout_get, 178u);
  init_symbol(&symbols[2u], "fifoTxData_block0", SYM_MODULE, &INST_fifoTxData_block0);
  init_symbol(&symbols[3u], "fifoTxData_block0_status", SYM_MODULE, &INST_fifoTxData_block0_status);
  init_symbol(&symbols[4u], "fifoTxData_block1", SYM_MODULE, &INST_fifoTxData_block1);
  init_symbol(&symbols[5u], "fifoTxData_block1_status", SYM_MODULE, &INST_fifoTxData_block1_status);
  init_symbol(&symbols[6u], "fifoTxData_dCombinedReset", SYM_MODULE, &INST_fifoTxData_dCombinedReset);
  init_symbol(&symbols[7u], "fifoTxData_dCrossedsReset", SYM_MODULE, &INST_fifoTxData_dCrossedsReset);
  init_symbol(&symbols[8u], "fifoTxData_dInReset", SYM_MODULE, &INST_fifoTxData_dInReset);
  init_symbol(&symbols[9u],
	      "fifoTxData_dInReset_pre_isInReset",
	      SYM_MODULE,
	      &INST_fifoTxData_dInReset_pre_isInReset);
  init_symbol(&symbols[10u],
	      "fifoTxData_dInReset_pre_isInReset__h2164",
	      SYM_DEF,
	      &DEF_fifoTxData_dInReset_pre_isInReset__h2164,
	      1u);
  init_symbol(&symbols[11u],
	      "fifoTxData_elem0_status_0",
	      SYM_MODULE,
	      &INST_fifoTxData_elem0_status_0);
  init_symbol(&symbols[12u],
	      "fifoTxData_elem0_status_1",
	      SYM_MODULE,
	      &INST_fifoTxData_elem0_status_1);
  init_symbol(&symbols[13u],
	      "fifoTxData_elem1_status_0",
	      SYM_MODULE,
	      &INST_fifoTxData_elem1_status_0);
  init_symbol(&symbols[14u],
	      "fifoTxData_elem1_status_1",
	      SYM_MODULE,
	      &INST_fifoTxData_elem1_status_1);
  init_symbol(&symbols[15u], "fifoTxData_read_block", SYM_MODULE, &INST_fifoTxData_read_block);
  init_symbol(&symbols[16u],
	      "fifoTxData_read_block__h4929",
	      SYM_DEF,
	      &DEF_fifoTxData_read_block__h4929,
	      1u);
  init_symbol(&symbols[17u],
	      "fifoTxData_sCombinedReset",
	      SYM_MODULE,
	      &INST_fifoTxData_sCombinedReset);
  init_symbol(&symbols[18u],
	      "fifoTxData_sCrosseddReset",
	      SYM_MODULE,
	      &INST_fifoTxData_sCrosseddReset);
  init_symbol(&symbols[19u], "fifoTxData_sInReset", SYM_MODULE, &INST_fifoTxData_sInReset);
  init_symbol(&symbols[20u],
	      "fifoTxData_sInReset_pre_isInReset",
	      SYM_MODULE,
	      &INST_fifoTxData_sInReset_pre_isInReset);
  init_symbol(&symbols[21u],
	      "fifoTxData_sInReset_pre_isInReset__h2061",
	      SYM_DEF,
	      &DEF_fifoTxData_sInReset_pre_isInReset__h2061,
	      1u);
  init_symbol(&symbols[22u], "fifoTxData_write_block", SYM_MODULE, &INST_fifoTxData_write_block);
  init_symbol(&symbols[23u],
	      "fifoTxData_write_block__h2920",
	      SYM_DEF,
	      &DEF_fifoTxData_write_block__h2920,
	      1u);
  init_symbol(&symbols[24u], "in_ff", SYM_MODULE, &INST_in_ff);
  init_symbol(&symbols[25u], "out_ff", SYM_MODULE, &INST_out_ff);
  init_symbol(&symbols[26u], "pipe_ff", SYM_MODULE, &INST_pipe_ff);
  init_symbol(&symbols[27u], "RL_fifoTxData_dInReset_pre_isResetAssertedUpdate", SYM_RULE);
  init_symbol(&symbols[28u], "RL_fifoTxData_launder_dInReset", SYM_RULE);
  init_symbol(&symbols[29u], "RL_fifoTxData_launder_sInReset", SYM_RULE);
  init_symbol(&symbols[30u], "RL_fifoTxData_sInReset_pre_isResetAssertedUpdate", SYM_RULE);
  init_symbol(&symbols[31u], "RL_process_incoming_packet", SYM_RULE);
  init_symbol(&symbols[32u], "RL_process_outgoing_packet", SYM_RULE);
  init_symbol(&symbols[33u], "RL_send_data", SYM_RULE);
}


/* Rule actions */

void MOD_mkStreamGearboxDn_32_16::RL_fifoTxData_sInReset_pre_isResetAssertedUpdate()
{
  INST_fifoTxData_sInReset_pre_isInReset.METH_write((tUInt8)0u);
}

void MOD_mkStreamGearboxDn_32_16::RL_fifoTxData_dInReset_pre_isResetAssertedUpdate()
{
  INST_fifoTxData_dInReset_pre_isInReset.METH_write((tUInt8)0u);
}

void MOD_mkStreamGearboxDn_32_16::RL_fifoTxData_launder_sInReset()
{
  DEF_fifoTxData_sInReset_pre_isInReset__h2061 = INST_fifoTxData_sInReset_pre_isInReset.METH_read();
  INST_fifoTxData_sInReset.METH_wset(DEF_fifoTxData_sInReset_pre_isInReset__h2061);
}

void MOD_mkStreamGearboxDn_32_16::RL_fifoTxData_launder_dInReset()
{
  DEF_fifoTxData_dInReset_pre_isInReset__h2164 = INST_fifoTxData_dInReset_pre_isInReset.METH_read();
  INST_fifoTxData_dInReset.METH_wset(DEF_fifoTxData_dInReset_pre_isInReset__h2164);
}

void MOD_mkStreamGearboxDn_32_16::RL_process_incoming_packet()
{
  tUInt8 DEF_INV_fifoTxData_write_block___d27;
  tUInt8 DEF_NOT_fifoTxData_block1_status__read__4___d40;
  tUInt8 DEF_NOT_fifoTxData_block0_status__read___d41;
  tUInt8 DEF_in_ff_first__8_BIT_0___d32;
  tUInt32 DEF_n_mask__h3790;
  tUInt32 DEF_n_user__h3788;
  DEF_fifoTxData_write_block__h2920 = INST_fifoTxData_write_block.METH_read();
  DEF_in_ff_first____d28 = INST_in_ff.METH_first();
  DEF_fifoTxData_block1_status__read____d14 = INST_fifoTxData_block1_status.METH__read();
  DEF_fifoTxData_block0_status__read____d6 = INST_fifoTxData_block0_status.METH__read();
  wop_primExtractWide(128u, 322u, DEF_in_ff_first____d28, 32u, 289u, 32u, 162u, DEF_n_data__h3789);
  wop_primExtractWide(128u, 322u, DEF_in_ff_first____d28, 32u, 161u, 32u, 34u, DEF_n_data__h4108);
  DEF_n_user__h3788 = primExtract32(32u, 322u, DEF_in_ff_first____d28, 32u, 321u, 32u, 290u);
  DEF_n_mask__h3790 = primExtract32(16u, 322u, DEF_in_ff_first____d28, 32u, 33u, 32u, 18u);
  DEF_in_ff_first__8_BIT_0___d32 = DEF_in_ff_first____d28.get_bits_in_word8(0u, 0u, 1u);
  DEF_NOT_fifoTxData_write_block___d4 = !DEF_fifoTxData_write_block__h2920;
  DEF_NOT_fifoTxData_block0_status__read___d41 = !DEF_fifoTxData_block0_status__read____d6;
  DEF_NOT_fifoTxData_block1_status__read__4___d40 = !DEF_fifoTxData_block1_status__read____d14;
  DEF_INV_fifoTxData_write_block___d27 = (tUInt8)1u & ~DEF_fifoTxData_write_block__h2920;
  DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33.set_bits_in_word(DEF_n_data__h3789.get_bits_in_word32(3u,
														     14u,
														     18u),
										4u,
										0u,
										18u).set_whole_word(primExtract32(32u,
														  128u,
														  DEF_n_data__h3789,
														  32u,
														  109u,
														  32u,
														  78u),
												    3u).set_whole_word(primExtract32(32u,
																     128u,
																     DEF_n_data__h3789,
																     32u,
																     77u,
																     32u,
																     46u),
														       2u).set_whole_word(primExtract32(32u,
																			128u,
																			DEF_n_data__h3789,
																			32u,
																			45u,
																			32u,
																			14u),
																	  1u).set_whole_word((((DEF_n_data__h3789.get_bits_in_word32(0u,
																								     0u,
																								     14u) << 18u) | (DEF_n_mask__h3790 << 2u)) | (((tUInt32)((tUInt8)0u)) << 1u)) | (tUInt32)(DEF_in_ff_first__8_BIT_0___d32),
																			     0u);
  INST_in_ff.METH_deq();
  DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38.set_bits_in_word(DEF_n_data__h4108.get_bits_in_word32(3u,
														     14u,
														     18u),
										4u,
										0u,
										18u).set_whole_word(primExtract32(32u,
														  128u,
														  DEF_n_data__h4108,
														  32u,
														  109u,
														  32u,
														  78u),
												    3u).set_whole_word(primExtract32(32u,
																     128u,
																     DEF_n_data__h4108,
																     32u,
																     77u,
																     32u,
																     46u),
														       2u).set_whole_word(primExtract32(32u,
																			128u,
																			DEF_n_data__h4108,
																			32u,
																			45u,
																			32u,
																			14u),
																	  1u).set_whole_word(((DEF_n_data__h4108.get_bits_in_word32(0u,
																								    0u,
																								    14u) << 18u) | (DEF_in_ff_first____d28.get_bits_in_word32(0u,
																															      1u,
																															      17u) << 1u)) | (tUInt32)(DEF_n_mask__h3790 == 0u && DEF_in_ff_first__8_BIT_0___d32),
																			     0u);
  DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39.set_bits_in_word((tUInt8)(DEF_n_user__h3788 >> 28u),
										11u,
										0u,
										4u).set_whole_word((((tUInt32)(268435455u & DEF_n_user__h3788)) << 4u) | (tUInt32)(DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33.get_bits_in_word8(4u,
																														  14u,
																														  4u)),
												   10u).set_whole_word(primExtract32(32u,
																     146u,
																     DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33,
																     32u,
																     141u,
																     32u,
																     110u),
														       9u).set_whole_word(primExtract32(32u,
																			146u,
																			DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33,
																			32u,
																			109u,
																			32u,
																			78u),
																	  8u).set_whole_word(primExtract32(32u,
																					   146u,
																					   DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33,
																					   32u,
																					   77u,
																					   32u,
																					   46u),
																			     7u).set_whole_word(primExtract32(32u,
																							      146u,
																							      DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33,
																							      32u,
																							      45u,
																							      32u,
																							      14u),
																						6u).set_whole_word((DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33.get_bits_in_word32(0u,
																																		    0u,
																																		    14u) << 18u) | (tUInt32)(DEF_n_user__h3788 >> 14u),
																								   5u).set_whole_word((((tUInt32)(16383u & DEF_n_user__h3788)) << 18u) | DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38.get_bits_in_word32(4u,
																																											 0u,
																																											 18u),
																										      4u).set_whole_word(DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38.get_whole_word(3u),
																													 3u).set_whole_word(DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38.get_whole_word(2u),
																															    2u).set_whole_word(DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38.get_whole_word(1u),
																																	       1u).set_whole_word(DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38.get_whole_word(0u),
																																				  0u);
  INST_fifoTxData_write_block.METH_write(DEF_INV_fifoTxData_write_block___d27);
  if (DEF_fifoTxData_write_block__h2920)
    INST_fifoTxData_block1.METH__write(DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39);
  if (DEF_fifoTxData_write_block__h2920)
    INST_fifoTxData_block1_status.METH__write(DEF_NOT_fifoTxData_block1_status__read__4___d40);
  if (DEF_NOT_fifoTxData_write_block___d4)
    INST_fifoTxData_block0.METH__write(DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39);
  if (DEF_NOT_fifoTxData_write_block___d4)
    INST_fifoTxData_block0_status.METH__write(DEF_NOT_fifoTxData_block0_status__read___d41);
}

void MOD_mkStreamGearboxDn_32_16::RL_process_outgoing_packet()
{
  tUInt32 DEF_n_mask__h6891;
  tUInt32 DEF_n_mask__h6782;
  tUInt32 DEF_n_user__h6889;
  tUInt32 DEF_n_user__h6780;
  tUInt8 DEF_fifoTxData_read_block_2_AND_fifoTxData_elem1_s_ETC___d70;
  DEF_fifoTxData_block1_crossed____d73 = INST_fifoTxData_block1.METH_crossed();
  DEF_fifoTxData_block0_crossed____d87 = INST_fifoTxData_block0.METH_crossed();
  DEF_fifoTxData_elem1_status_0__read____d56 = INST_fifoTxData_elem1_status_0.METH__read();
  DEF_fifoTxData_block1_status_crossed____d54 = INST_fifoTxData_block1_status.METH_crossed();
  DEF_fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55 = INST_fifoTxData_elem1_status_1.METH__read() == DEF_fifoTxData_block1_status_crossed____d54;
  DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57 = DEF_fifoTxData_elem1_status_0__read____d56 == DEF_fifoTxData_block1_status_crossed____d54;
  DEF_fifoTxData_elem0_status_0__read____d47 = INST_fifoTxData_elem0_status_0.METH__read();
  DEF_fifoTxData_block0_status_crossed____d45 = INST_fifoTxData_block0_status.METH_crossed();
  DEF_fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46 = INST_fifoTxData_elem0_status_1.METH__read() == DEF_fifoTxData_block0_status_crossed____d45;
  DEF_fifoTxData_read_block__h4929 = INST_fifoTxData_read_block.METH_read();
  wop_primExtractWide(178u,
		      356u,
		      DEF_fifoTxData_block0_crossed____d87,
		      32u,
		      355u,
		      32u,
		      178u,
		      DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88);
  wop_primExtractWide(178u,
		      356u,
		      DEF_fifoTxData_block0_crossed____d87,
		      32u,
		      177u,
		      32u,
		      0u,
		      DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96);
  wop_primExtractWide(178u,
		      356u,
		      DEF_fifoTxData_block1_crossed____d73,
		      32u,
		      355u,
		      32u,
		      178u,
		      DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74);
  wop_primExtractWide(178u,
		      356u,
		      DEF_fifoTxData_block1_crossed____d73,
		      32u,
		      177u,
		      32u,
		      0u,
		      DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82);
  wop_primExtractWide(128u,
		      356u,
		      DEF_fifoTxData_block1_crossed____d73,
		      32u,
		      145u,
		      32u,
		      18u,
		      DEF_n_data__h6890);
  wop_primExtractWide(128u,
		      356u,
		      DEF_fifoTxData_block0_crossed____d87,
		      32u,
		      145u,
		      32u,
		      18u,
		      DEF_n_data__h6781);
  DEF_n_user__h6780 = primExtract32(32u,
				    356u,
				    DEF_fifoTxData_block0_crossed____d87,
				    32u,
				    177u,
				    32u,
				    146u);
  DEF_n_user__h6889 = primExtract32(32u,
				    356u,
				    DEF_fifoTxData_block1_crossed____d73,
				    32u,
				    177u,
				    32u,
				    146u);
  DEF_n_mask__h6782 = DEF_fifoTxData_block0_crossed____d87.get_bits_in_word32(0u, 2u, 16u);
  DEF_n_mask__h6891 = DEF_fifoTxData_block1_crossed____d73.get_bits_in_word32(0u, 2u, 16u);
  DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81.set_bits_in_word((tUInt32)(DEF_n_user__h6889 >> 14u),
										5u,
										0u,
										18u).set_whole_word((((tUInt32)(16383u & DEF_n_user__h6889)) << 18u) | DEF_n_data__h6890.get_bits_in_word32(3u,
																							    14u,
																							    18u),
												    4u).set_whole_word(primExtract32(32u,
																     128u,
																     DEF_n_data__h6890,
																     32u,
																     109u,
																     32u,
																     78u),
														       3u).set_whole_word(primExtract32(32u,
																			128u,
																			DEF_n_data__h6890,
																			32u,
																			77u,
																			32u,
																			46u),
																	  2u).set_whole_word(primExtract32(32u,
																					   128u,
																					   DEF_n_data__h6890,
																					   32u,
																					   45u,
																					   32u,
																					   14u),
																			     1u).set_whole_word((((DEF_n_data__h6890.get_bits_in_word32(0u,
																											0u,
																											14u) << 18u) | (DEF_n_mask__h6891 << 2u)) | (((tUInt32)(DEF_fifoTxData_block1_crossed____d73.get_bits_in_word8(0u,
																																								       1u,
																																								       1u))) << 1u)) | (tUInt32)(DEF_fifoTxData_block1_crossed____d73.get_bits_in_word8(0u,
																																																			0u,
																																																			1u)),
																						0u);
  DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83 = DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57 ? DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81 : DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82;
  DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84 = !DEF_fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55 && DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57 ? DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74 : DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83;
  DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48 = DEF_fifoTxData_elem0_status_0__read____d47 == DEF_fifoTxData_block0_status_crossed____d45;
  DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95.set_bits_in_word((tUInt32)(DEF_n_user__h6780 >> 14u),
										5u,
										0u,
										18u).set_whole_word((((tUInt32)(16383u & DEF_n_user__h6780)) << 18u) | DEF_n_data__h6781.get_bits_in_word32(3u,
																							    14u,
																							    18u),
												    4u).set_whole_word(primExtract32(32u,
																     128u,
																     DEF_n_data__h6781,
																     32u,
																     109u,
																     32u,
																     78u),
														       3u).set_whole_word(primExtract32(32u,
																			128u,
																			DEF_n_data__h6781,
																			32u,
																			77u,
																			32u,
																			46u),
																	  2u).set_whole_word(primExtract32(32u,
																					   128u,
																					   DEF_n_data__h6781,
																					   32u,
																					   45u,
																					   32u,
																					   14u),
																			     1u).set_whole_word((((DEF_n_data__h6781.get_bits_in_word32(0u,
																											0u,
																											14u) << 18u) | (DEF_n_mask__h6782 << 2u)) | (((tUInt32)(DEF_fifoTxData_block0_crossed____d87.get_bits_in_word8(0u,
																																								       1u,
																																								       1u))) << 1u)) | (tUInt32)(DEF_fifoTxData_block0_crossed____d87.get_bits_in_word8(0u,
																																																			0u,
																																																			1u)),
																						0u);
  DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97 = DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48 ? DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95 : DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96;
  DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98 = !DEF_fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46 && DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48 ? DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88 : DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97;
  DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99 = DEF_fifoTxData_read_block__h4929 ? DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84 : DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98;
  DEF_NOT_fifoTxData_read_block_2___d43 = !DEF_fifoTxData_read_block__h4929;
  DEF_fifoTxData_read_block_2_AND_fifoTxData_elem1_s_ETC___d70 = (DEF_fifoTxData_read_block__h4929 && DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57) || (DEF_NOT_fifoTxData_read_block_2___d43 && DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48);
  if (DEF_fifoTxData_read_block_2_AND_fifoTxData_elem1_s_ETC___d70)
    INST_fifoTxData_read_block.METH_write(DEF_NOT_fifoTxData_read_block_2___d43);
  if (DEF_fifoTxData_read_block__h4929)
    INST_fifoTxData_elem1_status_0.METH__write(DEF_fifoTxData_block1_status_crossed____d54);
  if (DEF_fifoTxData_read_block__h4929)
    INST_fifoTxData_elem1_status_1.METH__write(DEF_fifoTxData_elem1_status_0__read____d56);
  if (DEF_NOT_fifoTxData_read_block_2___d43)
    INST_fifoTxData_elem0_status_0.METH__write(DEF_fifoTxData_block0_status_crossed____d45);
  if (DEF_NOT_fifoTxData_read_block_2___d43)
    INST_fifoTxData_elem0_status_1.METH__write(DEF_fifoTxData_elem0_status_0__read____d47);
  INST_pipe_ff.METH_enq(DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99);
}

void MOD_mkStreamGearboxDn_32_16::RL_send_data()
{
  tUInt8 DEF_NOT_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0_03___d107;
  DEF_pipe_ff_first____d101 = INST_pipe_ff.METH_first();
  DEF_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103 = DEF_pipe_ff_first____d101.get_bits_in_word32(0u,
												   2u,
												   16u) == 0u;
  DEF_NOT_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0_03___d107 = !DEF_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103;
  INST_pipe_ff.METH_deq();
  if (DEF_NOT_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0_03___d107)
    INST_out_ff.METH_enq(DEF_pipe_ff_first____d101);
}


/* Methods */

tUInt64 MOD_mkStreamGearboxDn_32_16::METH_getEopCount()
{
  tUInt64 PORT_getEopCount;
  PORT_getEopCount = 12297829382473034410llu;
  return PORT_getEopCount;
}

tUInt8 MOD_mkStreamGearboxDn_32_16::METH_RDY_getEopCount()
{
  tUInt8 DEF_CAN_FIRE_getEopCount;
  tUInt8 PORT_RDY_getEopCount;
  DEF_CAN_FIRE_getEopCount = (tUInt8)1u;
  PORT_RDY_getEopCount = DEF_CAN_FIRE_getEopCount;
  return PORT_RDY_getEopCount;
}

tUInt64 MOD_mkStreamGearboxDn_32_16::METH_getSopCount()
{
  tUInt64 PORT_getSopCount;
  PORT_getSopCount = 12297829382473034410llu;
  return PORT_getSopCount;
}

tUInt8 MOD_mkStreamGearboxDn_32_16::METH_RDY_getSopCount()
{
  tUInt8 DEF_CAN_FIRE_getSopCount;
  tUInt8 PORT_RDY_getSopCount;
  DEF_CAN_FIRE_getSopCount = (tUInt8)1u;
  PORT_RDY_getSopCount = DEF_CAN_FIRE_getSopCount;
  return PORT_RDY_getSopCount;
}

tUInt64 MOD_mkStreamGearboxDn_32_16::METH_getIdleCount()
{
  tUInt64 PORT_getIdleCount;
  PORT_getIdleCount = 12297829382473034410llu;
  return PORT_getIdleCount;
}

tUInt8 MOD_mkStreamGearboxDn_32_16::METH_RDY_getIdleCount()
{
  tUInt8 DEF_CAN_FIRE_getIdleCount;
  tUInt8 PORT_RDY_getIdleCount;
  DEF_CAN_FIRE_getIdleCount = (tUInt8)1u;
  PORT_RDY_getIdleCount = DEF_CAN_FIRE_getIdleCount;
  return PORT_RDY_getIdleCount;
}

tUInt64 MOD_mkStreamGearboxDn_32_16::METH_getDataCount()
{
  tUInt64 PORT_getDataCount;
  PORT_getDataCount = 12297829382473034410llu;
  return PORT_getDataCount;
}

tUInt8 MOD_mkStreamGearboxDn_32_16::METH_RDY_getDataCount()
{
  tUInt8 DEF_CAN_FIRE_getDataCount;
  tUInt8 PORT_RDY_getDataCount;
  DEF_CAN_FIRE_getDataCount = (tUInt8)1u;
  PORT_RDY_getDataCount = DEF_CAN_FIRE_getDataCount;
  return PORT_RDY_getDataCount;
}

void MOD_mkStreamGearboxDn_32_16::METH_datain_put(tUWide ARG_datain_put)
{
  PORT_datain_put = ARG_datain_put;
  INST_in_ff.METH_enq(ARG_datain_put);
}

tUInt8 MOD_mkStreamGearboxDn_32_16::METH_RDY_datain_put()
{
  tUInt8 DEF_CAN_FIRE_datain_put;
  tUInt8 PORT_RDY_datain_put;
  DEF_CAN_FIRE_datain_put = INST_in_ff.METH_i_notFull();
  PORT_RDY_datain_put = DEF_CAN_FIRE_datain_put;
  return PORT_RDY_datain_put;
}

tUWide MOD_mkStreamGearboxDn_32_16::METH_dataout_get()
{
  DEF_dataout_get__avValue1 = INST_out_ff.METH_first();
  PORT_dataout_get = DEF_dataout_get__avValue1;
  INST_out_ff.METH_deq();
  return PORT_dataout_get;
}

tUInt8 MOD_mkStreamGearboxDn_32_16::METH_RDY_dataout_get()
{
  tUInt8 DEF_CAN_FIRE_dataout_get;
  tUInt8 PORT_RDY_dataout_get;
  DEF_CAN_FIRE_dataout_get = INST_out_ff.METH_i_notEmpty();
  PORT_RDY_dataout_get = DEF_CAN_FIRE_dataout_get;
  return PORT_RDY_dataout_get;
}


/* Reset routines */

void MOD_mkStreamGearboxDn_32_16::reset_fifoTxData_dCombinedReset$RST_OUT(tUInt8 ARG_rst_in)
{
  PORT_fifoTxData_dCombinedReset$RST_OUT = ARG_rst_in;
  INST_fifoTxData_dInReset_pre_isInReset.reset_RST(ARG_rst_in);
}

void MOD_mkStreamGearboxDn_32_16::reset_fifoTxData_sCombinedReset$RST_OUT(tUInt8 ARG_rst_in)
{
  PORT_fifoTxData_sCombinedReset$RST_OUT = ARG_rst_in;
  INST_fifoTxData_sInReset_pre_isInReset.reset_RST(ARG_rst_in);
}

void MOD_mkStreamGearboxDn_32_16::reset_fifoTxData_dCrossedsReset$OUT_RST(tUInt8 ARG_rst_in)
{
  PORT_fifoTxData_dCrossedsReset$OUT_RST = ARG_rst_in;
  INST_fifoTxData_dCombinedReset.reset_B_RST(ARG_rst_in);
}

void MOD_mkStreamGearboxDn_32_16::reset_fifoTxData_sCrosseddReset$OUT_RST(tUInt8 ARG_rst_in)
{
  PORT_fifoTxData_sCrosseddReset$OUT_RST = ARG_rst_in;
  INST_fifoTxData_sCombinedReset.reset_B_RST(ARG_rst_in);
}

void MOD_mkStreamGearboxDn_32_16::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_pipe_ff.reset_RST(ARG_rst_in);
  INST_out_ff.reset_RST(ARG_rst_in);
  INST_in_ff.reset_RST(ARG_rst_in);
  INST_fifoTxData_write_block.reset_RST(ARG_rst_in);
  INST_fifoTxData_sCrosseddReset.reset_IN_RST(ARG_rst_in);
  INST_fifoTxData_sCombinedReset.reset_A_RST(ARG_rst_in);
  INST_fifoTxData_read_block.reset_RST(ARG_rst_in);
  INST_fifoTxData_elem1_status_1.reset_RST(ARG_rst_in);
  INST_fifoTxData_elem1_status_0.reset_RST(ARG_rst_in);
  INST_fifoTxData_elem0_status_1.reset_RST(ARG_rst_in);
  INST_fifoTxData_elem0_status_0.reset_RST(ARG_rst_in);
  INST_fifoTxData_dCrossedsReset.reset_IN_RST(ARG_rst_in);
  INST_fifoTxData_dCombinedReset.reset_A_RST(ARG_rst_in);
  INST_fifoTxData_block1_status.reset_RST(ARG_rst_in);
  INST_fifoTxData_block1.reset_RST(ARG_rst_in);
  INST_fifoTxData_block0_status.reset_RST(ARG_rst_in);
  INST_fifoTxData_block0.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */

void MOD_mkStreamGearboxDn_32_16::static_reset_fifoTxData_dCombinedReset$RST_OUT(void *my_this,
										 tUInt8 ARG_rst_in)
{
  (((MOD_mkStreamGearboxDn_32_16 *)(my_this))->reset_fifoTxData_dCombinedReset$RST_OUT)(ARG_rst_in);
}

void MOD_mkStreamGearboxDn_32_16::static_reset_fifoTxData_sCombinedReset$RST_OUT(void *my_this,
										 tUInt8 ARG_rst_in)
{
  (((MOD_mkStreamGearboxDn_32_16 *)(my_this))->reset_fifoTxData_sCombinedReset$RST_OUT)(ARG_rst_in);
}

void MOD_mkStreamGearboxDn_32_16::static_reset_fifoTxData_dCrossedsReset$OUT_RST(void *my_this,
										 tUInt8 ARG_rst_in)
{
  (((MOD_mkStreamGearboxDn_32_16 *)(my_this))->reset_fifoTxData_dCrossedsReset$OUT_RST)(ARG_rst_in);
}

void MOD_mkStreamGearboxDn_32_16::static_reset_fifoTxData_sCrosseddReset$OUT_RST(void *my_this,
										 tUInt8 ARG_rst_in)
{
  (((MOD_mkStreamGearboxDn_32_16 *)(my_this))->reset_fifoTxData_sCrosseddReset$OUT_RST)(ARG_rst_in);
}


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkStreamGearboxDn_32_16::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkStreamGearboxDn_32_16::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_fifoTxData_block0.dump_state(indent + 2u);
  INST_fifoTxData_block0_status.dump_state(indent + 2u);
  INST_fifoTxData_block1.dump_state(indent + 2u);
  INST_fifoTxData_block1_status.dump_state(indent + 2u);
  INST_fifoTxData_dCombinedReset.dump_state(indent + 2u);
  INST_fifoTxData_dCrossedsReset.dump_state(indent + 2u);
  INST_fifoTxData_dInReset.dump_state(indent + 2u);
  INST_fifoTxData_dInReset_pre_isInReset.dump_state(indent + 2u);
  INST_fifoTxData_elem0_status_0.dump_state(indent + 2u);
  INST_fifoTxData_elem0_status_1.dump_state(indent + 2u);
  INST_fifoTxData_elem1_status_0.dump_state(indent + 2u);
  INST_fifoTxData_elem1_status_1.dump_state(indent + 2u);
  INST_fifoTxData_read_block.dump_state(indent + 2u);
  INST_fifoTxData_sCombinedReset.dump_state(indent + 2u);
  INST_fifoTxData_sCrosseddReset.dump_state(indent + 2u);
  INST_fifoTxData_sInReset.dump_state(indent + 2u);
  INST_fifoTxData_sInReset_pre_isInReset.dump_state(indent + 2u);
  INST_fifoTxData_write_block.dump_state(indent + 2u);
  INST_in_ff.dump_state(indent + 2u);
  INST_out_ff.dump_state(indent + 2u);
  INST_pipe_ff.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkStreamGearboxDn_32_16::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 68u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifoTxData_read_block_2___d43", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifoTxData_write_block___d4", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataout_get__avValue1", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_block0_crossed__7_BITS_177_TO_0___d96", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_block0_crossed__7_BITS_355_TO_178___d88", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_block0_crossed____d87", 356u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_block0_status__read____d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_block0_status_crossed____d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_block1_crossed__3_BITS_177_TO_0___d82", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_block1_crossed__3_BITS_355_TO_178___d74", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_block1_crossed____d73", 356u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_block1_status__read____d14", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_block1_status_crossed____d54", 1u);
  vcd_write_def(sim_hdl, num++, "fifoTxData_dCombinedReset$RST_OUT", 1u);
  vcd_write_def(sim_hdl, num++, "fifoTxData_dCrossedsReset$OUT_RST", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_dInReset_pre_isInReset__h2164", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_elem0_status_0__read____d47", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_elem1_status_0__read____d56", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_read_block__h4929", 1u);
  vcd_write_def(sim_hdl, num++, "fifoTxData_sCombinedReset$RST_OUT", 1u);
  vcd_write_def(sim_hdl, num++, "fifoTxData_sCrosseddReset$OUT_RST", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_sInReset_pre_isInReset__h2061", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifoTxData_write_block__h2920", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39", 356u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "in_ff_first____d28", 322u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_data__h3789", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_data__h4108", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_data__h6781", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_data__h6890", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pipe_ff_first____d101", 178u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "datain_put", 322u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataout_get", 178u);
  num = INST_fifoTxData_block0.dump_VCD_defs(num);
  num = INST_fifoTxData_block0_status.dump_VCD_defs(num);
  num = INST_fifoTxData_block1.dump_VCD_defs(num);
  num = INST_fifoTxData_block1_status.dump_VCD_defs(num);
  num = INST_fifoTxData_dCombinedReset.dump_VCD_defs(num);
  num = INST_fifoTxData_dCrossedsReset.dump_VCD_defs(num);
  num = INST_fifoTxData_dInReset.dump_VCD_defs(num);
  num = INST_fifoTxData_dInReset_pre_isInReset.dump_VCD_defs(num);
  num = INST_fifoTxData_elem0_status_0.dump_VCD_defs(num);
  num = INST_fifoTxData_elem0_status_1.dump_VCD_defs(num);
  num = INST_fifoTxData_elem1_status_0.dump_VCD_defs(num);
  num = INST_fifoTxData_elem1_status_1.dump_VCD_defs(num);
  num = INST_fifoTxData_read_block.dump_VCD_defs(num);
  num = INST_fifoTxData_sCombinedReset.dump_VCD_defs(num);
  num = INST_fifoTxData_sCrosseddReset.dump_VCD_defs(num);
  num = INST_fifoTxData_sInReset.dump_VCD_defs(num);
  num = INST_fifoTxData_sInReset_pre_isInReset.dump_VCD_defs(num);
  num = INST_fifoTxData_write_block.dump_VCD_defs(num);
  num = INST_in_ff.dump_VCD_defs(num);
  num = INST_out_ff.dump_VCD_defs(num);
  num = INST_pipe_ff.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkStreamGearboxDn_32_16::dump_VCD(tVCDDumpType dt,
					   unsigned int levels,
					   MOD_mkStreamGearboxDn_32_16 &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkStreamGearboxDn_32_16::vcd_defs(tVCDDumpType dt, MOD_mkStreamGearboxDn_32_16 &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 356u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 356u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 356u);
    vcd_write_x(sim_hdl, num++, 322u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 178u);
    vcd_write_x(sim_hdl, num++, 322u);
    vcd_write_x(sim_hdl, num++, 178u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81) != DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81)
      {
	vcd_write_val(sim_hdl, num, DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81, 178u);
	backing.DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81 = DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81;
      }
      ++num;
      if ((backing.DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95) != DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95)
      {
	vcd_write_val(sim_hdl, num, DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95, 178u);
	backing.DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95 = DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95;
      }
      ++num;
      if ((backing.DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98) != DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98, 178u);
	backing.DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98 = DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98;
      }
      ++num;
      if ((backing.DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84) != DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84, 178u);
	backing.DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84 = DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84;
      }
      ++num;
      if ((backing.DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97) != DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97, 178u);
	backing.DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97 = DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97;
      }
      ++num;
      if ((backing.DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83) != DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83, 178u);
	backing.DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83 = DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83;
      }
      ++num;
      if ((backing.DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99) != DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99, 178u);
	backing.DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99 = DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99;
      }
      ++num;
      if ((backing.DEF_NOT_fifoTxData_read_block_2___d43) != DEF_NOT_fifoTxData_read_block_2___d43)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifoTxData_read_block_2___d43, 1u);
	backing.DEF_NOT_fifoTxData_read_block_2___d43 = DEF_NOT_fifoTxData_read_block_2___d43;
      }
      ++num;
      if ((backing.DEF_NOT_fifoTxData_write_block___d4) != DEF_NOT_fifoTxData_write_block___d4)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifoTxData_write_block___d4, 1u);
	backing.DEF_NOT_fifoTxData_write_block___d4 = DEF_NOT_fifoTxData_write_block___d4;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_dataout_get__avValue1) != DEF_dataout_get__avValue1)
      {
	vcd_write_val(sim_hdl, num, DEF_dataout_get__avValue1, 178u);
	backing.DEF_dataout_get__avValue1 = DEF_dataout_get__avValue1;
      }
      ++num;
      if ((backing.DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96) != DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96, 178u);
	backing.DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96 = DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96;
      }
      ++num;
      if ((backing.DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88) != DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88, 178u);
	backing.DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88 = DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88;
      }
      ++num;
      if ((backing.DEF_fifoTxData_block0_crossed____d87) != DEF_fifoTxData_block0_crossed____d87)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_block0_crossed____d87, 356u);
	backing.DEF_fifoTxData_block0_crossed____d87 = DEF_fifoTxData_block0_crossed____d87;
      }
      ++num;
      if ((backing.DEF_fifoTxData_block0_status__read____d6) != DEF_fifoTxData_block0_status__read____d6)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_block0_status__read____d6, 1u);
	backing.DEF_fifoTxData_block0_status__read____d6 = DEF_fifoTxData_block0_status__read____d6;
      }
      ++num;
      if ((backing.DEF_fifoTxData_block0_status_crossed____d45) != DEF_fifoTxData_block0_status_crossed____d45)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_block0_status_crossed____d45, 1u);
	backing.DEF_fifoTxData_block0_status_crossed____d45 = DEF_fifoTxData_block0_status_crossed____d45;
      }
      ++num;
      if ((backing.DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82) != DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82, 178u);
	backing.DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82 = DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82;
      }
      ++num;
      if ((backing.DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74) != DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74, 178u);
	backing.DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74 = DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74;
      }
      ++num;
      if ((backing.DEF_fifoTxData_block1_crossed____d73) != DEF_fifoTxData_block1_crossed____d73)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_block1_crossed____d73, 356u);
	backing.DEF_fifoTxData_block1_crossed____d73 = DEF_fifoTxData_block1_crossed____d73;
      }
      ++num;
      if ((backing.DEF_fifoTxData_block1_status__read____d14) != DEF_fifoTxData_block1_status__read____d14)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_block1_status__read____d14, 1u);
	backing.DEF_fifoTxData_block1_status__read____d14 = DEF_fifoTxData_block1_status__read____d14;
      }
      ++num;
      if ((backing.DEF_fifoTxData_block1_status_crossed____d54) != DEF_fifoTxData_block1_status_crossed____d54)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_block1_status_crossed____d54, 1u);
	backing.DEF_fifoTxData_block1_status_crossed____d54 = DEF_fifoTxData_block1_status_crossed____d54;
      }
      ++num;
      if ((backing.PORT_fifoTxData_dCombinedReset$RST_OUT) != PORT_fifoTxData_dCombinedReset$RST_OUT)
      {
	vcd_write_val(sim_hdl, num, PORT_fifoTxData_dCombinedReset$RST_OUT, 1u);
	backing.PORT_fifoTxData_dCombinedReset$RST_OUT = PORT_fifoTxData_dCombinedReset$RST_OUT;
      }
      ++num;
      if ((backing.PORT_fifoTxData_dCrossedsReset$OUT_RST) != PORT_fifoTxData_dCrossedsReset$OUT_RST)
      {
	vcd_write_val(sim_hdl, num, PORT_fifoTxData_dCrossedsReset$OUT_RST, 1u);
	backing.PORT_fifoTxData_dCrossedsReset$OUT_RST = PORT_fifoTxData_dCrossedsReset$OUT_RST;
      }
      ++num;
      if ((backing.DEF_fifoTxData_dInReset_pre_isInReset__h2164) != DEF_fifoTxData_dInReset_pre_isInReset__h2164)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_dInReset_pre_isInReset__h2164, 1u);
	backing.DEF_fifoTxData_dInReset_pre_isInReset__h2164 = DEF_fifoTxData_dInReset_pre_isInReset__h2164;
      }
      ++num;
      if ((backing.DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48) != DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48, 1u);
	backing.DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48 = DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48;
      }
      ++num;
      if ((backing.DEF_fifoTxData_elem0_status_0__read____d47) != DEF_fifoTxData_elem0_status_0__read____d47)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_elem0_status_0__read____d47, 1u);
	backing.DEF_fifoTxData_elem0_status_0__read____d47 = DEF_fifoTxData_elem0_status_0__read____d47;
      }
      ++num;
      if ((backing.DEF_fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46) != DEF_fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46, 1u);
	backing.DEF_fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46 = DEF_fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46;
      }
      ++num;
      if ((backing.DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57) != DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57, 1u);
	backing.DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57 = DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57;
      }
      ++num;
      if ((backing.DEF_fifoTxData_elem1_status_0__read____d56) != DEF_fifoTxData_elem1_status_0__read____d56)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_elem1_status_0__read____d56, 1u);
	backing.DEF_fifoTxData_elem1_status_0__read____d56 = DEF_fifoTxData_elem1_status_0__read____d56;
      }
      ++num;
      if ((backing.DEF_fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55) != DEF_fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55, 1u);
	backing.DEF_fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55 = DEF_fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55;
      }
      ++num;
      if ((backing.DEF_fifoTxData_read_block__h4929) != DEF_fifoTxData_read_block__h4929)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_read_block__h4929, 1u);
	backing.DEF_fifoTxData_read_block__h4929 = DEF_fifoTxData_read_block__h4929;
      }
      ++num;
      if ((backing.PORT_fifoTxData_sCombinedReset$RST_OUT) != PORT_fifoTxData_sCombinedReset$RST_OUT)
      {
	vcd_write_val(sim_hdl, num, PORT_fifoTxData_sCombinedReset$RST_OUT, 1u);
	backing.PORT_fifoTxData_sCombinedReset$RST_OUT = PORT_fifoTxData_sCombinedReset$RST_OUT;
      }
      ++num;
      if ((backing.PORT_fifoTxData_sCrosseddReset$OUT_RST) != PORT_fifoTxData_sCrosseddReset$OUT_RST)
      {
	vcd_write_val(sim_hdl, num, PORT_fifoTxData_sCrosseddReset$OUT_RST, 1u);
	backing.PORT_fifoTxData_sCrosseddReset$OUT_RST = PORT_fifoTxData_sCrosseddReset$OUT_RST;
      }
      ++num;
      if ((backing.DEF_fifoTxData_sInReset_pre_isInReset__h2061) != DEF_fifoTxData_sInReset_pre_isInReset__h2061)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_sInReset_pre_isInReset__h2061, 1u);
	backing.DEF_fifoTxData_sInReset_pre_isInReset__h2061 = DEF_fifoTxData_sInReset_pre_isInReset__h2061;
      }
      ++num;
      if ((backing.DEF_fifoTxData_write_block__h2920) != DEF_fifoTxData_write_block__h2920)
      {
	vcd_write_val(sim_hdl, num, DEF_fifoTxData_write_block__h2920, 1u);
	backing.DEF_fifoTxData_write_block__h2920 = DEF_fifoTxData_write_block__h2920;
      }
      ++num;
      if ((backing.DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38) != DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38)
      {
	vcd_write_val(sim_hdl, num, DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38, 146u);
	backing.DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38 = DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38;
      }
      ++num;
      if ((backing.DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33) != DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33)
      {
	vcd_write_val(sim_hdl, num, DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33, 146u);
	backing.DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33 = DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33;
      }
      ++num;
      if ((backing.DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39) != DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39)
      {
	vcd_write_val(sim_hdl, num, DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39, 356u);
	backing.DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39 = DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39;
      }
      ++num;
      if ((backing.DEF_in_ff_first____d28) != DEF_in_ff_first____d28)
      {
	vcd_write_val(sim_hdl, num, DEF_in_ff_first____d28, 322u);
	backing.DEF_in_ff_first____d28 = DEF_in_ff_first____d28;
      }
      ++num;
      if ((backing.DEF_n_data__h3789) != DEF_n_data__h3789)
      {
	vcd_write_val(sim_hdl, num, DEF_n_data__h3789, 128u);
	backing.DEF_n_data__h3789 = DEF_n_data__h3789;
      }
      ++num;
      if ((backing.DEF_n_data__h4108) != DEF_n_data__h4108)
      {
	vcd_write_val(sim_hdl, num, DEF_n_data__h4108, 128u);
	backing.DEF_n_data__h4108 = DEF_n_data__h4108;
      }
      ++num;
      if ((backing.DEF_n_data__h6781) != DEF_n_data__h6781)
      {
	vcd_write_val(sim_hdl, num, DEF_n_data__h6781, 128u);
	backing.DEF_n_data__h6781 = DEF_n_data__h6781;
      }
      ++num;
      if ((backing.DEF_n_data__h6890) != DEF_n_data__h6890)
      {
	vcd_write_val(sim_hdl, num, DEF_n_data__h6890, 128u);
	backing.DEF_n_data__h6890 = DEF_n_data__h6890;
      }
      ++num;
      if ((backing.DEF_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103) != DEF_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103)
      {
	vcd_write_val(sim_hdl, num, DEF_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103, 1u);
	backing.DEF_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103 = DEF_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103;
      }
      ++num;
      if ((backing.DEF_pipe_ff_first____d101) != DEF_pipe_ff_first____d101)
      {
	vcd_write_val(sim_hdl, num, DEF_pipe_ff_first____d101, 178u);
	backing.DEF_pipe_ff_first____d101 = DEF_pipe_ff_first____d101;
      }
      ++num;
      if ((backing.PORT_datain_put) != PORT_datain_put)
      {
	vcd_write_val(sim_hdl, num, PORT_datain_put, 322u);
	backing.PORT_datain_put = PORT_datain_put;
      }
      ++num;
      if ((backing.PORT_dataout_get) != PORT_dataout_get)
      {
	vcd_write_val(sim_hdl, num, PORT_dataout_get, 178u);
	backing.PORT_dataout_get = PORT_dataout_get;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81, 178u);
      backing.DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81 = DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d81;
      vcd_write_val(sim_hdl, num++, DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95, 178u);
      backing.DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95 = DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d95;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98, 178u);
      backing.DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98 = DEF_IF_NOT_fifoTxData_elem0_status_1__read__4_EQ_f_ETC___d98;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84, 178u);
      backing.DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84 = DEF_IF_NOT_fifoTxData_elem1_status_1__read__3_EQ_f_ETC___d84;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97, 178u);
      backing.DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97 = DEF_IF_fifoTxData_elem0_status_0__read__7_EQ_fifoT_ETC___d97;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83, 178u);
      backing.DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83 = DEF_IF_fifoTxData_elem1_status_0__read__6_EQ_fifoT_ETC___d83;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99, 178u);
      backing.DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99 = DEF_IF_fifoTxData_read_block_2_THEN_IF_NOT_fifoTxD_ETC___d99;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifoTxData_read_block_2___d43, 1u);
      backing.DEF_NOT_fifoTxData_read_block_2___d43 = DEF_NOT_fifoTxData_read_block_2___d43;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifoTxData_write_block___d4, 1u);
      backing.DEF_NOT_fifoTxData_write_block___d4 = DEF_NOT_fifoTxData_write_block___d4;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_dataout_get__avValue1, 178u);
      backing.DEF_dataout_get__avValue1 = DEF_dataout_get__avValue1;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96, 178u);
      backing.DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96 = DEF_fifoTxData_block0_crossed__7_BITS_177_TO_0___d96;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88, 178u);
      backing.DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88 = DEF_fifoTxData_block0_crossed__7_BITS_355_TO_178___d88;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_block0_crossed____d87, 356u);
      backing.DEF_fifoTxData_block0_crossed____d87 = DEF_fifoTxData_block0_crossed____d87;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_block0_status__read____d6, 1u);
      backing.DEF_fifoTxData_block0_status__read____d6 = DEF_fifoTxData_block0_status__read____d6;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_block0_status_crossed____d45, 1u);
      backing.DEF_fifoTxData_block0_status_crossed____d45 = DEF_fifoTxData_block0_status_crossed____d45;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82, 178u);
      backing.DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82 = DEF_fifoTxData_block1_crossed__3_BITS_177_TO_0___d82;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74, 178u);
      backing.DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74 = DEF_fifoTxData_block1_crossed__3_BITS_355_TO_178___d74;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_block1_crossed____d73, 356u);
      backing.DEF_fifoTxData_block1_crossed____d73 = DEF_fifoTxData_block1_crossed____d73;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_block1_status__read____d14, 1u);
      backing.DEF_fifoTxData_block1_status__read____d14 = DEF_fifoTxData_block1_status__read____d14;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_block1_status_crossed____d54, 1u);
      backing.DEF_fifoTxData_block1_status_crossed____d54 = DEF_fifoTxData_block1_status_crossed____d54;
      vcd_write_val(sim_hdl, num++, PORT_fifoTxData_dCombinedReset$RST_OUT, 1u);
      backing.PORT_fifoTxData_dCombinedReset$RST_OUT = PORT_fifoTxData_dCombinedReset$RST_OUT;
      vcd_write_val(sim_hdl, num++, PORT_fifoTxData_dCrossedsReset$OUT_RST, 1u);
      backing.PORT_fifoTxData_dCrossedsReset$OUT_RST = PORT_fifoTxData_dCrossedsReset$OUT_RST;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_dInReset_pre_isInReset__h2164, 1u);
      backing.DEF_fifoTxData_dInReset_pre_isInReset__h2164 = DEF_fifoTxData_dInReset_pre_isInReset__h2164;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48, 1u);
      backing.DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48 = DEF_fifoTxData_elem0_status_0__read__7_EQ_fifoTxDa_ETC___d48;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_elem0_status_0__read____d47, 1u);
      backing.DEF_fifoTxData_elem0_status_0__read____d47 = DEF_fifoTxData_elem0_status_0__read____d47;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46, 1u);
      backing.DEF_fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46 = DEF_fifoTxData_elem0_status_1__read__4_EQ_fifoTxDa_ETC___d46;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57, 1u);
      backing.DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57 = DEF_fifoTxData_elem1_status_0__read__6_EQ_fifoTxDa_ETC___d57;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_elem1_status_0__read____d56, 1u);
      backing.DEF_fifoTxData_elem1_status_0__read____d56 = DEF_fifoTxData_elem1_status_0__read____d56;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55, 1u);
      backing.DEF_fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55 = DEF_fifoTxData_elem1_status_1__read__3_EQ_fifoTxDa_ETC___d55;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_read_block__h4929, 1u);
      backing.DEF_fifoTxData_read_block__h4929 = DEF_fifoTxData_read_block__h4929;
      vcd_write_val(sim_hdl, num++, PORT_fifoTxData_sCombinedReset$RST_OUT, 1u);
      backing.PORT_fifoTxData_sCombinedReset$RST_OUT = PORT_fifoTxData_sCombinedReset$RST_OUT;
      vcd_write_val(sim_hdl, num++, PORT_fifoTxData_sCrosseddReset$OUT_RST, 1u);
      backing.PORT_fifoTxData_sCrosseddReset$OUT_RST = PORT_fifoTxData_sCrosseddReset$OUT_RST;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_sInReset_pre_isInReset__h2061, 1u);
      backing.DEF_fifoTxData_sInReset_pre_isInReset__h2061 = DEF_fifoTxData_sInReset_pre_isInReset__h2061;
      vcd_write_val(sim_hdl, num++, DEF_fifoTxData_write_block__h2920, 1u);
      backing.DEF_fifoTxData_write_block__h2920 = DEF_fifoTxData_write_block__h2920;
      vcd_write_val(sim_hdl, num++, DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38, 146u);
      backing.DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38 = DEF_in_ff_first__8_BITS_161_TO_34_4_CONCAT_in_ff_f_ETC___d38;
      vcd_write_val(sim_hdl, num++, DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33, 146u);
      backing.DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33 = DEF_in_ff_first__8_BITS_289_TO_162_0_CONCAT_in_ff__ETC___d33;
      vcd_write_val(sim_hdl, num++, DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39, 356u);
      backing.DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39 = DEF_in_ff_first__8_BITS_321_TO_290_9_CONCAT_in_ff__ETC___d39;
      vcd_write_val(sim_hdl, num++, DEF_in_ff_first____d28, 322u);
      backing.DEF_in_ff_first____d28 = DEF_in_ff_first____d28;
      vcd_write_val(sim_hdl, num++, DEF_n_data__h3789, 128u);
      backing.DEF_n_data__h3789 = DEF_n_data__h3789;
      vcd_write_val(sim_hdl, num++, DEF_n_data__h4108, 128u);
      backing.DEF_n_data__h4108 = DEF_n_data__h4108;
      vcd_write_val(sim_hdl, num++, DEF_n_data__h6781, 128u);
      backing.DEF_n_data__h6781 = DEF_n_data__h6781;
      vcd_write_val(sim_hdl, num++, DEF_n_data__h6890, 128u);
      backing.DEF_n_data__h6890 = DEF_n_data__h6890;
      vcd_write_val(sim_hdl, num++, DEF_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103, 1u);
      backing.DEF_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103 = DEF_pipe_ff_first__01_BITS_17_TO_2_02_EQ_0___d103;
      vcd_write_val(sim_hdl, num++, DEF_pipe_ff_first____d101, 178u);
      backing.DEF_pipe_ff_first____d101 = DEF_pipe_ff_first____d101;
      vcd_write_val(sim_hdl, num++, PORT_datain_put, 322u);
      backing.PORT_datain_put = PORT_datain_put;
      vcd_write_val(sim_hdl, num++, PORT_dataout_get, 178u);
      backing.PORT_dataout_get = PORT_dataout_get;
    }
}

void MOD_mkStreamGearboxDn_32_16::vcd_prims(tVCDDumpType dt, MOD_mkStreamGearboxDn_32_16 &backing)
{
  INST_fifoTxData_block0.dump_VCD(dt, backing.INST_fifoTxData_block0);
  INST_fifoTxData_block0_status.dump_VCD(dt, backing.INST_fifoTxData_block0_status);
  INST_fifoTxData_block1.dump_VCD(dt, backing.INST_fifoTxData_block1);
  INST_fifoTxData_block1_status.dump_VCD(dt, backing.INST_fifoTxData_block1_status);
  INST_fifoTxData_dCombinedReset.dump_VCD(dt, backing.INST_fifoTxData_dCombinedReset);
  INST_fifoTxData_dCrossedsReset.dump_VCD(dt, backing.INST_fifoTxData_dCrossedsReset);
  INST_fifoTxData_dInReset.dump_VCD(dt, backing.INST_fifoTxData_dInReset);
  INST_fifoTxData_dInReset_pre_isInReset.dump_VCD(dt, backing.INST_fifoTxData_dInReset_pre_isInReset);
  INST_fifoTxData_elem0_status_0.dump_VCD(dt, backing.INST_fifoTxData_elem0_status_0);
  INST_fifoTxData_elem0_status_1.dump_VCD(dt, backing.INST_fifoTxData_elem0_status_1);
  INST_fifoTxData_elem1_status_0.dump_VCD(dt, backing.INST_fifoTxData_elem1_status_0);
  INST_fifoTxData_elem1_status_1.dump_VCD(dt, backing.INST_fifoTxData_elem1_status_1);
  INST_fifoTxData_read_block.dump_VCD(dt, backing.INST_fifoTxData_read_block);
  INST_fifoTxData_sCombinedReset.dump_VCD(dt, backing.INST_fifoTxData_sCombinedReset);
  INST_fifoTxData_sCrosseddReset.dump_VCD(dt, backing.INST_fifoTxData_sCrosseddReset);
  INST_fifoTxData_sInReset.dump_VCD(dt, backing.INST_fifoTxData_sInReset);
  INST_fifoTxData_sInReset_pre_isInReset.dump_VCD(dt, backing.INST_fifoTxData_sInReset_pre_isInReset);
  INST_fifoTxData_write_block.dump_VCD(dt, backing.INST_fifoTxData_write_block);
  INST_in_ff.dump_VCD(dt, backing.INST_in_ff);
  INST_out_ff.dump_VCD(dt, backing.INST_out_ff);
  INST_pipe_ff.dump_VCD(dt, backing.INST_pipe_ff);
}
