%!PS-Adobe-3.0
%%Creator: Model Technology ModelSim SE vsim 5.7e Simulator 2003.07 Jul  8 2003
%%Title: /afs/eos.ncsu.edu/service/ece/research/tinker/bviyer/vol1/OR_1200_Multithreading_Implementation/verilog_with_my_changes/or1200_cpu/Wave_Forms_For_The_Whole_Thing/operandmuxes_module.ps
%%CreationDate: 2004-08-14 01:14:01 AM
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%PageOrder: ascend
%%Pages: 8
%%EndComments
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3312 def/REdge 5699 def/LabelWidth 3275 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3312 329 MT 3312 329 LT 6297 329 LT ST
3312 410 MT 3312 410 LT 6297 410 LT ST
(00000020) 3326 370 WT pop 0 originOffset 37 add RSS
3312 514 MT 3312 554 LS
3312 554 MT 3511 554 LS
3511 554 MT 3511 474 LS
3511 474 MT 3710 474 LS
3710 474 MT 3710 554 LS
3710 554 MT 3909 554 LS
3909 554 MT 3909 474 LS
3909 474 MT 4108 474 LS
4108 474 MT 4108 554 LS
4108 554 MT 4307 554 LS
4307 554 MT 4307 474 LS
4307 474 MT 4506 474 LS
4506 474 MT 4506 554 LS
4506 554 MT 4705 554 LS
4705 554 MT 4705 474 LS
4705 474 MT 4904 474 LS
4904 474 MT 4904 554 LS
4904 554 MT 5103 554 LS
5103 554 MT 5103 474 LS
5103 474 MT 5302 474 LS
5302 474 MT 5302 554 LS
5302 554 MT 5501 554 LS
5501 554 MT 5501 474 LS
5501 474 MT 5700 474 LS
5700 474 MT 5700 554 LS
5700 554 MT 5899 554 LS
5899 554 MT 5899 474 LS
5899 474 MT 6098 474 LS
6098 474 MT 6098 554 LS
6098 554 MT 6297 554 LS
3312 658 MT 3312 698 LS
3312 698 MT 3511 698 LS
3511 698 MT 3511 618 LS
3511 618 MT 3710 618 LS
3710 618 MT 3710 698 LS
3710 698 MT 6297 698 LS
3312 802 MT 4108 802 LS
4108 802 MT 4108 842 LS
4108 842 MT 6297 842 LS
3312 946 MT 4108 946 LS
4108 946 MT 4108 986 LS
4108 986 MT 6297 986 LS
3312 1090 MT 6297 1090 LS
3312 1234 MT 6297 1234 LS
3312 1378 MT 6297 1378 LS
3312 1522 MT 6297 1522 LS
3312 1666 MT 3511 1666 LS
3511 1666 MT 3511 1666 LT 3518 1625 LT 4300 1625 LT 4307 1666 LT ST
3511 1666 MT 3511 1666 LT 3518 1706 LT 4300 1706 LT 4307 1666 LT ST
(00000000) 3525 1666 WT pop 0 originOffset 37 add RSS
4307 1666 MT 6297 1666 LS
3312 1810 MT 3511 1810 LS
3511 1810 MT 3511 1810 LT 3518 1769 LT 4698 1769 LT 4705 1810 LT ST
3511 1810 MT 3511 1810 LT 3518 1850 LT 4698 1850 LT 4705 1810 LT ST
(00000000) 3525 1810 WT pop 0 originOffset 37 add RSS
4705 1810 MT 6297 1810 LS
3312 1954 MT 3511 1954 LS
3511 1954 MT 3511 1954 LT 3518 1913 LT 4300 1913 LT 4307 1954 LT ST
3511 1954 MT 3511 1954 LT 3518 1994 LT 4300 1994 LT 4307 1954 LT ST
(00000000) 3525 1954 WT pop 0 originOffset 37 add RSS
4307 1954 MT 6297 1954 LS
3312 2098 MT 3511 2098 LS
3511 2098 MT 3511 2098 LT 3518 2057 LT 4698 2057 LT 4705 2098 LT ST
3511 2098 MT 3511 2098 LT 3518 2138 LT 4698 2138 LT 4705 2098 LT ST
(00000000) 3525 2098 WT pop 0 originOffset 37 add RSS
4705 2098 MT 6297 2098 LS
3312 2242 MT 3511 2242 LS
3511 2242 MT 3511 2242 LT 3518 2201 LT 6297 2201 LT ST
3511 2242 MT 3511 2242 LT 3518 2282 LT 6297 2282 LT ST
(00000000) 3525 2242 WT pop 0 originOffset 37 add RSS
3312 2386 MT 3511 2386 LS
3511 2386 MT 3511 2386 LT 3518 2345 LT 6297 2345 LT ST
3511 2386 MT 3511 2386 LT 3518 2426 LT 6297 2426 LT ST
(00000000) 3525 2386 WT pop 0 originOffset 37 add RSS
3312 2530 MT 3511 2530 LS
3511 2530 MT 3511 2530 LT 3518 2489 LT 6297 2489 LT ST
3511 2530 MT 3511 2530 LT 3518 2570 LT 6297 2570 LT ST
(0) 3525 2530 WT pop 0 originOffset 37 add RSS
3312 2674 MT 3511 2674 LS
3511 2674 MT 3511 2674 LT 3518 2633 LT 6297 2633 LT ST
3511 2674 MT 3511 2674 LT 3518 2714 LT 6297 2714 LT ST
(0) 3525 2674 WT pop 0 originOffset 37 add RSS
3312 2818 MT 3511 2818 LS
3511 2818 MT 3511 2818 LT 3518 2777 LT 6297 2777 LT ST
3511 2818 MT 3511 2818 LT 3518 2858 LT 6297 2858 LT ST
(0) 3525 2818 WT pop 0 originOffset 37 add RSS
3312 2962 MT 3511 2962 LS
3511 2962 MT 3511 2962 LT 3518 2921 LT 6297 2921 LT ST
3511 2962 MT 3511 2962 LT 3518 3002 LT 6297 3002 LT ST
(0) 3525 2962 WT pop 0 originOffset 37 add RSS
3312 3106 MT 3511 3106 LS
3511 3106 MT 3511 3106 LT 3518 3065 LT 4300 3065 LT 4307 3106 LT ST
3511 3106 MT 3511 3106 LT 3518 3146 LT 4300 3146 LT 4307 3106 LT ST
(00000000) 3525 3106 WT pop 0 originOffset 37 add RSS
4307 3106 MT 6297 3106 LS
3312 3250 MT 3511 3250 LS
3511 3250 MT 3511 3250 LT 3518 3209 LT 4300 3209 LT 4307 3250 LT ST
3511 3250 MT 3511 3250 LT 3518 3290 LT 4300 3290 LT 4307 3250 LT ST
(00000000) 3525 3250 WT pop 0 originOffset 37 add RSS
4307 3250 MT 6297 3250 LS
3312 3394 MT 3511 3394 LS
3511 3394 MT 3511 3394 LT 3518 3353 LT 4300 3353 LT 4307 3394 LT ST
3511 3394 MT 3511 3394 LT 3518 3434 LT 4300 3434 LT 4307 3394 LT ST
(00000000) 3525 3394 WT pop 0 originOffset 37 add RSS
4307 3394 MT 6297 3394 LS
3312 3538 MT 3511 3538 LS
3511 3538 MT 3511 3538 LT 3518 3497 LT 4300 3497 LT 4307 3538 LT ST
3511 3538 MT 3511 3538 LT 3518 3578 LT 4300 3578 LT 4307 3538 LT ST
(00000000) 3525 3538 WT pop 0 originOffset 37 add RSS
4307 3538 MT 6297 3538 LS
3312 3682 MT 6297 3682 LS
3312 3826 MT 6297 3826 LS
3312 3970 MT 3511 3970 LS
3511 3970 MT 3511 3970 LT 3518 3929 LT 5096 3929 LT 5103 3970 LT ST
3511 3970 MT 3511 3970 LT 3518 4010 LT 5096 4010 LT 5103 3970 LT ST
(0) 3525 3970 WT pop 0 originOffset 37 add RSS
5103 3970 MT 5103 3970 LT 5110 3929 LT 5494 3929 LT 5501 3970 LT ST
5103 3970 MT 5103 3970 LT 5110 4010 LT 5494 4010 LT 5501 3970 LT ST
(1) 5117 3970 WT pop 0 originOffset 37 add RSS
5501 3970 MT 5501 3970 LT 5508 3929 LT 5892 3929 LT 5899 3970 LT ST
5501 3970 MT 5501 3970 LT 5508 4010 LT 5892 4010 LT 5899 3970 LT ST
(2) 5515 3970 WT pop 0 originOffset 37 add RSS
5899 3970 MT 5899 3970 LT 5906 3929 LT 6297 3929 LT ST
5899 3970 MT 5899 3970 LT 5906 4010 LT 6297 4010 LT ST
(3) 5913 3970 WT pop 0 originOffset 37 add RSS
3312 4114 MT 3511 4114 LS
3511 4114 MT 3511 4114 LT 3518 4073 LT 5096 4073 LT 5103 4114 LT ST
3511 4114 MT 3511 4114 LT 3518 4154 LT 5096 4154 LT 5103 4114 LT ST
(0) 3525 4114 WT pop 0 originOffset 37 add RSS
5103 4114 MT 5103 4114 LT 5110 4073 LT 5494 4073 LT 5501 4114 LT ST
5103 4114 MT 5103 4114 LT 5110 4154 LT 5494 4154 LT 5501 4114 LT ST
(1) 5117 4114 WT pop 0 originOffset 37 add RSS
5501 4114 MT 5501 4114 LT 5508 4073 LT 5892 4073 LT 5899 4114 LT ST
5501 4114 MT 5501 4114 LT 5508 4154 LT 5892 4154 LT 5899 4114 LT ST
(2) 5515 4114 WT pop 0 originOffset 37 add RSS
5899 4114 MT 5899 4114 LT 5906 4073 LT 6297 4073 LT ST
5899 4114 MT 5899 4114 LT 5906 4154 LT 6297 4154 LT ST
(3) 5913 4114 WT pop 0 originOffset 37 add RSS
3312 4258 MT 6297 4258 LS
3312 4402 MT 6297 4402 LS
% draw timeline
3352 4533 MT 3352 4570 LS
3392 4533 MT 3392 4570 LS
3431 4533 MT 3431 4570 LS
3471 4533 MT 3471 4570 LS
3511 4533 MT 3511 4570 LS
3551 4533 MT 3551 4570 LS
3591 4533 MT 3591 4570 LS
3631 4533 MT 3631 4570 LS
3670 4533 MT 3670 4570 LS
(0) 3312 4649 WT TS RSS
3750 4533 MT 3750 4570 LS
3790 4533 MT 3790 4570 LS
3829 4533 MT 3829 4570 LS
3869 4533 MT 3869 4570 LS
3909 4533 MT 3909 4570 LS
3949 4533 MT 3949 4570 LS
3989 4533 MT 3989 4570 LS
4029 4533 MT 4029 4570 LS
4068 4533 MT 4068 4570 LS
3710 4506 MT 3710 4570 LS
4148 4533 MT 4148 4570 LS
4188 4533 MT 4188 4570 LS
4227 4533 MT 4227 4570 LS
4267 4533 MT 4267 4570 LS
4307 4533 MT 4307 4570 LS
4347 4533 MT 4347 4570 LS
4387 4533 MT 4387 4570 LS
4427 4533 MT 4427 4570 LS
4466 4533 MT 4466 4570 LS
4108 4506 MT 4108 4570 LS
(20) 4108 4649 WT TS RSS
4546 4533 MT 4546 4570 LS
4586 4533 MT 4586 4570 LS
4625 4533 MT 4625 4570 LS
4665 4533 MT 4665 4570 LS
4705 4533 MT 4705 4570 LS
4745 4533 MT 4745 4570 LS
4785 4533 MT 4785 4570 LS
4825 4533 MT 4825 4570 LS
4864 4533 MT 4864 4570 LS
4506 4506 MT 4506 4570 LS
4944 4533 MT 4944 4570 LS
4984 4533 MT 4984 4570 LS
5023 4533 MT 5023 4570 LS
5063 4533 MT 5063 4570 LS
5103 4533 MT 5103 4570 LS
5143 4533 MT 5143 4570 LS
5183 4533 MT 5183 4570 LS
5223 4533 MT 5223 4570 LS
5262 4533 MT 5262 4570 LS
4904 4506 MT 4904 4570 LS
(40) 4904 4649 WT TS RSS
5342 4533 MT 5342 4570 LS
5382 4533 MT 5382 4570 LS
5421 4533 MT 5421 4570 LS
5461 4533 MT 5461 4570 LS
5501 4533 MT 5501 4570 LS
5541 4533 MT 5541 4570 LS
5581 4533 MT 5581 4570 LS
5621 4533 MT 5621 4570 LS
5660 4533 MT 5660 4570 LS
5302 4506 MT 5302 4570 LS
5740 4533 MT 5740 4570 LS
5780 4533 MT 5780 4570 LS
5819 4533 MT 5819 4570 LS
5859 4533 MT 5859 4570 LS
5899 4533 MT 5899 4570 LS
5939 4533 MT 5939 4570 LS
5979 4533 MT 5979 4570 LS
6019 4533 MT 6019 4570 LS
6058 4533 MT 6058 4570 LS
5700 4506 MT 5700 4570 LS
(60) 5700 4649 WT TS RSS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6217 4533 MT 6217 4570 LS
6257 4533 MT 6257 4570 LS
6297 4533 MT 6297 4570 LS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6417 4533 MT 6417 4570 LS
6456 4533 MT 6456 4570 LS
6098 4506 MT 6098 4570 LS
% draw grid
3710 300 MT 3710 4506 LS
4108 300 MT 4108 4506 LS
4506 300 MT 4506 4506 LS
4904 300 MT 4904 4506 LS
5302 300 MT 5302 4506 LS
5700 300 MT 5700 4506 LS
6098 300 MT 6098 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) 3275 409 WT TSE RSS
3703 300 MT 3717 300 LS
4101 300 MT 4115 300 LS
4499 300 MT 4513 300 LS
4897 300 MT 4911 300 LS
5295 300 MT 5309 300 LS
5693 300 MT 5707 300 LS
6091 300 MT 6105 300 LS
3312 329 MT 3312 329 LT 6297 329 LT ST
3312 410 MT 3312 410 LT 6297 410 LT ST
(00000020) 3326 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) 3275 553 WT TSE RSS
3703 444 MT 3717 444 LS
4101 444 MT 4115 444 LS
4499 444 MT 4513 444 LS
4897 444 MT 4911 444 LS
5295 444 MT 5309 444 LS
5693 444 MT 5707 444 LS
6091 444 MT 6105 444 LS
3312 514 MT 3312 554 LS
3312 554 MT 3511 554 LS
3511 554 MT 3511 474 LS
3511 474 MT 3710 474 LS
3710 474 MT 3710 554 LS
3710 554 MT 3909 554 LS
3909 554 MT 3909 474 LS
3909 474 MT 4108 474 LS
4108 474 MT 4108 554 LS
4108 554 MT 4307 554 LS
4307 554 MT 4307 474 LS
4307 474 MT 4506 474 LS
4506 474 MT 4506 554 LS
4506 554 MT 4705 554 LS
4705 554 MT 4705 474 LS
4705 474 MT 4904 474 LS
4904 474 MT 4904 554 LS
4904 554 MT 5103 554 LS
5103 554 MT 5103 474 LS
5103 474 MT 5302 474 LS
5302 474 MT 5302 554 LS
5302 554 MT 5501 554 LS
5501 554 MT 5501 474 LS
5501 474 MT 5700 474 LS
5700 474 MT 5700 554 LS
5700 554 MT 5899 554 LS
5899 554 MT 5899 474 LS
5899 474 MT 6098 474 LS
6098 474 MT 6098 554 LS
6098 554 MT 6297 554 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) 3275 697 WT TSE RSS
3703 588 MT 3717 588 LS
4101 588 MT 4115 588 LS
4499 588 MT 4513 588 LS
4897 588 MT 4911 588 LS
5295 588 MT 5309 588 LS
5693 588 MT 5707 588 LS
6091 588 MT 6105 588 LS
3312 658 MT 3312 698 LS
3312 698 MT 3511 698 LS
3511 698 MT 3511 618 LS
3511 618 MT 3710 618 LS
3710 618 MT 3710 698 LS
3710 698 MT 6297 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) 3275 841 WT TSE RSS
3703 732 MT 3717 732 LS
4101 732 MT 4115 732 LS
4499 732 MT 4513 732 LS
4897 732 MT 4911 732 LS
5295 732 MT 5309 732 LS
5693 732 MT 5707 732 LS
6091 732 MT 6105 732 LS
3312 802 MT 4108 802 LS
4108 802 MT 4108 842 LS
4108 842 MT 6297 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) 3275 985 WT TSE RSS
3703 876 MT 3717 876 LS
4101 876 MT 4115 876 LS
4499 876 MT 4513 876 LS
4897 876 MT 4911 876 LS
5295 876 MT 5309 876 LS
5693 876 MT 5707 876 LS
6091 876 MT 6105 876 LS
3312 946 MT 4108 946 LS
4108 946 MT 4108 986 LS
4108 986 MT 6297 986 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) 3275 1129 WT TSE RSS
3703 1020 MT 3717 1020 LS
4101 1020 MT 4115 1020 LS
4499 1020 MT 4513 1020 LS
4897 1020 MT 4911 1020 LS
5295 1020 MT 5309 1020 LS
5693 1020 MT 5707 1020 LS
6091 1020 MT 6105 1020 LS
3312 1090 MT 6297 1090 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) 3275 1273 WT TSE RSS
3703 1164 MT 3717 1164 LS
4101 1164 MT 4115 1164 LS
4499 1164 MT 4513 1164 LS
4897 1164 MT 4911 1164 LS
5295 1164 MT 5309 1164 LS
5693 1164 MT 5707 1164 LS
6091 1164 MT 6105 1164 LS
3312 1234 MT 6297 1234 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) 3275 1417 WT TSE RSS
3703 1308 MT 3717 1308 LS
4101 1308 MT 4115 1308 LS
4499 1308 MT 4513 1308 LS
4897 1308 MT 4911 1308 LS
5295 1308 MT 5309 1308 LS
5693 1308 MT 5707 1308 LS
6091 1308 MT 6105 1308 LS
3312 1378 MT 6297 1378 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) 3275 1561 WT TSE RSS
3703 1452 MT 3717 1452 LS
4101 1452 MT 4115 1452 LS
4499 1452 MT 4513 1452 LS
4897 1452 MT 4911 1452 LS
5295 1452 MT 5309 1452 LS
5693 1452 MT 5707 1452 LS
6091 1452 MT 6105 1452 LS
3312 1522 MT 6297 1522 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) 3275 1705 WT TSE RSS
3703 1596 MT 3717 1596 LS
4101 1596 MT 4115 1596 LS
4499 1596 MT 4513 1596 LS
4897 1596 MT 4911 1596 LS
5295 1596 MT 5309 1596 LS
5693 1596 MT 5707 1596 LS
6091 1596 MT 6105 1596 LS
3312 1666 MT 3511 1666 LS
3511 1666 MT 3511 1666 LT 3518 1625 LT 4300 1625 LT 4307 1666 LT ST
3511 1666 MT 3511 1666 LT 3518 1706 LT 4300 1706 LT 4307 1666 LT ST
(00000000) 3525 1666 WT pop 0 originOffset 37 add RSS
4307 1666 MT 6297 1666 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) 3275 1849 WT TSE RSS
3703 1740 MT 3717 1740 LS
4101 1740 MT 4115 1740 LS
4499 1740 MT 4513 1740 LS
4897 1740 MT 4911 1740 LS
5295 1740 MT 5309 1740 LS
5693 1740 MT 5707 1740 LS
6091 1740 MT 6105 1740 LS
3312 1810 MT 3511 1810 LS
3511 1810 MT 3511 1810 LT 3518 1769 LT 4698 1769 LT 4705 1810 LT ST
3511 1810 MT 3511 1810 LT 3518 1850 LT 4698 1850 LT 4705 1810 LT ST
(00000000) 3525 1810 WT pop 0 originOffset 37 add RSS
4705 1810 MT 6297 1810 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) 3275 1993 WT TSE RSS
3703 1884 MT 3717 1884 LS
4101 1884 MT 4115 1884 LS
4499 1884 MT 4513 1884 LS
4897 1884 MT 4911 1884 LS
5295 1884 MT 5309 1884 LS
5693 1884 MT 5707 1884 LS
6091 1884 MT 6105 1884 LS
3312 1954 MT 3511 1954 LS
3511 1954 MT 3511 1954 LT 3518 1913 LT 4300 1913 LT 4307 1954 LT ST
3511 1954 MT 3511 1954 LT 3518 1994 LT 4300 1994 LT 4307 1954 LT ST
(00000000) 3525 1954 WT pop 0 originOffset 37 add RSS
4307 1954 MT 6297 1954 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) 3275 2137 WT TSE RSS
3703 2028 MT 3717 2028 LS
4101 2028 MT 4115 2028 LS
4499 2028 MT 4513 2028 LS
4897 2028 MT 4911 2028 LS
5295 2028 MT 5309 2028 LS
5693 2028 MT 5707 2028 LS
6091 2028 MT 6105 2028 LS
3312 2098 MT 3511 2098 LS
3511 2098 MT 3511 2098 LT 3518 2057 LT 4698 2057 LT 4705 2098 LT ST
3511 2098 MT 3511 2098 LT 3518 2138 LT 4698 2138 LT 4705 2098 LT ST
(00000000) 3525 2098 WT pop 0 originOffset 37 add RSS
4705 2098 MT 6297 2098 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) 3275 2281 WT TSE RSS
3703 2172 MT 3717 2172 LS
4101 2172 MT 4115 2172 LS
4499 2172 MT 4513 2172 LS
4897 2172 MT 4911 2172 LS
5295 2172 MT 5309 2172 LS
5693 2172 MT 5707 2172 LS
6091 2172 MT 6105 2172 LS
3312 2242 MT 3511 2242 LS
3511 2242 MT 3511 2242 LT 3518 2201 LT 6297 2201 LT ST
3511 2242 MT 3511 2242 LT 3518 2282 LT 6297 2282 LT ST
(00000000) 3525 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) 3275 2425 WT TSE RSS
3703 2316 MT 3717 2316 LS
4101 2316 MT 4115 2316 LS
4499 2316 MT 4513 2316 LS
4897 2316 MT 4911 2316 LS
5295 2316 MT 5309 2316 LS
5693 2316 MT 5707 2316 LS
6091 2316 MT 6105 2316 LS
3312 2386 MT 3511 2386 LS
3511 2386 MT 3511 2386 LT 3518 2345 LT 6297 2345 LT ST
3511 2386 MT 3511 2386 LT 3518 2426 LT 6297 2426 LT ST
(00000000) 3525 2386 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) 3275 2569 WT TSE RSS
3703 2460 MT 3717 2460 LS
4101 2460 MT 4115 2460 LS
4499 2460 MT 4513 2460 LS
4897 2460 MT 4911 2460 LS
5295 2460 MT 5309 2460 LS
5693 2460 MT 5707 2460 LS
6091 2460 MT 6105 2460 LS
3312 2530 MT 3511 2530 LS
3511 2530 MT 3511 2530 LT 3518 2489 LT 6297 2489 LT ST
3511 2530 MT 3511 2530 LT 3518 2570 LT 6297 2570 LT ST
(0) 3525 2530 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) 3275 2713 WT TSE RSS
3703 2604 MT 3717 2604 LS
4101 2604 MT 4115 2604 LS
4499 2604 MT 4513 2604 LS
4897 2604 MT 4911 2604 LS
5295 2604 MT 5309 2604 LS
5693 2604 MT 5707 2604 LS
6091 2604 MT 6105 2604 LS
3312 2674 MT 3511 2674 LS
3511 2674 MT 3511 2674 LT 3518 2633 LT 6297 2633 LT ST
3511 2674 MT 3511 2674 LT 3518 2714 LT 6297 2714 LT ST
(0) 3525 2674 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) 3275 2857 WT TSE RSS
3703 2748 MT 3717 2748 LS
4101 2748 MT 4115 2748 LS
4499 2748 MT 4513 2748 LS
4897 2748 MT 4911 2748 LS
5295 2748 MT 5309 2748 LS
5693 2748 MT 5707 2748 LS
6091 2748 MT 6105 2748 LS
3312 2818 MT 3511 2818 LS
3511 2818 MT 3511 2818 LT 3518 2777 LT 6297 2777 LT ST
3511 2818 MT 3511 2818 LT 3518 2858 LT 6297 2858 LT ST
(0) 3525 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) 3275 3001 WT TSE RSS
3703 2892 MT 3717 2892 LS
4101 2892 MT 4115 2892 LS
4499 2892 MT 4513 2892 LS
4897 2892 MT 4911 2892 LS
5295 2892 MT 5309 2892 LS
5693 2892 MT 5707 2892 LS
6091 2892 MT 6105 2892 LS
3312 2962 MT 3511 2962 LS
3511 2962 MT 3511 2962 LT 3518 2921 LT 6297 2921 LT ST
3511 2962 MT 3511 2962 LT 3518 3002 LT 6297 3002 LT ST
(0) 3525 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) 3275 3145 WT TSE RSS
3703 3036 MT 3717 3036 LS
4101 3036 MT 4115 3036 LS
4499 3036 MT 4513 3036 LS
4897 3036 MT 4911 3036 LS
5295 3036 MT 5309 3036 LS
5693 3036 MT 5707 3036 LS
6091 3036 MT 6105 3036 LS
3312 3106 MT 3511 3106 LS
3511 3106 MT 3511 3106 LT 3518 3065 LT 4300 3065 LT 4307 3106 LT ST
3511 3106 MT 3511 3106 LT 3518 3146 LT 4300 3146 LT 4307 3106 LT ST
(00000000) 3525 3106 WT pop 0 originOffset 37 add RSS
4307 3106 MT 6297 3106 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) 3275 3289 WT TSE RSS
3703 3180 MT 3717 3180 LS
4101 3180 MT 4115 3180 LS
4499 3180 MT 4513 3180 LS
4897 3180 MT 4911 3180 LS
5295 3180 MT 5309 3180 LS
5693 3180 MT 5707 3180 LS
6091 3180 MT 6105 3180 LS
3312 3250 MT 3511 3250 LS
3511 3250 MT 3511 3250 LT 3518 3209 LT 4300 3209 LT 4307 3250 LT ST
3511 3250 MT 3511 3250 LT 3518 3290 LT 4300 3290 LT 4307 3250 LT ST
(00000000) 3525 3250 WT pop 0 originOffset 37 add RSS
4307 3250 MT 6297 3250 LS
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) 3275 3433 WT TSE RSS
3703 3324 MT 3717 3324 LS
4101 3324 MT 4115 3324 LS
4499 3324 MT 4513 3324 LS
4897 3324 MT 4911 3324 LS
5295 3324 MT 5309 3324 LS
5693 3324 MT 5707 3324 LS
6091 3324 MT 6105 3324 LS
3312 3394 MT 3511 3394 LS
3511 3394 MT 3511 3394 LT 3518 3353 LT 4300 3353 LT 4307 3394 LT ST
3511 3394 MT 3511 3394 LT 3518 3434 LT 4300 3434 LT 4307 3394 LT ST
(00000000) 3525 3394 WT pop 0 originOffset 37 add RSS
4307 3394 MT 6297 3394 LS
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) 3275 3577 WT TSE RSS
3703 3468 MT 3717 3468 LS
4101 3468 MT 4115 3468 LS
4499 3468 MT 4513 3468 LS
4897 3468 MT 4911 3468 LS
5295 3468 MT 5309 3468 LS
5693 3468 MT 5707 3468 LS
6091 3468 MT 6105 3468 LS
3312 3538 MT 3511 3538 LS
3511 3538 MT 3511 3538 LT 3518 3497 LT 4300 3497 LT 4307 3538 LT ST
3511 3538 MT 3511 3538 LT 3518 3578 LT 4300 3578 LT 4307 3538 LT ST
(00000000) 3525 3538 WT pop 0 originOffset 37 add RSS
4307 3538 MT 6297 3538 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) 3275 3721 WT TSE RSS
3703 3612 MT 3717 3612 LS
4101 3612 MT 4115 3612 LS
4499 3612 MT 4513 3612 LS
4897 3612 MT 4911 3612 LS
5295 3612 MT 5309 3612 LS
5693 3612 MT 5707 3612 LS
6091 3612 MT 6105 3612 LS
3312 3682 MT 6297 3682 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) 3275 3865 WT TSE RSS
3703 3756 MT 3717 3756 LS
4101 3756 MT 4115 3756 LS
4499 3756 MT 4513 3756 LS
4897 3756 MT 4911 3756 LS
5295 3756 MT 5309 3756 LS
5693 3756 MT 5707 3756 LS
6091 3756 MT 6105 3756 LS
3312 3826 MT 6297 3826 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) 3275 4009 WT TSE RSS
3703 3900 MT 3717 3900 LS
4101 3900 MT 4115 3900 LS
4499 3900 MT 4513 3900 LS
4897 3900 MT 4911 3900 LS
5295 3900 MT 5309 3900 LS
5693 3900 MT 5707 3900 LS
6091 3900 MT 6105 3900 LS
3312 3970 MT 3511 3970 LS
3511 3970 MT 3511 3970 LT 3518 3929 LT 5096 3929 LT 5103 3970 LT ST
3511 3970 MT 3511 3970 LT 3518 4010 LT 5096 4010 LT 5103 3970 LT ST
(0) 3525 3970 WT pop 0 originOffset 37 add RSS
5103 3970 MT 5103 3970 LT 5110 3929 LT 5494 3929 LT 5501 3970 LT ST
5103 3970 MT 5103 3970 LT 5110 4010 LT 5494 4010 LT 5501 3970 LT ST
(1) 5117 3970 WT pop 0 originOffset 37 add RSS
5501 3970 MT 5501 3970 LT 5508 3929 LT 5892 3929 LT 5899 3970 LT ST
5501 3970 MT 5501 3970 LT 5508 4010 LT 5892 4010 LT 5899 3970 LT ST
(2) 5515 3970 WT pop 0 originOffset 37 add RSS
5899 3970 MT 5899 3970 LT 5906 3929 LT 6297 3929 LT ST
5899 3970 MT 5899 3970 LT 5906 4010 LT 6297 4010 LT ST
(3) 5913 3970 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) 3275 4153 WT TSE RSS
3703 4044 MT 3717 4044 LS
4101 4044 MT 4115 4044 LS
4499 4044 MT 4513 4044 LS
4897 4044 MT 4911 4044 LS
5295 4044 MT 5309 4044 LS
5693 4044 MT 5707 4044 LS
6091 4044 MT 6105 4044 LS
3312 4114 MT 3511 4114 LS
3511 4114 MT 3511 4114 LT 3518 4073 LT 5096 4073 LT 5103 4114 LT ST
3511 4114 MT 3511 4114 LT 3518 4154 LT 5096 4154 LT 5103 4114 LT ST
(0) 3525 4114 WT pop 0 originOffset 37 add RSS
5103 4114 MT 5103 4114 LT 5110 4073 LT 5494 4073 LT 5501 4114 LT ST
5103 4114 MT 5103 4114 LT 5110 4154 LT 5494 4154 LT 5501 4114 LT ST
(1) 5117 4114 WT pop 0 originOffset 37 add RSS
5501 4114 MT 5501 4114 LT 5508 4073 LT 5892 4073 LT 5899 4114 LT ST
5501 4114 MT 5501 4114 LT 5508 4154 LT 5892 4154 LT 5899 4114 LT ST
(2) 5515 4114 WT pop 0 originOffset 37 add RSS
5899 4114 MT 5899 4114 LT 5906 4073 LT 6297 4073 LT ST
5899 4114 MT 5899 4114 LT 5906 4154 LT 6297 4154 LT ST
(3) 5913 4114 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) 3275 4297 WT TSE RSS
3703 4188 MT 3717 4188 LS
4101 4188 MT 4115 4188 LS
4499 4188 MT 4513 4188 LS
4897 4188 MT 4911 4188 LS
5295 4188 MT 5309 4188 LS
5693 4188 MT 5707 4188 LS
6091 4188 MT 6105 4188 LS
3312 4258 MT 6297 4258 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) 3275 4441 WT TSE RSS
3703 4332 MT 3717 4332 LS
4101 4332 MT 4115 4332 LS
4499 4332 MT 4513 4332 LS
4897 4332 MT 4911 4332 LS
5295 4332 MT 5309 4332 LS
5693 4332 MT 5707 4332 LS
6091 4332 MT 6105 4332 LS
3312 4402 MT 6297 4402 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:14:01 EDT 2004   Row: 1 Page: 1) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 2 2
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3312 def/REdge 5699 def/LabelWidth 3275 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3312 370 MT 3511 370 LS
3511 370 MT 3511 410 LS
3511 410 MT 6297 410 LS
3312 514 MT 3511 514 LS
3511 514 MT 3511 554 LS
3511 554 MT 6297 554 LS
3312 658 MT 3511 658 LS
3511 658 MT 3511 698 LS
3511 698 MT 6297 698 LS
3312 802 MT 3511 802 LS
3511 802 MT 3511 842 LS
3511 842 MT 6297 842 LS
% draw timeline
3352 4533 MT 3352 4570 LS
3392 4533 MT 3392 4570 LS
3431 4533 MT 3431 4570 LS
3471 4533 MT 3471 4570 LS
3511 4533 MT 3511 4570 LS
3551 4533 MT 3551 4570 LS
3591 4533 MT 3591 4570 LS
3631 4533 MT 3631 4570 LS
3670 4533 MT 3670 4570 LS
(0) 3312 4649 WT TS RSS
3750 4533 MT 3750 4570 LS
3790 4533 MT 3790 4570 LS
3829 4533 MT 3829 4570 LS
3869 4533 MT 3869 4570 LS
3909 4533 MT 3909 4570 LS
3949 4533 MT 3949 4570 LS
3989 4533 MT 3989 4570 LS
4029 4533 MT 4029 4570 LS
4068 4533 MT 4068 4570 LS
3710 4506 MT 3710 4570 LS
4148 4533 MT 4148 4570 LS
4188 4533 MT 4188 4570 LS
4227 4533 MT 4227 4570 LS
4267 4533 MT 4267 4570 LS
4307 4533 MT 4307 4570 LS
4347 4533 MT 4347 4570 LS
4387 4533 MT 4387 4570 LS
4427 4533 MT 4427 4570 LS
4466 4533 MT 4466 4570 LS
4108 4506 MT 4108 4570 LS
(20) 4108 4649 WT TS RSS
4546 4533 MT 4546 4570 LS
4586 4533 MT 4586 4570 LS
4625 4533 MT 4625 4570 LS
4665 4533 MT 4665 4570 LS
4705 4533 MT 4705 4570 LS
4745 4533 MT 4745 4570 LS
4785 4533 MT 4785 4570 LS
4825 4533 MT 4825 4570 LS
4864 4533 MT 4864 4570 LS
4506 4506 MT 4506 4570 LS
4944 4533 MT 4944 4570 LS
4984 4533 MT 4984 4570 LS
5023 4533 MT 5023 4570 LS
5063 4533 MT 5063 4570 LS
5103 4533 MT 5103 4570 LS
5143 4533 MT 5143 4570 LS
5183 4533 MT 5183 4570 LS
5223 4533 MT 5223 4570 LS
5262 4533 MT 5262 4570 LS
4904 4506 MT 4904 4570 LS
(40) 4904 4649 WT TS RSS
5342 4533 MT 5342 4570 LS
5382 4533 MT 5382 4570 LS
5421 4533 MT 5421 4570 LS
5461 4533 MT 5461 4570 LS
5501 4533 MT 5501 4570 LS
5541 4533 MT 5541 4570 LS
5581 4533 MT 5581 4570 LS
5621 4533 MT 5621 4570 LS
5660 4533 MT 5660 4570 LS
5302 4506 MT 5302 4570 LS
5740 4533 MT 5740 4570 LS
5780 4533 MT 5780 4570 LS
5819 4533 MT 5819 4570 LS
5859 4533 MT 5859 4570 LS
5899 4533 MT 5899 4570 LS
5939 4533 MT 5939 4570 LS
5979 4533 MT 5979 4570 LS
6019 4533 MT 6019 4570 LS
6058 4533 MT 6058 4570 LS
5700 4506 MT 5700 4570 LS
(60) 5700 4649 WT TS RSS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6217 4533 MT 6217 4570 LS
6257 4533 MT 6257 4570 LS
6297 4533 MT 6297 4570 LS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6417 4533 MT 6417 4570 LS
6456 4533 MT 6456 4570 LS
6098 4506 MT 6098 4570 LS
% draw grid
3710 300 MT 3710 4506 LS
4108 300 MT 4108 4506 LS
4506 300 MT 4506 4506 LS
4904 300 MT 4904 4506 LS
5302 300 MT 5302 4506 LS
5700 300 MT 5700 4506 LS
6098 300 MT 6098 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) 3275 409 WT TSE RSS
3703 300 MT 3717 300 LS
4101 300 MT 4115 300 LS
4499 300 MT 4513 300 LS
4897 300 MT 4911 300 LS
5295 300 MT 5309 300 LS
5693 300 MT 5707 300 LS
6091 300 MT 6105 300 LS
3312 370 MT 3511 370 LS
3511 370 MT 3511 410 LS
3511 410 MT 6297 410 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) 3275 553 WT TSE RSS
3703 444 MT 3717 444 LS
4101 444 MT 4115 444 LS
4499 444 MT 4513 444 LS
4897 444 MT 4911 444 LS
5295 444 MT 5309 444 LS
5693 444 MT 5707 444 LS
6091 444 MT 6105 444 LS
3312 514 MT 3511 514 LS
3511 514 MT 3511 554 LS
3511 554 MT 6297 554 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) 3275 697 WT TSE RSS
3703 588 MT 3717 588 LS
4101 588 MT 4115 588 LS
4499 588 MT 4513 588 LS
4897 588 MT 4911 588 LS
5295 588 MT 5309 588 LS
5693 588 MT 5707 588 LS
6091 588 MT 6105 588 LS
3312 658 MT 3511 658 LS
3511 658 MT 3511 698 LS
3511 698 MT 6297 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) 3275 841 WT TSE RSS
3703 732 MT 3717 732 LS
4101 732 MT 4115 732 LS
4499 732 MT 4513 732 LS
4897 732 MT 4911 732 LS
5295 732 MT 5309 732 LS
5693 732 MT 5707 732 LS
6091 732 MT 6105 732 LS
3312 802 MT 3511 802 LS
3511 802 MT 3511 842 LS
3511 842 MT 6297 842 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:14:01 EDT 2004   Row: 1 Page: 2) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 3 3
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3312 def/REdge 5699 def/LabelWidth 3275 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3312 329 MT 3312 329 LT 6297 329 LT ST
3312 410 MT 3312 410 LT 6297 410 LT ST
(00000020) 3326 370 WT pop 0 originOffset 37 add RSS
3312 554 MT 3312 474 LS
3312 474 MT 3511 474 LS
3511 474 MT 3511 554 LS
3511 554 MT 3710 554 LS
3710 554 MT 3710 474 LS
3710 474 MT 3909 474 LS
3909 474 MT 3909 554 LS
3909 554 MT 4108 554 LS
4108 554 MT 4108 474 LS
4108 474 MT 4307 474 LS
4307 474 MT 4307 554 LS
4307 554 MT 4506 554 LS
4506 554 MT 4506 474 LS
4506 474 MT 4705 474 LS
4705 474 MT 4705 554 LS
4705 554 MT 4904 554 LS
4904 554 MT 4904 474 LS
4904 474 MT 5103 474 LS
5103 474 MT 5103 554 LS
5103 554 MT 5302 554 LS
5302 554 MT 5302 474 LS
5302 474 MT 5501 474 LS
5501 474 MT 5501 554 LS
5501 554 MT 5700 554 LS
5700 554 MT 5700 474 LS
5700 474 MT 5899 474 LS
5899 474 MT 5899 554 LS
5899 554 MT 6098 554 LS
6098 554 MT 6098 474 LS
6098 474 MT 6297 474 LS
3312 698 MT 6297 698 LS
3312 842 MT 6297 842 LS
3312 986 MT 6297 986 LS
3312 1090 MT 6297 1090 LS
3312 1234 MT 6297 1234 LS
3312 1378 MT 6297 1378 LS
3312 1522 MT 6297 1522 LS
3312 1666 MT 6297 1666 LS
3312 1810 MT 6297 1810 LS
3312 1954 MT 6297 1954 LS
3312 2098 MT 6297 2098 LS
3312 2201 MT 3312 2201 LT 6297 2201 LT ST
3312 2282 MT 3312 2282 LT 6297 2282 LT ST
(00000000) 3326 2242 WT pop 0 originOffset 37 add RSS
3312 2345 MT 3312 2345 LT 6297 2345 LT ST
3312 2426 MT 3312 2426 LT 6297 2426 LT ST
(00000000) 3326 2386 WT pop 0 originOffset 37 add RSS
3312 2489 MT 3312 2489 LT 6297 2489 LT ST
3312 2570 MT 3312 2570 LT 6297 2570 LT ST
(0) 3326 2530 WT pop 0 originOffset 37 add RSS
3312 2633 MT 3312 2633 LT 6297 2633 LT ST
3312 2714 MT 3312 2714 LT 6297 2714 LT ST
(0) 3326 2674 WT pop 0 originOffset 37 add RSS
3312 2777 MT 3312 2777 LT 6297 2777 LT ST
3312 2858 MT 3312 2858 LT 6297 2858 LT ST
(0) 3326 2818 WT pop 0 originOffset 37 add RSS
3312 2921 MT 3312 2921 LT 6297 2921 LT ST
3312 3002 MT 3312 3002 LT 6297 3002 LT ST
(0) 3326 2962 WT pop 0 originOffset 37 add RSS
3312 3106 MT 6297 3106 LS
3312 3250 MT 6297 3250 LS
3312 3394 MT 6297 3394 LS
3312 3538 MT 6297 3538 LS
3312 3682 MT 6297 3682 LS
3312 3826 MT 6297 3826 LS
3312 3929 MT 3312 3929 LT 3703 3929 LT 3710 3970 LT ST
3312 4010 MT 3312 4010 LT 3703 4010 LT 3710 3970 LT ST
(4) 3326 3970 WT pop 0 originOffset 37 add RSS
3710 3970 MT 3710 3970 LT 3717 3929 LT 4101 3929 LT 4108 3970 LT ST
3710 3970 MT 3710 3970 LT 3717 4010 LT 4101 4010 LT 4108 3970 LT ST
(5) 3724 3970 WT pop 0 originOffset 37 add RSS
4108 3970 MT 4108 3970 LT 4115 3929 LT 4499 3929 LT 4506 3970 LT ST
4108 3970 MT 4108 3970 LT 4115 4010 LT 4499 4010 LT 4506 3970 LT ST
(6) 4122 3970 WT pop 0 originOffset 37 add RSS
4506 3970 MT 4506 3970 LT 4513 3929 LT 4897 3929 LT 4904 3970 LT ST
4506 3970 MT 4506 3970 LT 4513 4010 LT 4897 4010 LT 4904 3970 LT ST
(7) 4520 3970 WT pop 0 originOffset 37 add RSS
4904 3970 MT 4904 3970 LT 4911 3929 LT 5295 3929 LT 5302 3970 LT ST
4904 3970 MT 4904 3970 LT 4911 4010 LT 5295 4010 LT 5302 3970 LT ST
(0) 4918 3970 WT pop 0 originOffset 37 add RSS
5302 3970 MT 5302 3970 LT 5309 3929 LT 5693 3929 LT 5700 3970 LT ST
5302 3970 MT 5302 3970 LT 5309 4010 LT 5693 4010 LT 5700 3970 LT ST
(1) 5316 3970 WT pop 0 originOffset 37 add RSS
5700 3970 MT 5700 3970 LT 5707 3929 LT 6091 3929 LT 6098 3970 LT ST
5700 3970 MT 5700 3970 LT 5707 4010 LT 6091 4010 LT 6098 3970 LT ST
(2) 5714 3970 WT pop 0 originOffset 37 add RSS
6098 3970 MT 6098 3970 LT 6105 3929 LT 6297 3929 LT ST
6098 3970 MT 6098 3970 LT 6105 4010 LT 6297 4010 LT ST
(3) 6112 3970 WT pop 0 originOffset 37 add RSS
3312 4073 MT 3312 4073 LT 3703 4073 LT 3710 4114 LT ST
3312 4154 MT 3312 4154 LT 3703 4154 LT 3710 4114 LT ST
(4) 3326 4114 WT pop 0 originOffset 37 add RSS
3710 4114 MT 3710 4114 LT 3717 4073 LT 4101 4073 LT 4108 4114 LT ST
3710 4114 MT 3710 4114 LT 3717 4154 LT 4101 4154 LT 4108 4114 LT ST
(5) 3724 4114 WT pop 0 originOffset 37 add RSS
4108 4114 MT 4108 4114 LT 4115 4073 LT 4499 4073 LT 4506 4114 LT ST
4108 4114 MT 4108 4114 LT 4115 4154 LT 4499 4154 LT 4506 4114 LT ST
(6) 4122 4114 WT pop 0 originOffset 37 add RSS
4506 4114 MT 4506 4114 LT 4513 4073 LT 4897 4073 LT 4904 4114 LT ST
4506 4114 MT 4506 4114 LT 4513 4154 LT 4897 4154 LT 4904 4114 LT ST
(7) 4520 4114 WT pop 0 originOffset 37 add RSS
4904 4114 MT 4904 4114 LT 4911 4073 LT 5295 4073 LT 5302 4114 LT ST
4904 4114 MT 4904 4114 LT 4911 4154 LT 5295 4154 LT 5302 4114 LT ST
(0) 4918 4114 WT pop 0 originOffset 37 add RSS
5302 4114 MT 5302 4114 LT 5309 4073 LT 5693 4073 LT 5700 4114 LT ST
5302 4114 MT 5302 4114 LT 5309 4154 LT 5693 4154 LT 5700 4114 LT ST
(1) 5316 4114 WT pop 0 originOffset 37 add RSS
5700 4114 MT 5700 4114 LT 5707 4073 LT 6091 4073 LT 6098 4114 LT ST
5700 4114 MT 5700 4114 LT 5707 4154 LT 6091 4154 LT 6098 4114 LT ST
(2) 5714 4114 WT pop 0 originOffset 37 add RSS
6098 4114 MT 6098 4114 LT 6105 4073 LT 6297 4073 LT ST
6098 4114 MT 6098 4114 LT 6105 4154 LT 6297 4154 LT ST
(3) 6112 4114 WT pop 0 originOffset 37 add RSS
3312 4258 MT 6297 4258 LS
3312 4402 MT 6297 4402 LS
% draw timeline
3351 4533 MT 3351 4570 LS
3391 4533 MT 3391 4570 LS
3431 4533 MT 3431 4570 LS
3470 4533 MT 3470 4570 LS
3551 4533 MT 3551 4570 LS
3591 4533 MT 3591 4570 LS
3630 4533 MT 3630 4570 LS
3670 4533 MT 3670 4570 LS
3710 4533 MT 3710 4570 LS
3750 4533 MT 3750 4570 LS
3790 4533 MT 3790 4570 LS
3830 4533 MT 3830 4570 LS
3869 4533 MT 3869 4570 LS
3511 4506 MT 3511 4570 LS
(80) 3511 4649 WT TS RSS
3949 4533 MT 3949 4570 LS
3989 4533 MT 3989 4570 LS
4028 4533 MT 4028 4570 LS
4068 4533 MT 4068 4570 LS
4108 4533 MT 4108 4570 LS
4148 4533 MT 4148 4570 LS
4188 4533 MT 4188 4570 LS
4228 4533 MT 4228 4570 LS
4267 4533 MT 4267 4570 LS
3909 4506 MT 3909 4570 LS
4347 4533 MT 4347 4570 LS
4387 4533 MT 4387 4570 LS
4426 4533 MT 4426 4570 LS
4466 4533 MT 4466 4570 LS
4506 4533 MT 4506 4570 LS
4546 4533 MT 4546 4570 LS
4586 4533 MT 4586 4570 LS
4626 4533 MT 4626 4570 LS
4665 4533 MT 4665 4570 LS
4307 4506 MT 4307 4570 LS
(100) 4307 4649 WT TS RSS
4745 4533 MT 4745 4570 LS
4785 4533 MT 4785 4570 LS
4824 4533 MT 4824 4570 LS
4864 4533 MT 4864 4570 LS
4904 4533 MT 4904 4570 LS
4944 4533 MT 4944 4570 LS
4984 4533 MT 4984 4570 LS
5024 4533 MT 5024 4570 LS
5063 4533 MT 5063 4570 LS
4705 4506 MT 4705 4570 LS
5143 4533 MT 5143 4570 LS
5183 4533 MT 5183 4570 LS
5222 4533 MT 5222 4570 LS
5262 4533 MT 5262 4570 LS
5302 4533 MT 5302 4570 LS
5342 4533 MT 5342 4570 LS
5382 4533 MT 5382 4570 LS
5422 4533 MT 5422 4570 LS
5461 4533 MT 5461 4570 LS
5103 4506 MT 5103 4570 LS
(120) 5103 4649 WT TS RSS
5541 4533 MT 5541 4570 LS
5581 4533 MT 5581 4570 LS
5620 4533 MT 5620 4570 LS
5660 4533 MT 5660 4570 LS
5700 4533 MT 5700 4570 LS
5740 4533 MT 5740 4570 LS
5780 4533 MT 5780 4570 LS
5820 4533 MT 5820 4570 LS
5859 4533 MT 5859 4570 LS
5501 4506 MT 5501 4570 LS
5939 4533 MT 5939 4570 LS
5979 4533 MT 5979 4570 LS
6018 4533 MT 6018 4570 LS
6058 4533 MT 6058 4570 LS
6098 4533 MT 6098 4570 LS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6257 4533 MT 6257 4570 LS
5899 4506 MT 5899 4570 LS
(140) 5899 4649 WT TS RSS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6416 4533 MT 6416 4570 LS
6456 4533 MT 6456 4570 LS
6496 4533 MT 6496 4570 LS
6536 4533 MT 6536 4570 LS
6576 4533 MT 6576 4570 LS
6616 4533 MT 6616 4570 LS
6655 4533 MT 6655 4570 LS
6297 4506 MT 6297 4570 LS
% draw grid
3511 300 MT 3511 4506 LS
3909 300 MT 3909 4506 LS
4307 300 MT 4307 4506 LS
4705 300 MT 4705 4506 LS
5103 300 MT 5103 4506 LS
5501 300 MT 5501 4506 LS
5899 300 MT 5899 4506 LS
6297 300 MT 6297 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) 3275 409 WT TSE RSS
3504 300 MT 3518 300 LS
3902 300 MT 3916 300 LS
4300 300 MT 4314 300 LS
4698 300 MT 4712 300 LS
5096 300 MT 5110 300 LS
5494 300 MT 5508 300 LS
5892 300 MT 5906 300 LS
6290 300 MT 6304 300 LS
3312 329 MT 3312 329 LT 6297 329 LT ST
3312 410 MT 3312 410 LT 6297 410 LT ST
(00000020) 3326 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) 3275 553 WT TSE RSS
3504 444 MT 3518 444 LS
3902 444 MT 3916 444 LS
4300 444 MT 4314 444 LS
4698 444 MT 4712 444 LS
5096 444 MT 5110 444 LS
5494 444 MT 5508 444 LS
5892 444 MT 5906 444 LS
6290 444 MT 6304 444 LS
3312 554 MT 3312 474 LS
3312 474 MT 3511 474 LS
3511 474 MT 3511 554 LS
3511 554 MT 3710 554 LS
3710 554 MT 3710 474 LS
3710 474 MT 3909 474 LS
3909 474 MT 3909 554 LS
3909 554 MT 4108 554 LS
4108 554 MT 4108 474 LS
4108 474 MT 4307 474 LS
4307 474 MT 4307 554 LS
4307 554 MT 4506 554 LS
4506 554 MT 4506 474 LS
4506 474 MT 4705 474 LS
4705 474 MT 4705 554 LS
4705 554 MT 4904 554 LS
4904 554 MT 4904 474 LS
4904 474 MT 5103 474 LS
5103 474 MT 5103 554 LS
5103 554 MT 5302 554 LS
5302 554 MT 5302 474 LS
5302 474 MT 5501 474 LS
5501 474 MT 5501 554 LS
5501 554 MT 5700 554 LS
5700 554 MT 5700 474 LS
5700 474 MT 5899 474 LS
5899 474 MT 5899 554 LS
5899 554 MT 6098 554 LS
6098 554 MT 6098 474 LS
6098 474 MT 6297 474 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) 3275 697 WT TSE RSS
3504 588 MT 3518 588 LS
3902 588 MT 3916 588 LS
4300 588 MT 4314 588 LS
4698 588 MT 4712 588 LS
5096 588 MT 5110 588 LS
5494 588 MT 5508 588 LS
5892 588 MT 5906 588 LS
6290 588 MT 6304 588 LS
3312 698 MT 6297 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) 3275 841 WT TSE RSS
3504 732 MT 3518 732 LS
3902 732 MT 3916 732 LS
4300 732 MT 4314 732 LS
4698 732 MT 4712 732 LS
5096 732 MT 5110 732 LS
5494 732 MT 5508 732 LS
5892 732 MT 5906 732 LS
6290 732 MT 6304 732 LS
3312 842 MT 6297 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) 3275 985 WT TSE RSS
3504 876 MT 3518 876 LS
3902 876 MT 3916 876 LS
4300 876 MT 4314 876 LS
4698 876 MT 4712 876 LS
5096 876 MT 5110 876 LS
5494 876 MT 5508 876 LS
5892 876 MT 5906 876 LS
6290 876 MT 6304 876 LS
3312 986 MT 6297 986 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) 3275 1129 WT TSE RSS
3504 1020 MT 3518 1020 LS
3902 1020 MT 3916 1020 LS
4300 1020 MT 4314 1020 LS
4698 1020 MT 4712 1020 LS
5096 1020 MT 5110 1020 LS
5494 1020 MT 5508 1020 LS
5892 1020 MT 5906 1020 LS
6290 1020 MT 6304 1020 LS
3312 1090 MT 6297 1090 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) 3275 1273 WT TSE RSS
3504 1164 MT 3518 1164 LS
3902 1164 MT 3916 1164 LS
4300 1164 MT 4314 1164 LS
4698 1164 MT 4712 1164 LS
5096 1164 MT 5110 1164 LS
5494 1164 MT 5508 1164 LS
5892 1164 MT 5906 1164 LS
6290 1164 MT 6304 1164 LS
3312 1234 MT 6297 1234 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) 3275 1417 WT TSE RSS
3504 1308 MT 3518 1308 LS
3902 1308 MT 3916 1308 LS
4300 1308 MT 4314 1308 LS
4698 1308 MT 4712 1308 LS
5096 1308 MT 5110 1308 LS
5494 1308 MT 5508 1308 LS
5892 1308 MT 5906 1308 LS
6290 1308 MT 6304 1308 LS
3312 1378 MT 6297 1378 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) 3275 1561 WT TSE RSS
3504 1452 MT 3518 1452 LS
3902 1452 MT 3916 1452 LS
4300 1452 MT 4314 1452 LS
4698 1452 MT 4712 1452 LS
5096 1452 MT 5110 1452 LS
5494 1452 MT 5508 1452 LS
5892 1452 MT 5906 1452 LS
6290 1452 MT 6304 1452 LS
3312 1522 MT 6297 1522 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) 3275 1705 WT TSE RSS
3504 1596 MT 3518 1596 LS
3902 1596 MT 3916 1596 LS
4300 1596 MT 4314 1596 LS
4698 1596 MT 4712 1596 LS
5096 1596 MT 5110 1596 LS
5494 1596 MT 5508 1596 LS
5892 1596 MT 5906 1596 LS
6290 1596 MT 6304 1596 LS
3312 1666 MT 6297 1666 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) 3275 1849 WT TSE RSS
3504 1740 MT 3518 1740 LS
3902 1740 MT 3916 1740 LS
4300 1740 MT 4314 1740 LS
4698 1740 MT 4712 1740 LS
5096 1740 MT 5110 1740 LS
5494 1740 MT 5508 1740 LS
5892 1740 MT 5906 1740 LS
6290 1740 MT 6304 1740 LS
3312 1810 MT 6297 1810 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) 3275 1993 WT TSE RSS
3504 1884 MT 3518 1884 LS
3902 1884 MT 3916 1884 LS
4300 1884 MT 4314 1884 LS
4698 1884 MT 4712 1884 LS
5096 1884 MT 5110 1884 LS
5494 1884 MT 5508 1884 LS
5892 1884 MT 5906 1884 LS
6290 1884 MT 6304 1884 LS
3312 1954 MT 6297 1954 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) 3275 2137 WT TSE RSS
3504 2028 MT 3518 2028 LS
3902 2028 MT 3916 2028 LS
4300 2028 MT 4314 2028 LS
4698 2028 MT 4712 2028 LS
5096 2028 MT 5110 2028 LS
5494 2028 MT 5508 2028 LS
5892 2028 MT 5906 2028 LS
6290 2028 MT 6304 2028 LS
3312 2098 MT 6297 2098 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) 3275 2281 WT TSE RSS
3504 2172 MT 3518 2172 LS
3902 2172 MT 3916 2172 LS
4300 2172 MT 4314 2172 LS
4698 2172 MT 4712 2172 LS
5096 2172 MT 5110 2172 LS
5494 2172 MT 5508 2172 LS
5892 2172 MT 5906 2172 LS
6290 2172 MT 6304 2172 LS
3312 2201 MT 3312 2201 LT 6297 2201 LT ST
3312 2282 MT 3312 2282 LT 6297 2282 LT ST
(00000000) 3326 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) 3275 2425 WT TSE RSS
3504 2316 MT 3518 2316 LS
3902 2316 MT 3916 2316 LS
4300 2316 MT 4314 2316 LS
4698 2316 MT 4712 2316 LS
5096 2316 MT 5110 2316 LS
5494 2316 MT 5508 2316 LS
5892 2316 MT 5906 2316 LS
6290 2316 MT 6304 2316 LS
3312 2345 MT 3312 2345 LT 6297 2345 LT ST
3312 2426 MT 3312 2426 LT 6297 2426 LT ST
(00000000) 3326 2386 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) 3275 2569 WT TSE RSS
3504 2460 MT 3518 2460 LS
3902 2460 MT 3916 2460 LS
4300 2460 MT 4314 2460 LS
4698 2460 MT 4712 2460 LS
5096 2460 MT 5110 2460 LS
5494 2460 MT 5508 2460 LS
5892 2460 MT 5906 2460 LS
6290 2460 MT 6304 2460 LS
3312 2489 MT 3312 2489 LT 6297 2489 LT ST
3312 2570 MT 3312 2570 LT 6297 2570 LT ST
(0) 3326 2530 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) 3275 2713 WT TSE RSS
3504 2604 MT 3518 2604 LS
3902 2604 MT 3916 2604 LS
4300 2604 MT 4314 2604 LS
4698 2604 MT 4712 2604 LS
5096 2604 MT 5110 2604 LS
5494 2604 MT 5508 2604 LS
5892 2604 MT 5906 2604 LS
6290 2604 MT 6304 2604 LS
3312 2633 MT 3312 2633 LT 6297 2633 LT ST
3312 2714 MT 3312 2714 LT 6297 2714 LT ST
(0) 3326 2674 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) 3275 2857 WT TSE RSS
3504 2748 MT 3518 2748 LS
3902 2748 MT 3916 2748 LS
4300 2748 MT 4314 2748 LS
4698 2748 MT 4712 2748 LS
5096 2748 MT 5110 2748 LS
5494 2748 MT 5508 2748 LS
5892 2748 MT 5906 2748 LS
6290 2748 MT 6304 2748 LS
3312 2777 MT 3312 2777 LT 6297 2777 LT ST
3312 2858 MT 3312 2858 LT 6297 2858 LT ST
(0) 3326 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) 3275 3001 WT TSE RSS
3504 2892 MT 3518 2892 LS
3902 2892 MT 3916 2892 LS
4300 2892 MT 4314 2892 LS
4698 2892 MT 4712 2892 LS
5096 2892 MT 5110 2892 LS
5494 2892 MT 5508 2892 LS
5892 2892 MT 5906 2892 LS
6290 2892 MT 6304 2892 LS
3312 2921 MT 3312 2921 LT 6297 2921 LT ST
3312 3002 MT 3312 3002 LT 6297 3002 LT ST
(0) 3326 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) 3275 3145 WT TSE RSS
3504 3036 MT 3518 3036 LS
3902 3036 MT 3916 3036 LS
4300 3036 MT 4314 3036 LS
4698 3036 MT 4712 3036 LS
5096 3036 MT 5110 3036 LS
5494 3036 MT 5508 3036 LS
5892 3036 MT 5906 3036 LS
6290 3036 MT 6304 3036 LS
3312 3106 MT 6297 3106 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) 3275 3289 WT TSE RSS
3504 3180 MT 3518 3180 LS
3902 3180 MT 3916 3180 LS
4300 3180 MT 4314 3180 LS
4698 3180 MT 4712 3180 LS
5096 3180 MT 5110 3180 LS
5494 3180 MT 5508 3180 LS
5892 3180 MT 5906 3180 LS
6290 3180 MT 6304 3180 LS
3312 3250 MT 6297 3250 LS
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) 3275 3433 WT TSE RSS
3504 3324 MT 3518 3324 LS
3902 3324 MT 3916 3324 LS
4300 3324 MT 4314 3324 LS
4698 3324 MT 4712 3324 LS
5096 3324 MT 5110 3324 LS
5494 3324 MT 5508 3324 LS
5892 3324 MT 5906 3324 LS
6290 3324 MT 6304 3324 LS
3312 3394 MT 6297 3394 LS
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) 3275 3577 WT TSE RSS
3504 3468 MT 3518 3468 LS
3902 3468 MT 3916 3468 LS
4300 3468 MT 4314 3468 LS
4698 3468 MT 4712 3468 LS
5096 3468 MT 5110 3468 LS
5494 3468 MT 5508 3468 LS
5892 3468 MT 5906 3468 LS
6290 3468 MT 6304 3468 LS
3312 3538 MT 6297 3538 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) 3275 3721 WT TSE RSS
3504 3612 MT 3518 3612 LS
3902 3612 MT 3916 3612 LS
4300 3612 MT 4314 3612 LS
4698 3612 MT 4712 3612 LS
5096 3612 MT 5110 3612 LS
5494 3612 MT 5508 3612 LS
5892 3612 MT 5906 3612 LS
6290 3612 MT 6304 3612 LS
3312 3682 MT 6297 3682 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) 3275 3865 WT TSE RSS
3504 3756 MT 3518 3756 LS
3902 3756 MT 3916 3756 LS
4300 3756 MT 4314 3756 LS
4698 3756 MT 4712 3756 LS
5096 3756 MT 5110 3756 LS
5494 3756 MT 5508 3756 LS
5892 3756 MT 5906 3756 LS
6290 3756 MT 6304 3756 LS
3312 3826 MT 6297 3826 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) 3275 4009 WT TSE RSS
3504 3900 MT 3518 3900 LS
3902 3900 MT 3916 3900 LS
4300 3900 MT 4314 3900 LS
4698 3900 MT 4712 3900 LS
5096 3900 MT 5110 3900 LS
5494 3900 MT 5508 3900 LS
5892 3900 MT 5906 3900 LS
6290 3900 MT 6304 3900 LS
3312 3929 MT 3312 3929 LT 3703 3929 LT 3710 3970 LT ST
3312 4010 MT 3312 4010 LT 3703 4010 LT 3710 3970 LT ST
(4) 3326 3970 WT pop 0 originOffset 37 add RSS
3710 3970 MT 3710 3970 LT 3717 3929 LT 4101 3929 LT 4108 3970 LT ST
3710 3970 MT 3710 3970 LT 3717 4010 LT 4101 4010 LT 4108 3970 LT ST
(5) 3724 3970 WT pop 0 originOffset 37 add RSS
4108 3970 MT 4108 3970 LT 4115 3929 LT 4499 3929 LT 4506 3970 LT ST
4108 3970 MT 4108 3970 LT 4115 4010 LT 4499 4010 LT 4506 3970 LT ST
(6) 4122 3970 WT pop 0 originOffset 37 add RSS
4506 3970 MT 4506 3970 LT 4513 3929 LT 4897 3929 LT 4904 3970 LT ST
4506 3970 MT 4506 3970 LT 4513 4010 LT 4897 4010 LT 4904 3970 LT ST
(7) 4520 3970 WT pop 0 originOffset 37 add RSS
4904 3970 MT 4904 3970 LT 4911 3929 LT 5295 3929 LT 5302 3970 LT ST
4904 3970 MT 4904 3970 LT 4911 4010 LT 5295 4010 LT 5302 3970 LT ST
(0) 4918 3970 WT pop 0 originOffset 37 add RSS
5302 3970 MT 5302 3970 LT 5309 3929 LT 5693 3929 LT 5700 3970 LT ST
5302 3970 MT 5302 3970 LT 5309 4010 LT 5693 4010 LT 5700 3970 LT ST
(1) 5316 3970 WT pop 0 originOffset 37 add RSS
5700 3970 MT 5700 3970 LT 5707 3929 LT 6091 3929 LT 6098 3970 LT ST
5700 3970 MT 5700 3970 LT 5707 4010 LT 6091 4010 LT 6098 3970 LT ST
(2) 5714 3970 WT pop 0 originOffset 37 add RSS
6098 3970 MT 6098 3970 LT 6105 3929 LT 6297 3929 LT ST
6098 3970 MT 6098 3970 LT 6105 4010 LT 6297 4010 LT ST
(3) 6112 3970 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) 3275 4153 WT TSE RSS
3504 4044 MT 3518 4044 LS
3902 4044 MT 3916 4044 LS
4300 4044 MT 4314 4044 LS
4698 4044 MT 4712 4044 LS
5096 4044 MT 5110 4044 LS
5494 4044 MT 5508 4044 LS
5892 4044 MT 5906 4044 LS
6290 4044 MT 6304 4044 LS
3312 4073 MT 3312 4073 LT 3703 4073 LT 3710 4114 LT ST
3312 4154 MT 3312 4154 LT 3703 4154 LT 3710 4114 LT ST
(4) 3326 4114 WT pop 0 originOffset 37 add RSS
3710 4114 MT 3710 4114 LT 3717 4073 LT 4101 4073 LT 4108 4114 LT ST
3710 4114 MT 3710 4114 LT 3717 4154 LT 4101 4154 LT 4108 4114 LT ST
(5) 3724 4114 WT pop 0 originOffset 37 add RSS
4108 4114 MT 4108 4114 LT 4115 4073 LT 4499 4073 LT 4506 4114 LT ST
4108 4114 MT 4108 4114 LT 4115 4154 LT 4499 4154 LT 4506 4114 LT ST
(6) 4122 4114 WT pop 0 originOffset 37 add RSS
4506 4114 MT 4506 4114 LT 4513 4073 LT 4897 4073 LT 4904 4114 LT ST
4506 4114 MT 4506 4114 LT 4513 4154 LT 4897 4154 LT 4904 4114 LT ST
(7) 4520 4114 WT pop 0 originOffset 37 add RSS
4904 4114 MT 4904 4114 LT 4911 4073 LT 5295 4073 LT 5302 4114 LT ST
4904 4114 MT 4904 4114 LT 4911 4154 LT 5295 4154 LT 5302 4114 LT ST
(0) 4918 4114 WT pop 0 originOffset 37 add RSS
5302 4114 MT 5302 4114 LT 5309 4073 LT 5693 4073 LT 5700 4114 LT ST
5302 4114 MT 5302 4114 LT 5309 4154 LT 5693 4154 LT 5700 4114 LT ST
(1) 5316 4114 WT pop 0 originOffset 37 add RSS
5700 4114 MT 5700 4114 LT 5707 4073 LT 6091 4073 LT 6098 4114 LT ST
5700 4114 MT 5700 4114 LT 5707 4154 LT 6091 4154 LT 6098 4114 LT ST
(2) 5714 4114 WT pop 0 originOffset 37 add RSS
6098 4114 MT 6098 4114 LT 6105 4073 LT 6297 4073 LT ST
6098 4114 MT 6098 4114 LT 6105 4154 LT 6297 4154 LT ST
(3) 6112 4114 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) 3275 4297 WT TSE RSS
3504 4188 MT 3518 4188 LS
3902 4188 MT 3916 4188 LS
4300 4188 MT 4314 4188 LS
4698 4188 MT 4712 4188 LS
5096 4188 MT 5110 4188 LS
5494 4188 MT 5508 4188 LS
5892 4188 MT 5906 4188 LS
6290 4188 MT 6304 4188 LS
3312 4258 MT 6297 4258 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) 3275 4441 WT TSE RSS
3504 4332 MT 3518 4332 LS
3902 4332 MT 3916 4332 LS
4300 4332 MT 4314 4332 LS
4698 4332 MT 4712 4332 LS
5096 4332 MT 5110 4332 LS
5494 4332 MT 5508 4332 LS
5892 4332 MT 5906 4332 LS
6290 4332 MT 6304 4332 LS
3312 4402 MT 6297 4402 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:14:01 EDT 2004   Row: 2 Page: 3) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 4 4
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3312 def/REdge 5699 def/LabelWidth 3275 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3312 410 MT 6297 410 LS
3312 554 MT 6297 554 LS
3312 698 MT 6297 698 LS
3312 842 MT 6297 842 LS
% draw timeline
3351 4533 MT 3351 4570 LS
3391 4533 MT 3391 4570 LS
3431 4533 MT 3431 4570 LS
3470 4533 MT 3470 4570 LS
3551 4533 MT 3551 4570 LS
3591 4533 MT 3591 4570 LS
3630 4533 MT 3630 4570 LS
3670 4533 MT 3670 4570 LS
3710 4533 MT 3710 4570 LS
3750 4533 MT 3750 4570 LS
3790 4533 MT 3790 4570 LS
3830 4533 MT 3830 4570 LS
3869 4533 MT 3869 4570 LS
3511 4506 MT 3511 4570 LS
(80) 3511 4649 WT TS RSS
3949 4533 MT 3949 4570 LS
3989 4533 MT 3989 4570 LS
4028 4533 MT 4028 4570 LS
4068 4533 MT 4068 4570 LS
4108 4533 MT 4108 4570 LS
4148 4533 MT 4148 4570 LS
4188 4533 MT 4188 4570 LS
4228 4533 MT 4228 4570 LS
4267 4533 MT 4267 4570 LS
3909 4506 MT 3909 4570 LS
4347 4533 MT 4347 4570 LS
4387 4533 MT 4387 4570 LS
4426 4533 MT 4426 4570 LS
4466 4533 MT 4466 4570 LS
4506 4533 MT 4506 4570 LS
4546 4533 MT 4546 4570 LS
4586 4533 MT 4586 4570 LS
4626 4533 MT 4626 4570 LS
4665 4533 MT 4665 4570 LS
4307 4506 MT 4307 4570 LS
(100) 4307 4649 WT TS RSS
4745 4533 MT 4745 4570 LS
4785 4533 MT 4785 4570 LS
4824 4533 MT 4824 4570 LS
4864 4533 MT 4864 4570 LS
4904 4533 MT 4904 4570 LS
4944 4533 MT 4944 4570 LS
4984 4533 MT 4984 4570 LS
5024 4533 MT 5024 4570 LS
5063 4533 MT 5063 4570 LS
4705 4506 MT 4705 4570 LS
5143 4533 MT 5143 4570 LS
5183 4533 MT 5183 4570 LS
5222 4533 MT 5222 4570 LS
5262 4533 MT 5262 4570 LS
5302 4533 MT 5302 4570 LS
5342 4533 MT 5342 4570 LS
5382 4533 MT 5382 4570 LS
5422 4533 MT 5422 4570 LS
5461 4533 MT 5461 4570 LS
5103 4506 MT 5103 4570 LS
(120) 5103 4649 WT TS RSS
5541 4533 MT 5541 4570 LS
5581 4533 MT 5581 4570 LS
5620 4533 MT 5620 4570 LS
5660 4533 MT 5660 4570 LS
5700 4533 MT 5700 4570 LS
5740 4533 MT 5740 4570 LS
5780 4533 MT 5780 4570 LS
5820 4533 MT 5820 4570 LS
5859 4533 MT 5859 4570 LS
5501 4506 MT 5501 4570 LS
5939 4533 MT 5939 4570 LS
5979 4533 MT 5979 4570 LS
6018 4533 MT 6018 4570 LS
6058 4533 MT 6058 4570 LS
6098 4533 MT 6098 4570 LS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6257 4533 MT 6257 4570 LS
5899 4506 MT 5899 4570 LS
(140) 5899 4649 WT TS RSS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6416 4533 MT 6416 4570 LS
6456 4533 MT 6456 4570 LS
6496 4533 MT 6496 4570 LS
6536 4533 MT 6536 4570 LS
6576 4533 MT 6576 4570 LS
6616 4533 MT 6616 4570 LS
6655 4533 MT 6655 4570 LS
6297 4506 MT 6297 4570 LS
% draw grid
3511 300 MT 3511 4506 LS
3909 300 MT 3909 4506 LS
4307 300 MT 4307 4506 LS
4705 300 MT 4705 4506 LS
5103 300 MT 5103 4506 LS
5501 300 MT 5501 4506 LS
5899 300 MT 5899 4506 LS
6297 300 MT 6297 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) 3275 409 WT TSE RSS
3504 300 MT 3518 300 LS
3902 300 MT 3916 300 LS
4300 300 MT 4314 300 LS
4698 300 MT 4712 300 LS
5096 300 MT 5110 300 LS
5494 300 MT 5508 300 LS
5892 300 MT 5906 300 LS
6290 300 MT 6304 300 LS
3312 410 MT 6297 410 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) 3275 553 WT TSE RSS
3504 444 MT 3518 444 LS
3902 444 MT 3916 444 LS
4300 444 MT 4314 444 LS
4698 444 MT 4712 444 LS
5096 444 MT 5110 444 LS
5494 444 MT 5508 444 LS
5892 444 MT 5906 444 LS
6290 444 MT 6304 444 LS
3312 554 MT 6297 554 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) 3275 697 WT TSE RSS
3504 588 MT 3518 588 LS
3902 588 MT 3916 588 LS
4300 588 MT 4314 588 LS
4698 588 MT 4712 588 LS
5096 588 MT 5110 588 LS
5494 588 MT 5508 588 LS
5892 588 MT 5906 588 LS
6290 588 MT 6304 588 LS
3312 698 MT 6297 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) 3275 841 WT TSE RSS
3504 732 MT 3518 732 LS
3902 732 MT 3916 732 LS
4300 732 MT 4314 732 LS
4698 732 MT 4712 732 LS
5096 732 MT 5110 732 LS
5494 732 MT 5508 732 LS
5892 732 MT 5906 732 LS
6290 732 MT 6304 732 LS
3312 842 MT 6297 842 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:14:01 EDT 2004   Row: 2 Page: 4) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 5 5
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3312 def/REdge 5699 def/LabelWidth 3275 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3312 329 MT 3312 329 LT 6297 329 LT ST
3312 410 MT 3312 410 LT 6297 410 LT ST
(00000020) 3326 370 WT pop 0 originOffset 37 add RSS
3312 474 MT 3312 554 LS
3312 554 MT 3511 554 LS
3511 554 MT 3511 474 LS
3511 474 MT 3710 474 LS
3710 474 MT 3710 554 LS
3710 554 MT 3909 554 LS
3909 554 MT 3909 474 LS
3909 474 MT 4108 474 LS
4108 474 MT 4108 554 LS
4108 554 MT 4307 554 LS
4307 554 MT 4307 474 LS
4307 474 MT 4506 474 LS
4506 474 MT 4506 554 LS
4506 554 MT 4705 554 LS
4705 554 MT 4705 474 LS
4705 474 MT 4904 474 LS
4904 474 MT 4904 554 LS
4904 554 MT 5103 554 LS
5103 554 MT 5103 474 LS
5103 474 MT 5302 474 LS
5302 474 MT 5302 554 LS
5302 554 MT 5501 554 LS
5501 554 MT 5501 474 LS
5501 474 MT 5700 474 LS
5700 474 MT 5700 554 LS
5700 554 MT 5899 554 LS
5899 554 MT 5899 474 LS
5899 474 MT 6098 474 LS
6098 474 MT 6098 554 LS
6098 554 MT 6297 554 LS
3312 698 MT 6297 698 LS
3312 842 MT 6297 842 LS
3312 986 MT 6297 986 LS
3312 1090 MT 6297 1090 LS
3312 1234 MT 6297 1234 LS
3312 1378 MT 6297 1378 LS
3312 1522 MT 6297 1522 LS
3312 1666 MT 6297 1666 LS
3312 1810 MT 6297 1810 LS
3312 1954 MT 6297 1954 LS
3312 2098 MT 6297 2098 LS
3312 2201 MT 3312 2201 LT 6297 2201 LT ST
3312 2282 MT 3312 2282 LT 6297 2282 LT ST
(00000000) 3326 2242 WT pop 0 originOffset 37 add RSS
3312 2345 MT 3312 2345 LT 6297 2345 LT ST
3312 2426 MT 3312 2426 LT 6297 2426 LT ST
(00000000) 3326 2386 WT pop 0 originOffset 37 add RSS
3312 2489 MT 3312 2489 LT 6297 2489 LT ST
3312 2570 MT 3312 2570 LT 6297 2570 LT ST
(0) 3326 2530 WT pop 0 originOffset 37 add RSS
3312 2633 MT 3312 2633 LT 6297 2633 LT ST
3312 2714 MT 3312 2714 LT 6297 2714 LT ST
(0) 3326 2674 WT pop 0 originOffset 37 add RSS
3312 2777 MT 3312 2777 LT 6297 2777 LT ST
3312 2858 MT 3312 2858 LT 6297 2858 LT ST
(0) 3326 2818 WT pop 0 originOffset 37 add RSS
3312 2921 MT 3312 2921 LT 6297 2921 LT ST
3312 3002 MT 3312 3002 LT 6297 3002 LT ST
(0) 3326 2962 WT pop 0 originOffset 37 add RSS
3312 3106 MT 6297 3106 LS
3312 3250 MT 6297 3250 LS
3312 3394 MT 6297 3394 LS
3312 3538 MT 6297 3538 LS
3312 3682 MT 6297 3682 LS
3312 3826 MT 6297 3826 LS
3312 3929 MT 3312 3929 LT 3504 3929 LT 3511 3970 LT ST
3312 4010 MT 3312 4010 LT 3504 4010 LT 3511 3970 LT ST
(3) 3326 3970 WT pop 0 originOffset 37 add RSS
3511 3970 MT 3511 3970 LT 3518 3929 LT 3902 3929 LT 3909 3970 LT ST
3511 3970 MT 3511 3970 LT 3518 4010 LT 3902 4010 LT 3909 3970 LT ST
(4) 3525 3970 WT pop 0 originOffset 37 add RSS
3909 3970 MT 3909 3970 LT 3916 3929 LT 4300 3929 LT 4307 3970 LT ST
3909 3970 MT 3909 3970 LT 3916 4010 LT 4300 4010 LT 4307 3970 LT ST
(5) 3923 3970 WT pop 0 originOffset 37 add RSS
4307 3970 MT 4307 3970 LT 4314 3929 LT 4698 3929 LT 4705 3970 LT ST
4307 3970 MT 4307 3970 LT 4314 4010 LT 4698 4010 LT 4705 3970 LT ST
(6) 4321 3970 WT pop 0 originOffset 37 add RSS
4705 3970 MT 4705 3970 LT 4712 3929 LT 5096 3929 LT 5103 3970 LT ST
4705 3970 MT 4705 3970 LT 4712 4010 LT 5096 4010 LT 5103 3970 LT ST
(7) 4719 3970 WT pop 0 originOffset 37 add RSS
5103 3970 MT 5103 3970 LT 5110 3929 LT 5494 3929 LT 5501 3970 LT ST
5103 3970 MT 5103 3970 LT 5110 4010 LT 5494 4010 LT 5501 3970 LT ST
(0) 5117 3970 WT pop 0 originOffset 37 add RSS
5501 3970 MT 5501 3970 LT 5508 3929 LT 5892 3929 LT 5899 3970 LT ST
5501 3970 MT 5501 3970 LT 5508 4010 LT 5892 4010 LT 5899 3970 LT ST
(1) 5515 3970 WT pop 0 originOffset 37 add RSS
5899 3970 MT 5899 3970 LT 5906 3929 LT 6297 3929 LT ST
5899 3970 MT 5899 3970 LT 5906 4010 LT 6297 4010 LT ST
(2) 5913 3970 WT pop 0 originOffset 37 add RSS
3312 4073 MT 3312 4073 LT 3504 4073 LT 3511 4114 LT ST
3312 4154 MT 3312 4154 LT 3504 4154 LT 3511 4114 LT ST
(3) 3326 4114 WT pop 0 originOffset 37 add RSS
3511 4114 MT 3511 4114 LT 3518 4073 LT 3902 4073 LT 3909 4114 LT ST
3511 4114 MT 3511 4114 LT 3518 4154 LT 3902 4154 LT 3909 4114 LT ST
(4) 3525 4114 WT pop 0 originOffset 37 add RSS
3909 4114 MT 3909 4114 LT 3916 4073 LT 4300 4073 LT 4307 4114 LT ST
3909 4114 MT 3909 4114 LT 3916 4154 LT 4300 4154 LT 4307 4114 LT ST
(5) 3923 4114 WT pop 0 originOffset 37 add RSS
4307 4114 MT 4307 4114 LT 4314 4073 LT 4698 4073 LT 4705 4114 LT ST
4307 4114 MT 4307 4114 LT 4314 4154 LT 4698 4154 LT 4705 4114 LT ST
(6) 4321 4114 WT pop 0 originOffset 37 add RSS
4705 4114 MT 4705 4114 LT 4712 4073 LT 5096 4073 LT 5103 4114 LT ST
4705 4114 MT 4705 4114 LT 4712 4154 LT 5096 4154 LT 5103 4114 LT ST
(7) 4719 4114 WT pop 0 originOffset 37 add RSS
5103 4114 MT 5103 4114 LT 5110 4073 LT 5494 4073 LT 5501 4114 LT ST
5103 4114 MT 5103 4114 LT 5110 4154 LT 5494 4154 LT 5501 4114 LT ST
(0) 5117 4114 WT pop 0 originOffset 37 add RSS
5501 4114 MT 5501 4114 LT 5508 4073 LT 5892 4073 LT 5899 4114 LT ST
5501 4114 MT 5501 4114 LT 5508 4154 LT 5892 4154 LT 5899 4114 LT ST
(1) 5515 4114 WT pop 0 originOffset 37 add RSS
5899 4114 MT 5899 4114 LT 5906 4073 LT 6297 4073 LT ST
5899 4114 MT 5899 4114 LT 5906 4154 LT 6297 4154 LT ST
(2) 5913 4114 WT pop 0 originOffset 37 add RSS
3312 4258 MT 6297 4258 LS
3312 4402 MT 6297 4402 LS
% draw timeline
3352 4533 MT 3352 4570 LS
3392 4533 MT 3392 4570 LS
3431 4533 MT 3431 4570 LS
3471 4533 MT 3471 4570 LS
3511 4533 MT 3511 4570 LS
3551 4533 MT 3551 4570 LS
3591 4533 MT 3591 4570 LS
3631 4533 MT 3631 4570 LS
3670 4533 MT 3670 4570 LS
3750 4533 MT 3750 4570 LS
3790 4533 MT 3790 4570 LS
3829 4533 MT 3829 4570 LS
3869 4533 MT 3869 4570 LS
3909 4533 MT 3909 4570 LS
3949 4533 MT 3949 4570 LS
3989 4533 MT 3989 4570 LS
4029 4533 MT 4029 4570 LS
4068 4533 MT 4068 4570 LS
3710 4506 MT 3710 4570 LS
(160) 3710 4649 WT TS RSS
4148 4533 MT 4148 4570 LS
4188 4533 MT 4188 4570 LS
4227 4533 MT 4227 4570 LS
4267 4533 MT 4267 4570 LS
4307 4533 MT 4307 4570 LS
4347 4533 MT 4347 4570 LS
4387 4533 MT 4387 4570 LS
4427 4533 MT 4427 4570 LS
4466 4533 MT 4466 4570 LS
4108 4506 MT 4108 4570 LS
4546 4533 MT 4546 4570 LS
4586 4533 MT 4586 4570 LS
4625 4533 MT 4625 4570 LS
4665 4533 MT 4665 4570 LS
4705 4533 MT 4705 4570 LS
4745 4533 MT 4745 4570 LS
4785 4533 MT 4785 4570 LS
4825 4533 MT 4825 4570 LS
4864 4533 MT 4864 4570 LS
4506 4506 MT 4506 4570 LS
(180) 4506 4649 WT TS RSS
4944 4533 MT 4944 4570 LS
4984 4533 MT 4984 4570 LS
5023 4533 MT 5023 4570 LS
5063 4533 MT 5063 4570 LS
5103 4533 MT 5103 4570 LS
5143 4533 MT 5143 4570 LS
5183 4533 MT 5183 4570 LS
5223 4533 MT 5223 4570 LS
5262 4533 MT 5262 4570 LS
4904 4506 MT 4904 4570 LS
5342 4533 MT 5342 4570 LS
5382 4533 MT 5382 4570 LS
5421 4533 MT 5421 4570 LS
5461 4533 MT 5461 4570 LS
5501 4533 MT 5501 4570 LS
5541 4533 MT 5541 4570 LS
5581 4533 MT 5581 4570 LS
5621 4533 MT 5621 4570 LS
5660 4533 MT 5660 4570 LS
5302 4506 MT 5302 4570 LS
(200) 5302 4649 WT TS RSS
5740 4533 MT 5740 4570 LS
5780 4533 MT 5780 4570 LS
5819 4533 MT 5819 4570 LS
5859 4533 MT 5859 4570 LS
5899 4533 MT 5899 4570 LS
5939 4533 MT 5939 4570 LS
5979 4533 MT 5979 4570 LS
6019 4533 MT 6019 4570 LS
6058 4533 MT 6058 4570 LS
5700 4506 MT 5700 4570 LS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6217 4533 MT 6217 4570 LS
6257 4533 MT 6257 4570 LS
6297 4533 MT 6297 4570 LS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6417 4533 MT 6417 4570 LS
6456 4533 MT 6456 4570 LS
6098 4506 MT 6098 4570 LS
(220) 6098 4649 WT TS RSS
% draw grid
3710 300 MT 3710 4506 LS
4108 300 MT 4108 4506 LS
4506 300 MT 4506 4506 LS
4904 300 MT 4904 4506 LS
5302 300 MT 5302 4506 LS
5700 300 MT 5700 4506 LS
6098 300 MT 6098 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) 3275 409 WT TSE RSS
3703 300 MT 3717 300 LS
4101 300 MT 4115 300 LS
4499 300 MT 4513 300 LS
4897 300 MT 4911 300 LS
5295 300 MT 5309 300 LS
5693 300 MT 5707 300 LS
6091 300 MT 6105 300 LS
3312 329 MT 3312 329 LT 6297 329 LT ST
3312 410 MT 3312 410 LT 6297 410 LT ST
(00000020) 3326 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) 3275 553 WT TSE RSS
3703 444 MT 3717 444 LS
4101 444 MT 4115 444 LS
4499 444 MT 4513 444 LS
4897 444 MT 4911 444 LS
5295 444 MT 5309 444 LS
5693 444 MT 5707 444 LS
6091 444 MT 6105 444 LS
3312 474 MT 3312 554 LS
3312 554 MT 3511 554 LS
3511 554 MT 3511 474 LS
3511 474 MT 3710 474 LS
3710 474 MT 3710 554 LS
3710 554 MT 3909 554 LS
3909 554 MT 3909 474 LS
3909 474 MT 4108 474 LS
4108 474 MT 4108 554 LS
4108 554 MT 4307 554 LS
4307 554 MT 4307 474 LS
4307 474 MT 4506 474 LS
4506 474 MT 4506 554 LS
4506 554 MT 4705 554 LS
4705 554 MT 4705 474 LS
4705 474 MT 4904 474 LS
4904 474 MT 4904 554 LS
4904 554 MT 5103 554 LS
5103 554 MT 5103 474 LS
5103 474 MT 5302 474 LS
5302 474 MT 5302 554 LS
5302 554 MT 5501 554 LS
5501 554 MT 5501 474 LS
5501 474 MT 5700 474 LS
5700 474 MT 5700 554 LS
5700 554 MT 5899 554 LS
5899 554 MT 5899 474 LS
5899 474 MT 6098 474 LS
6098 474 MT 6098 554 LS
6098 554 MT 6297 554 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) 3275 697 WT TSE RSS
3703 588 MT 3717 588 LS
4101 588 MT 4115 588 LS
4499 588 MT 4513 588 LS
4897 588 MT 4911 588 LS
5295 588 MT 5309 588 LS
5693 588 MT 5707 588 LS
6091 588 MT 6105 588 LS
3312 698 MT 6297 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) 3275 841 WT TSE RSS
3703 732 MT 3717 732 LS
4101 732 MT 4115 732 LS
4499 732 MT 4513 732 LS
4897 732 MT 4911 732 LS
5295 732 MT 5309 732 LS
5693 732 MT 5707 732 LS
6091 732 MT 6105 732 LS
3312 842 MT 6297 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) 3275 985 WT TSE RSS
3703 876 MT 3717 876 LS
4101 876 MT 4115 876 LS
4499 876 MT 4513 876 LS
4897 876 MT 4911 876 LS
5295 876 MT 5309 876 LS
5693 876 MT 5707 876 LS
6091 876 MT 6105 876 LS
3312 986 MT 6297 986 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) 3275 1129 WT TSE RSS
3703 1020 MT 3717 1020 LS
4101 1020 MT 4115 1020 LS
4499 1020 MT 4513 1020 LS
4897 1020 MT 4911 1020 LS
5295 1020 MT 5309 1020 LS
5693 1020 MT 5707 1020 LS
6091 1020 MT 6105 1020 LS
3312 1090 MT 6297 1090 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) 3275 1273 WT TSE RSS
3703 1164 MT 3717 1164 LS
4101 1164 MT 4115 1164 LS
4499 1164 MT 4513 1164 LS
4897 1164 MT 4911 1164 LS
5295 1164 MT 5309 1164 LS
5693 1164 MT 5707 1164 LS
6091 1164 MT 6105 1164 LS
3312 1234 MT 6297 1234 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) 3275 1417 WT TSE RSS
3703 1308 MT 3717 1308 LS
4101 1308 MT 4115 1308 LS
4499 1308 MT 4513 1308 LS
4897 1308 MT 4911 1308 LS
5295 1308 MT 5309 1308 LS
5693 1308 MT 5707 1308 LS
6091 1308 MT 6105 1308 LS
3312 1378 MT 6297 1378 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) 3275 1561 WT TSE RSS
3703 1452 MT 3717 1452 LS
4101 1452 MT 4115 1452 LS
4499 1452 MT 4513 1452 LS
4897 1452 MT 4911 1452 LS
5295 1452 MT 5309 1452 LS
5693 1452 MT 5707 1452 LS
6091 1452 MT 6105 1452 LS
3312 1522 MT 6297 1522 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) 3275 1705 WT TSE RSS
3703 1596 MT 3717 1596 LS
4101 1596 MT 4115 1596 LS
4499 1596 MT 4513 1596 LS
4897 1596 MT 4911 1596 LS
5295 1596 MT 5309 1596 LS
5693 1596 MT 5707 1596 LS
6091 1596 MT 6105 1596 LS
3312 1666 MT 6297 1666 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) 3275 1849 WT TSE RSS
3703 1740 MT 3717 1740 LS
4101 1740 MT 4115 1740 LS
4499 1740 MT 4513 1740 LS
4897 1740 MT 4911 1740 LS
5295 1740 MT 5309 1740 LS
5693 1740 MT 5707 1740 LS
6091 1740 MT 6105 1740 LS
3312 1810 MT 6297 1810 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) 3275 1993 WT TSE RSS
3703 1884 MT 3717 1884 LS
4101 1884 MT 4115 1884 LS
4499 1884 MT 4513 1884 LS
4897 1884 MT 4911 1884 LS
5295 1884 MT 5309 1884 LS
5693 1884 MT 5707 1884 LS
6091 1884 MT 6105 1884 LS
3312 1954 MT 6297 1954 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) 3275 2137 WT TSE RSS
3703 2028 MT 3717 2028 LS
4101 2028 MT 4115 2028 LS
4499 2028 MT 4513 2028 LS
4897 2028 MT 4911 2028 LS
5295 2028 MT 5309 2028 LS
5693 2028 MT 5707 2028 LS
6091 2028 MT 6105 2028 LS
3312 2098 MT 6297 2098 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) 3275 2281 WT TSE RSS
3703 2172 MT 3717 2172 LS
4101 2172 MT 4115 2172 LS
4499 2172 MT 4513 2172 LS
4897 2172 MT 4911 2172 LS
5295 2172 MT 5309 2172 LS
5693 2172 MT 5707 2172 LS
6091 2172 MT 6105 2172 LS
3312 2201 MT 3312 2201 LT 6297 2201 LT ST
3312 2282 MT 3312 2282 LT 6297 2282 LT ST
(00000000) 3326 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) 3275 2425 WT TSE RSS
3703 2316 MT 3717 2316 LS
4101 2316 MT 4115 2316 LS
4499 2316 MT 4513 2316 LS
4897 2316 MT 4911 2316 LS
5295 2316 MT 5309 2316 LS
5693 2316 MT 5707 2316 LS
6091 2316 MT 6105 2316 LS
3312 2345 MT 3312 2345 LT 6297 2345 LT ST
3312 2426 MT 3312 2426 LT 6297 2426 LT ST
(00000000) 3326 2386 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) 3275 2569 WT TSE RSS
3703 2460 MT 3717 2460 LS
4101 2460 MT 4115 2460 LS
4499 2460 MT 4513 2460 LS
4897 2460 MT 4911 2460 LS
5295 2460 MT 5309 2460 LS
5693 2460 MT 5707 2460 LS
6091 2460 MT 6105 2460 LS
3312 2489 MT 3312 2489 LT 6297 2489 LT ST
3312 2570 MT 3312 2570 LT 6297 2570 LT ST
(0) 3326 2530 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) 3275 2713 WT TSE RSS
3703 2604 MT 3717 2604 LS
4101 2604 MT 4115 2604 LS
4499 2604 MT 4513 2604 LS
4897 2604 MT 4911 2604 LS
5295 2604 MT 5309 2604 LS
5693 2604 MT 5707 2604 LS
6091 2604 MT 6105 2604 LS
3312 2633 MT 3312 2633 LT 6297 2633 LT ST
3312 2714 MT 3312 2714 LT 6297 2714 LT ST
(0) 3326 2674 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) 3275 2857 WT TSE RSS
3703 2748 MT 3717 2748 LS
4101 2748 MT 4115 2748 LS
4499 2748 MT 4513 2748 LS
4897 2748 MT 4911 2748 LS
5295 2748 MT 5309 2748 LS
5693 2748 MT 5707 2748 LS
6091 2748 MT 6105 2748 LS
3312 2777 MT 3312 2777 LT 6297 2777 LT ST
3312 2858 MT 3312 2858 LT 6297 2858 LT ST
(0) 3326 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) 3275 3001 WT TSE RSS
3703 2892 MT 3717 2892 LS
4101 2892 MT 4115 2892 LS
4499 2892 MT 4513 2892 LS
4897 2892 MT 4911 2892 LS
5295 2892 MT 5309 2892 LS
5693 2892 MT 5707 2892 LS
6091 2892 MT 6105 2892 LS
3312 2921 MT 3312 2921 LT 6297 2921 LT ST
3312 3002 MT 3312 3002 LT 6297 3002 LT ST
(0) 3326 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) 3275 3145 WT TSE RSS
3703 3036 MT 3717 3036 LS
4101 3036 MT 4115 3036 LS
4499 3036 MT 4513 3036 LS
4897 3036 MT 4911 3036 LS
5295 3036 MT 5309 3036 LS
5693 3036 MT 5707 3036 LS
6091 3036 MT 6105 3036 LS
3312 3106 MT 6297 3106 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) 3275 3289 WT TSE RSS
3703 3180 MT 3717 3180 LS
4101 3180 MT 4115 3180 LS
4499 3180 MT 4513 3180 LS
4897 3180 MT 4911 3180 LS
5295 3180 MT 5309 3180 LS
5693 3180 MT 5707 3180 LS
6091 3180 MT 6105 3180 LS
3312 3250 MT 6297 3250 LS
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) 3275 3433 WT TSE RSS
3703 3324 MT 3717 3324 LS
4101 3324 MT 4115 3324 LS
4499 3324 MT 4513 3324 LS
4897 3324 MT 4911 3324 LS
5295 3324 MT 5309 3324 LS
5693 3324 MT 5707 3324 LS
6091 3324 MT 6105 3324 LS
3312 3394 MT 6297 3394 LS
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) 3275 3577 WT TSE RSS
3703 3468 MT 3717 3468 LS
4101 3468 MT 4115 3468 LS
4499 3468 MT 4513 3468 LS
4897 3468 MT 4911 3468 LS
5295 3468 MT 5309 3468 LS
5693 3468 MT 5707 3468 LS
6091 3468 MT 6105 3468 LS
3312 3538 MT 6297 3538 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) 3275 3721 WT TSE RSS
3703 3612 MT 3717 3612 LS
4101 3612 MT 4115 3612 LS
4499 3612 MT 4513 3612 LS
4897 3612 MT 4911 3612 LS
5295 3612 MT 5309 3612 LS
5693 3612 MT 5707 3612 LS
6091 3612 MT 6105 3612 LS
3312 3682 MT 6297 3682 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) 3275 3865 WT TSE RSS
3703 3756 MT 3717 3756 LS
4101 3756 MT 4115 3756 LS
4499 3756 MT 4513 3756 LS
4897 3756 MT 4911 3756 LS
5295 3756 MT 5309 3756 LS
5693 3756 MT 5707 3756 LS
6091 3756 MT 6105 3756 LS
3312 3826 MT 6297 3826 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) 3275 4009 WT TSE RSS
3703 3900 MT 3717 3900 LS
4101 3900 MT 4115 3900 LS
4499 3900 MT 4513 3900 LS
4897 3900 MT 4911 3900 LS
5295 3900 MT 5309 3900 LS
5693 3900 MT 5707 3900 LS
6091 3900 MT 6105 3900 LS
3312 3929 MT 3312 3929 LT 3504 3929 LT 3511 3970 LT ST
3312 4010 MT 3312 4010 LT 3504 4010 LT 3511 3970 LT ST
(3) 3326 3970 WT pop 0 originOffset 37 add RSS
3511 3970 MT 3511 3970 LT 3518 3929 LT 3902 3929 LT 3909 3970 LT ST
3511 3970 MT 3511 3970 LT 3518 4010 LT 3902 4010 LT 3909 3970 LT ST
(4) 3525 3970 WT pop 0 originOffset 37 add RSS
3909 3970 MT 3909 3970 LT 3916 3929 LT 4300 3929 LT 4307 3970 LT ST
3909 3970 MT 3909 3970 LT 3916 4010 LT 4300 4010 LT 4307 3970 LT ST
(5) 3923 3970 WT pop 0 originOffset 37 add RSS
4307 3970 MT 4307 3970 LT 4314 3929 LT 4698 3929 LT 4705 3970 LT ST
4307 3970 MT 4307 3970 LT 4314 4010 LT 4698 4010 LT 4705 3970 LT ST
(6) 4321 3970 WT pop 0 originOffset 37 add RSS
4705 3970 MT 4705 3970 LT 4712 3929 LT 5096 3929 LT 5103 3970 LT ST
4705 3970 MT 4705 3970 LT 4712 4010 LT 5096 4010 LT 5103 3970 LT ST
(7) 4719 3970 WT pop 0 originOffset 37 add RSS
5103 3970 MT 5103 3970 LT 5110 3929 LT 5494 3929 LT 5501 3970 LT ST
5103 3970 MT 5103 3970 LT 5110 4010 LT 5494 4010 LT 5501 3970 LT ST
(0) 5117 3970 WT pop 0 originOffset 37 add RSS
5501 3970 MT 5501 3970 LT 5508 3929 LT 5892 3929 LT 5899 3970 LT ST
5501 3970 MT 5501 3970 LT 5508 4010 LT 5892 4010 LT 5899 3970 LT ST
(1) 5515 3970 WT pop 0 originOffset 37 add RSS
5899 3970 MT 5899 3970 LT 5906 3929 LT 6297 3929 LT ST
5899 3970 MT 5899 3970 LT 5906 4010 LT 6297 4010 LT ST
(2) 5913 3970 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) 3275 4153 WT TSE RSS
3703 4044 MT 3717 4044 LS
4101 4044 MT 4115 4044 LS
4499 4044 MT 4513 4044 LS
4897 4044 MT 4911 4044 LS
5295 4044 MT 5309 4044 LS
5693 4044 MT 5707 4044 LS
6091 4044 MT 6105 4044 LS
3312 4073 MT 3312 4073 LT 3504 4073 LT 3511 4114 LT ST
3312 4154 MT 3312 4154 LT 3504 4154 LT 3511 4114 LT ST
(3) 3326 4114 WT pop 0 originOffset 37 add RSS
3511 4114 MT 3511 4114 LT 3518 4073 LT 3902 4073 LT 3909 4114 LT ST
3511 4114 MT 3511 4114 LT 3518 4154 LT 3902 4154 LT 3909 4114 LT ST
(4) 3525 4114 WT pop 0 originOffset 37 add RSS
3909 4114 MT 3909 4114 LT 3916 4073 LT 4300 4073 LT 4307 4114 LT ST
3909 4114 MT 3909 4114 LT 3916 4154 LT 4300 4154 LT 4307 4114 LT ST
(5) 3923 4114 WT pop 0 originOffset 37 add RSS
4307 4114 MT 4307 4114 LT 4314 4073 LT 4698 4073 LT 4705 4114 LT ST
4307 4114 MT 4307 4114 LT 4314 4154 LT 4698 4154 LT 4705 4114 LT ST
(6) 4321 4114 WT pop 0 originOffset 37 add RSS
4705 4114 MT 4705 4114 LT 4712 4073 LT 5096 4073 LT 5103 4114 LT ST
4705 4114 MT 4705 4114 LT 4712 4154 LT 5096 4154 LT 5103 4114 LT ST
(7) 4719 4114 WT pop 0 originOffset 37 add RSS
5103 4114 MT 5103 4114 LT 5110 4073 LT 5494 4073 LT 5501 4114 LT ST
5103 4114 MT 5103 4114 LT 5110 4154 LT 5494 4154 LT 5501 4114 LT ST
(0) 5117 4114 WT pop 0 originOffset 37 add RSS
5501 4114 MT 5501 4114 LT 5508 4073 LT 5892 4073 LT 5899 4114 LT ST
5501 4114 MT 5501 4114 LT 5508 4154 LT 5892 4154 LT 5899 4114 LT ST
(1) 5515 4114 WT pop 0 originOffset 37 add RSS
5899 4114 MT 5899 4114 LT 5906 4073 LT 6297 4073 LT ST
5899 4114 MT 5899 4114 LT 5906 4154 LT 6297 4154 LT ST
(2) 5913 4114 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) 3275 4297 WT TSE RSS
3703 4188 MT 3717 4188 LS
4101 4188 MT 4115 4188 LS
4499 4188 MT 4513 4188 LS
4897 4188 MT 4911 4188 LS
5295 4188 MT 5309 4188 LS
5693 4188 MT 5707 4188 LS
6091 4188 MT 6105 4188 LS
3312 4258 MT 6297 4258 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) 3275 4441 WT TSE RSS
3703 4332 MT 3717 4332 LS
4101 4332 MT 4115 4332 LS
4499 4332 MT 4513 4332 LS
4897 4332 MT 4911 4332 LS
5295 4332 MT 5309 4332 LS
5693 4332 MT 5707 4332 LS
6091 4332 MT 6105 4332 LS
3312 4402 MT 6297 4402 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:14:01 EDT 2004   Row: 3 Page: 5) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 6 6
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3312 def/REdge 5699 def/LabelWidth 3275 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3312 410 MT 6297 410 LS
3312 554 MT 6297 554 LS
3312 698 MT 6297 698 LS
3312 842 MT 6297 842 LS
% draw timeline
3352 4533 MT 3352 4570 LS
3392 4533 MT 3392 4570 LS
3431 4533 MT 3431 4570 LS
3471 4533 MT 3471 4570 LS
3511 4533 MT 3511 4570 LS
3551 4533 MT 3551 4570 LS
3591 4533 MT 3591 4570 LS
3631 4533 MT 3631 4570 LS
3670 4533 MT 3670 4570 LS
3750 4533 MT 3750 4570 LS
3790 4533 MT 3790 4570 LS
3829 4533 MT 3829 4570 LS
3869 4533 MT 3869 4570 LS
3909 4533 MT 3909 4570 LS
3949 4533 MT 3949 4570 LS
3989 4533 MT 3989 4570 LS
4029 4533 MT 4029 4570 LS
4068 4533 MT 4068 4570 LS
3710 4506 MT 3710 4570 LS
(160) 3710 4649 WT TS RSS
4148 4533 MT 4148 4570 LS
4188 4533 MT 4188 4570 LS
4227 4533 MT 4227 4570 LS
4267 4533 MT 4267 4570 LS
4307 4533 MT 4307 4570 LS
4347 4533 MT 4347 4570 LS
4387 4533 MT 4387 4570 LS
4427 4533 MT 4427 4570 LS
4466 4533 MT 4466 4570 LS
4108 4506 MT 4108 4570 LS
4546 4533 MT 4546 4570 LS
4586 4533 MT 4586 4570 LS
4625 4533 MT 4625 4570 LS
4665 4533 MT 4665 4570 LS
4705 4533 MT 4705 4570 LS
4745 4533 MT 4745 4570 LS
4785 4533 MT 4785 4570 LS
4825 4533 MT 4825 4570 LS
4864 4533 MT 4864 4570 LS
4506 4506 MT 4506 4570 LS
(180) 4506 4649 WT TS RSS
4944 4533 MT 4944 4570 LS
4984 4533 MT 4984 4570 LS
5023 4533 MT 5023 4570 LS
5063 4533 MT 5063 4570 LS
5103 4533 MT 5103 4570 LS
5143 4533 MT 5143 4570 LS
5183 4533 MT 5183 4570 LS
5223 4533 MT 5223 4570 LS
5262 4533 MT 5262 4570 LS
4904 4506 MT 4904 4570 LS
5342 4533 MT 5342 4570 LS
5382 4533 MT 5382 4570 LS
5421 4533 MT 5421 4570 LS
5461 4533 MT 5461 4570 LS
5501 4533 MT 5501 4570 LS
5541 4533 MT 5541 4570 LS
5581 4533 MT 5581 4570 LS
5621 4533 MT 5621 4570 LS
5660 4533 MT 5660 4570 LS
5302 4506 MT 5302 4570 LS
(200) 5302 4649 WT TS RSS
5740 4533 MT 5740 4570 LS
5780 4533 MT 5780 4570 LS
5819 4533 MT 5819 4570 LS
5859 4533 MT 5859 4570 LS
5899 4533 MT 5899 4570 LS
5939 4533 MT 5939 4570 LS
5979 4533 MT 5979 4570 LS
6019 4533 MT 6019 4570 LS
6058 4533 MT 6058 4570 LS
5700 4506 MT 5700 4570 LS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6217 4533 MT 6217 4570 LS
6257 4533 MT 6257 4570 LS
6297 4533 MT 6297 4570 LS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6417 4533 MT 6417 4570 LS
6456 4533 MT 6456 4570 LS
6098 4506 MT 6098 4570 LS
(220) 6098 4649 WT TS RSS
% draw grid
3710 300 MT 3710 4506 LS
4108 300 MT 4108 4506 LS
4506 300 MT 4506 4506 LS
4904 300 MT 4904 4506 LS
5302 300 MT 5302 4506 LS
5700 300 MT 5700 4506 LS
6098 300 MT 6098 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) 3275 409 WT TSE RSS
3703 300 MT 3717 300 LS
4101 300 MT 4115 300 LS
4499 300 MT 4513 300 LS
4897 300 MT 4911 300 LS
5295 300 MT 5309 300 LS
5693 300 MT 5707 300 LS
6091 300 MT 6105 300 LS
3312 410 MT 6297 410 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) 3275 553 WT TSE RSS
3703 444 MT 3717 444 LS
4101 444 MT 4115 444 LS
4499 444 MT 4513 444 LS
4897 444 MT 4911 444 LS
5295 444 MT 5309 444 LS
5693 444 MT 5707 444 LS
6091 444 MT 6105 444 LS
3312 554 MT 6297 554 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) 3275 697 WT TSE RSS
3703 588 MT 3717 588 LS
4101 588 MT 4115 588 LS
4499 588 MT 4513 588 LS
4897 588 MT 4911 588 LS
5295 588 MT 5309 588 LS
5693 588 MT 5707 588 LS
6091 588 MT 6105 588 LS
3312 698 MT 6297 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) 3275 841 WT TSE RSS
3703 732 MT 3717 732 LS
4101 732 MT 4115 732 LS
4499 732 MT 4513 732 LS
4897 732 MT 4911 732 LS
5295 732 MT 5309 732 LS
5693 732 MT 5707 732 LS
6091 732 MT 6105 732 LS
3312 842 MT 6297 842 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:14:01 EDT 2004   Row: 3 Page: 6) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 7 7
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3312 def/REdge 5699 def/LabelWidth 3275 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3312 329 MT 3312 329 LT 6297 329 LT ST
3312 410 MT 3312 410 LT 6297 410 LT ST
(00000020) 3326 370 WT pop 0 originOffset 37 add RSS
3312 554 MT 3312 474 LS
3312 474 MT 3511 474 LS
3511 474 MT 3511 554 LS
3511 554 MT 3710 554 LS
3710 554 MT 3710 474 LS
3710 474 MT 3909 474 LS
3909 474 MT 3909 554 LS
3909 554 MT 4108 554 LS
4108 554 MT 4108 474 LS
4108 474 MT 4307 474 LS
4307 474 MT 4307 554 LS
4307 554 MT 4506 554 LS
4506 554 MT 4506 474 LS
4506 474 MT 4705 474 LS
4705 474 MT 4705 554 LS
4705 554 MT 4904 554 LS
4904 554 MT 4904 474 LS
4904 474 MT 5103 474 LS
5103 474 MT 5103 554 LS
5103 554 MT 5302 554 LS
5302 554 MT 5302 474 LS
5302 474 MT 5501 474 LS
5501 474 MT 5501 554 LS
5501 554 MT 5700 554 LS
5700 554 MT 5700 474 LS
5700 474 MT 5899 474 LS
5899 474 MT 5899 554 LS
5899 554 MT 6098 554 LS
6098 554 MT 6098 474 LS
6098 474 MT 6297 474 LS
3312 698 MT 6297 698 LS
3312 842 MT 6297 842 LS
3312 986 MT 6297 986 LS
3312 1090 MT 6297 1090 LS
3312 1234 MT 6297 1234 LS
3312 1378 MT 6297 1378 LS
3312 1522 MT 6297 1522 LS
3312 1666 MT 6297 1666 LS
3312 1810 MT 6297 1810 LS
3312 1954 MT 6297 1954 LS
3312 2098 MT 6297 2098 LS
3312 2201 MT 3312 2201 LT 6297 2201 LT ST
3312 2282 MT 3312 2282 LT 6297 2282 LT ST
(00000000) 3326 2242 WT pop 0 originOffset 37 add RSS
3312 2345 MT 3312 2345 LT 6297 2345 LT ST
3312 2426 MT 3312 2426 LT 6297 2426 LT ST
(00000000) 3326 2386 WT pop 0 originOffset 37 add RSS
3312 2489 MT 3312 2489 LT 6297 2489 LT ST
3312 2570 MT 3312 2570 LT 6297 2570 LT ST
(0) 3326 2530 WT pop 0 originOffset 37 add RSS
3312 2633 MT 3312 2633 LT 6297 2633 LT ST
3312 2714 MT 3312 2714 LT 6297 2714 LT ST
(0) 3326 2674 WT pop 0 originOffset 37 add RSS
3312 2777 MT 3312 2777 LT 6297 2777 LT ST
3312 2858 MT 3312 2858 LT 6297 2858 LT ST
(0) 3326 2818 WT pop 0 originOffset 37 add RSS
3312 2921 MT 3312 2921 LT 6297 2921 LT ST
3312 3002 MT 3312 3002 LT 6297 3002 LT ST
(0) 3326 2962 WT pop 0 originOffset 37 add RSS
3312 3106 MT 6297 3106 LS
3312 3250 MT 6297 3250 LS
3312 3394 MT 6297 3394 LS
3312 3538 MT 6297 3538 LS
3312 3682 MT 6297 3682 LS
3312 3826 MT 6297 3826 LS
3312 3929 MT 3312 3929 LT 3703 3929 LT 3710 3970 LT ST
3312 4010 MT 3312 4010 LT 3703 4010 LT 3710 3970 LT ST
(3) 3326 3970 WT pop 0 originOffset 37 add RSS
3710 3970 MT 3710 3970 LT 3717 3929 LT 4101 3929 LT 4108 3970 LT ST
3710 3970 MT 3710 3970 LT 3717 4010 LT 4101 4010 LT 4108 3970 LT ST
(4) 3724 3970 WT pop 0 originOffset 37 add RSS
4108 3970 MT 4108 3970 LT 4115 3929 LT 4499 3929 LT 4506 3970 LT ST
4108 3970 MT 4108 3970 LT 4115 4010 LT 4499 4010 LT 4506 3970 LT ST
(5) 4122 3970 WT pop 0 originOffset 37 add RSS
4506 3970 MT 4506 3970 LT 4513 3929 LT 4897 3929 LT 4904 3970 LT ST
4506 3970 MT 4506 3970 LT 4513 4010 LT 4897 4010 LT 4904 3970 LT ST
(6) 4520 3970 WT pop 0 originOffset 37 add RSS
4904 3970 MT 4904 3970 LT 4911 3929 LT 5295 3929 LT 5302 3970 LT ST
4904 3970 MT 4904 3970 LT 4911 4010 LT 5295 4010 LT 5302 3970 LT ST
(7) 4918 3970 WT pop 0 originOffset 37 add RSS
5302 3970 MT 5302 3970 LT 5309 3929 LT 5693 3929 LT 5700 3970 LT ST
5302 3970 MT 5302 3970 LT 5309 4010 LT 5693 4010 LT 5700 3970 LT ST
(0) 5316 3970 WT pop 0 originOffset 37 add RSS
5700 3970 MT 5700 3970 LT 5707 3929 LT 6091 3929 LT 6098 3970 LT ST
5700 3970 MT 5700 3970 LT 5707 4010 LT 6091 4010 LT 6098 3970 LT ST
(1) 5714 3970 WT pop 0 originOffset 37 add RSS
6098 3970 MT 6098 3970 LT 6105 3929 LT 6297 3929 LT ST
6098 3970 MT 6098 3970 LT 6105 4010 LT 6297 4010 LT ST
(2) 6112 3970 WT pop 0 originOffset 37 add RSS
3312 4073 MT 3312 4073 LT 3703 4073 LT 3710 4114 LT ST
3312 4154 MT 3312 4154 LT 3703 4154 LT 3710 4114 LT ST
(3) 3326 4114 WT pop 0 originOffset 37 add RSS
3710 4114 MT 3710 4114 LT 3717 4073 LT 4101 4073 LT 4108 4114 LT ST
3710 4114 MT 3710 4114 LT 3717 4154 LT 4101 4154 LT 4108 4114 LT ST
(4) 3724 4114 WT pop 0 originOffset 37 add RSS
4108 4114 MT 4108 4114 LT 4115 4073 LT 4499 4073 LT 4506 4114 LT ST
4108 4114 MT 4108 4114 LT 4115 4154 LT 4499 4154 LT 4506 4114 LT ST
(5) 4122 4114 WT pop 0 originOffset 37 add RSS
4506 4114 MT 4506 4114 LT 4513 4073 LT 4897 4073 LT 4904 4114 LT ST
4506 4114 MT 4506 4114 LT 4513 4154 LT 4897 4154 LT 4904 4114 LT ST
(6) 4520 4114 WT pop 0 originOffset 37 add RSS
4904 4114 MT 4904 4114 LT 4911 4073 LT 5295 4073 LT 5302 4114 LT ST
4904 4114 MT 4904 4114 LT 4911 4154 LT 5295 4154 LT 5302 4114 LT ST
(7) 4918 4114 WT pop 0 originOffset 37 add RSS
5302 4114 MT 5302 4114 LT 5309 4073 LT 5693 4073 LT 5700 4114 LT ST
5302 4114 MT 5302 4114 LT 5309 4154 LT 5693 4154 LT 5700 4114 LT ST
(0) 5316 4114 WT pop 0 originOffset 37 add RSS
5700 4114 MT 5700 4114 LT 5707 4073 LT 6091 4073 LT 6098 4114 LT ST
5700 4114 MT 5700 4114 LT 5707 4154 LT 6091 4154 LT 6098 4114 LT ST
(1) 5714 4114 WT pop 0 originOffset 37 add RSS
6098 4114 MT 6098 4114 LT 6105 4073 LT 6297 4073 LT ST
6098 4114 MT 6098 4114 LT 6105 4154 LT 6297 4154 LT ST
(2) 6112 4114 WT pop 0 originOffset 37 add RSS
3312 4258 MT 6297 4258 LS
3312 4402 MT 6297 4402 LS
% draw timeline
3351 4533 MT 3351 4570 LS
3391 4533 MT 3391 4570 LS
3431 4533 MT 3431 4570 LS
3470 4533 MT 3470 4570 LS
3551 4533 MT 3551 4570 LS
3591 4533 MT 3591 4570 LS
3630 4533 MT 3630 4570 LS
3670 4533 MT 3670 4570 LS
3710 4533 MT 3710 4570 LS
3750 4533 MT 3750 4570 LS
3790 4533 MT 3790 4570 LS
3830 4533 MT 3830 4570 LS
3869 4533 MT 3869 4570 LS
3511 4506 MT 3511 4570 LS
3949 4533 MT 3949 4570 LS
3989 4533 MT 3989 4570 LS
4028 4533 MT 4028 4570 LS
4068 4533 MT 4068 4570 LS
4108 4533 MT 4108 4570 LS
4148 4533 MT 4148 4570 LS
4188 4533 MT 4188 4570 LS
4228 4533 MT 4228 4570 LS
4267 4533 MT 4267 4570 LS
3909 4506 MT 3909 4570 LS
(240) 3909 4649 WT TS RSS
4347 4533 MT 4347 4570 LS
4387 4533 MT 4387 4570 LS
4426 4533 MT 4426 4570 LS
4466 4533 MT 4466 4570 LS
4506 4533 MT 4506 4570 LS
4546 4533 MT 4546 4570 LS
4586 4533 MT 4586 4570 LS
4626 4533 MT 4626 4570 LS
4665 4533 MT 4665 4570 LS
4307 4506 MT 4307 4570 LS
4745 4533 MT 4745 4570 LS
4785 4533 MT 4785 4570 LS
4824 4533 MT 4824 4570 LS
4864 4533 MT 4864 4570 LS
4904 4533 MT 4904 4570 LS
4944 4533 MT 4944 4570 LS
4984 4533 MT 4984 4570 LS
5024 4533 MT 5024 4570 LS
5063 4533 MT 5063 4570 LS
4705 4506 MT 4705 4570 LS
(260) 4705 4649 WT TS RSS
5143 4533 MT 5143 4570 LS
5183 4533 MT 5183 4570 LS
5222 4533 MT 5222 4570 LS
5262 4533 MT 5262 4570 LS
5302 4533 MT 5302 4570 LS
5342 4533 MT 5342 4570 LS
5382 4533 MT 5382 4570 LS
5422 4533 MT 5422 4570 LS
5461 4533 MT 5461 4570 LS
5103 4506 MT 5103 4570 LS
5541 4533 MT 5541 4570 LS
5581 4533 MT 5581 4570 LS
5620 4533 MT 5620 4570 LS
5660 4533 MT 5660 4570 LS
5700 4533 MT 5700 4570 LS
5740 4533 MT 5740 4570 LS
5780 4533 MT 5780 4570 LS
5820 4533 MT 5820 4570 LS
5859 4533 MT 5859 4570 LS
5501 4506 MT 5501 4570 LS
(280) 5501 4649 WT TS RSS
5939 4533 MT 5939 4570 LS
5979 4533 MT 5979 4570 LS
6018 4533 MT 6018 4570 LS
6058 4533 MT 6058 4570 LS
6098 4533 MT 6098 4570 LS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6257 4533 MT 6257 4570 LS
5899 4506 MT 5899 4570 LS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6416 4533 MT 6416 4570 LS
6456 4533 MT 6456 4570 LS
6496 4533 MT 6496 4570 LS
6536 4533 MT 6536 4570 LS
6576 4533 MT 6576 4570 LS
6616 4533 MT 6616 4570 LS
6655 4533 MT 6655 4570 LS
6297 4506 MT 6297 4570 LS
(300) 6297 4649 WT TS RSS
% draw grid
3511 300 MT 3511 4506 LS
3909 300 MT 3909 4506 LS
4307 300 MT 4307 4506 LS
4705 300 MT 4705 4506 LS
5103 300 MT 5103 4506 LS
5501 300 MT 5501 4506 LS
5899 300 MT 5899 4506 LS
6297 300 MT 6297 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) 3275 409 WT TSE RSS
3504 300 MT 3518 300 LS
3902 300 MT 3916 300 LS
4300 300 MT 4314 300 LS
4698 300 MT 4712 300 LS
5096 300 MT 5110 300 LS
5494 300 MT 5508 300 LS
5892 300 MT 5906 300 LS
6290 300 MT 6304 300 LS
3312 329 MT 3312 329 LT 6297 329 LT ST
3312 410 MT 3312 410 LT 6297 410 LT ST
(00000020) 3326 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) 3275 553 WT TSE RSS
3504 444 MT 3518 444 LS
3902 444 MT 3916 444 LS
4300 444 MT 4314 444 LS
4698 444 MT 4712 444 LS
5096 444 MT 5110 444 LS
5494 444 MT 5508 444 LS
5892 444 MT 5906 444 LS
6290 444 MT 6304 444 LS
3312 554 MT 3312 474 LS
3312 474 MT 3511 474 LS
3511 474 MT 3511 554 LS
3511 554 MT 3710 554 LS
3710 554 MT 3710 474 LS
3710 474 MT 3909 474 LS
3909 474 MT 3909 554 LS
3909 554 MT 4108 554 LS
4108 554 MT 4108 474 LS
4108 474 MT 4307 474 LS
4307 474 MT 4307 554 LS
4307 554 MT 4506 554 LS
4506 554 MT 4506 474 LS
4506 474 MT 4705 474 LS
4705 474 MT 4705 554 LS
4705 554 MT 4904 554 LS
4904 554 MT 4904 474 LS
4904 474 MT 5103 474 LS
5103 474 MT 5103 554 LS
5103 554 MT 5302 554 LS
5302 554 MT 5302 474 LS
5302 474 MT 5501 474 LS
5501 474 MT 5501 554 LS
5501 554 MT 5700 554 LS
5700 554 MT 5700 474 LS
5700 474 MT 5899 474 LS
5899 474 MT 5899 554 LS
5899 554 MT 6098 554 LS
6098 554 MT 6098 474 LS
6098 474 MT 6297 474 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) 3275 697 WT TSE RSS
3504 588 MT 3518 588 LS
3902 588 MT 3916 588 LS
4300 588 MT 4314 588 LS
4698 588 MT 4712 588 LS
5096 588 MT 5110 588 LS
5494 588 MT 5508 588 LS
5892 588 MT 5906 588 LS
6290 588 MT 6304 588 LS
3312 698 MT 6297 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) 3275 841 WT TSE RSS
3504 732 MT 3518 732 LS
3902 732 MT 3916 732 LS
4300 732 MT 4314 732 LS
4698 732 MT 4712 732 LS
5096 732 MT 5110 732 LS
5494 732 MT 5508 732 LS
5892 732 MT 5906 732 LS
6290 732 MT 6304 732 LS
3312 842 MT 6297 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) 3275 985 WT TSE RSS
3504 876 MT 3518 876 LS
3902 876 MT 3916 876 LS
4300 876 MT 4314 876 LS
4698 876 MT 4712 876 LS
5096 876 MT 5110 876 LS
5494 876 MT 5508 876 LS
5892 876 MT 5906 876 LS
6290 876 MT 6304 876 LS
3312 986 MT 6297 986 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) 3275 1129 WT TSE RSS
3504 1020 MT 3518 1020 LS
3902 1020 MT 3916 1020 LS
4300 1020 MT 4314 1020 LS
4698 1020 MT 4712 1020 LS
5096 1020 MT 5110 1020 LS
5494 1020 MT 5508 1020 LS
5892 1020 MT 5906 1020 LS
6290 1020 MT 6304 1020 LS
3312 1090 MT 6297 1090 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) 3275 1273 WT TSE RSS
3504 1164 MT 3518 1164 LS
3902 1164 MT 3916 1164 LS
4300 1164 MT 4314 1164 LS
4698 1164 MT 4712 1164 LS
5096 1164 MT 5110 1164 LS
5494 1164 MT 5508 1164 LS
5892 1164 MT 5906 1164 LS
6290 1164 MT 6304 1164 LS
3312 1234 MT 6297 1234 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) 3275 1417 WT TSE RSS
3504 1308 MT 3518 1308 LS
3902 1308 MT 3916 1308 LS
4300 1308 MT 4314 1308 LS
4698 1308 MT 4712 1308 LS
5096 1308 MT 5110 1308 LS
5494 1308 MT 5508 1308 LS
5892 1308 MT 5906 1308 LS
6290 1308 MT 6304 1308 LS
3312 1378 MT 6297 1378 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) 3275 1561 WT TSE RSS
3504 1452 MT 3518 1452 LS
3902 1452 MT 3916 1452 LS
4300 1452 MT 4314 1452 LS
4698 1452 MT 4712 1452 LS
5096 1452 MT 5110 1452 LS
5494 1452 MT 5508 1452 LS
5892 1452 MT 5906 1452 LS
6290 1452 MT 6304 1452 LS
3312 1522 MT 6297 1522 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) 3275 1705 WT TSE RSS
3504 1596 MT 3518 1596 LS
3902 1596 MT 3916 1596 LS
4300 1596 MT 4314 1596 LS
4698 1596 MT 4712 1596 LS
5096 1596 MT 5110 1596 LS
5494 1596 MT 5508 1596 LS
5892 1596 MT 5906 1596 LS
6290 1596 MT 6304 1596 LS
3312 1666 MT 6297 1666 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) 3275 1849 WT TSE RSS
3504 1740 MT 3518 1740 LS
3902 1740 MT 3916 1740 LS
4300 1740 MT 4314 1740 LS
4698 1740 MT 4712 1740 LS
5096 1740 MT 5110 1740 LS
5494 1740 MT 5508 1740 LS
5892 1740 MT 5906 1740 LS
6290 1740 MT 6304 1740 LS
3312 1810 MT 6297 1810 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) 3275 1993 WT TSE RSS
3504 1884 MT 3518 1884 LS
3902 1884 MT 3916 1884 LS
4300 1884 MT 4314 1884 LS
4698 1884 MT 4712 1884 LS
5096 1884 MT 5110 1884 LS
5494 1884 MT 5508 1884 LS
5892 1884 MT 5906 1884 LS
6290 1884 MT 6304 1884 LS
3312 1954 MT 6297 1954 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) 3275 2137 WT TSE RSS
3504 2028 MT 3518 2028 LS
3902 2028 MT 3916 2028 LS
4300 2028 MT 4314 2028 LS
4698 2028 MT 4712 2028 LS
5096 2028 MT 5110 2028 LS
5494 2028 MT 5508 2028 LS
5892 2028 MT 5906 2028 LS
6290 2028 MT 6304 2028 LS
3312 2098 MT 6297 2098 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) 3275 2281 WT TSE RSS
3504 2172 MT 3518 2172 LS
3902 2172 MT 3916 2172 LS
4300 2172 MT 4314 2172 LS
4698 2172 MT 4712 2172 LS
5096 2172 MT 5110 2172 LS
5494 2172 MT 5508 2172 LS
5892 2172 MT 5906 2172 LS
6290 2172 MT 6304 2172 LS
3312 2201 MT 3312 2201 LT 6297 2201 LT ST
3312 2282 MT 3312 2282 LT 6297 2282 LT ST
(00000000) 3326 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) 3275 2425 WT TSE RSS
3504 2316 MT 3518 2316 LS
3902 2316 MT 3916 2316 LS
4300 2316 MT 4314 2316 LS
4698 2316 MT 4712 2316 LS
5096 2316 MT 5110 2316 LS
5494 2316 MT 5508 2316 LS
5892 2316 MT 5906 2316 LS
6290 2316 MT 6304 2316 LS
3312 2345 MT 3312 2345 LT 6297 2345 LT ST
3312 2426 MT 3312 2426 LT 6297 2426 LT ST
(00000000) 3326 2386 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) 3275 2569 WT TSE RSS
3504 2460 MT 3518 2460 LS
3902 2460 MT 3916 2460 LS
4300 2460 MT 4314 2460 LS
4698 2460 MT 4712 2460 LS
5096 2460 MT 5110 2460 LS
5494 2460 MT 5508 2460 LS
5892 2460 MT 5906 2460 LS
6290 2460 MT 6304 2460 LS
3312 2489 MT 3312 2489 LT 6297 2489 LT ST
3312 2570 MT 3312 2570 LT 6297 2570 LT ST
(0) 3326 2530 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) 3275 2713 WT TSE RSS
3504 2604 MT 3518 2604 LS
3902 2604 MT 3916 2604 LS
4300 2604 MT 4314 2604 LS
4698 2604 MT 4712 2604 LS
5096 2604 MT 5110 2604 LS
5494 2604 MT 5508 2604 LS
5892 2604 MT 5906 2604 LS
6290 2604 MT 6304 2604 LS
3312 2633 MT 3312 2633 LT 6297 2633 LT ST
3312 2714 MT 3312 2714 LT 6297 2714 LT ST
(0) 3326 2674 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) 3275 2857 WT TSE RSS
3504 2748 MT 3518 2748 LS
3902 2748 MT 3916 2748 LS
4300 2748 MT 4314 2748 LS
4698 2748 MT 4712 2748 LS
5096 2748 MT 5110 2748 LS
5494 2748 MT 5508 2748 LS
5892 2748 MT 5906 2748 LS
6290 2748 MT 6304 2748 LS
3312 2777 MT 3312 2777 LT 6297 2777 LT ST
3312 2858 MT 3312 2858 LT 6297 2858 LT ST
(0) 3326 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) 3275 3001 WT TSE RSS
3504 2892 MT 3518 2892 LS
3902 2892 MT 3916 2892 LS
4300 2892 MT 4314 2892 LS
4698 2892 MT 4712 2892 LS
5096 2892 MT 5110 2892 LS
5494 2892 MT 5508 2892 LS
5892 2892 MT 5906 2892 LS
6290 2892 MT 6304 2892 LS
3312 2921 MT 3312 2921 LT 6297 2921 LT ST
3312 3002 MT 3312 3002 LT 6297 3002 LT ST
(0) 3326 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) 3275 3145 WT TSE RSS
3504 3036 MT 3518 3036 LS
3902 3036 MT 3916 3036 LS
4300 3036 MT 4314 3036 LS
4698 3036 MT 4712 3036 LS
5096 3036 MT 5110 3036 LS
5494 3036 MT 5508 3036 LS
5892 3036 MT 5906 3036 LS
6290 3036 MT 6304 3036 LS
3312 3106 MT 6297 3106 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) 3275 3289 WT TSE RSS
3504 3180 MT 3518 3180 LS
3902 3180 MT 3916 3180 LS
4300 3180 MT 4314 3180 LS
4698 3180 MT 4712 3180 LS
5096 3180 MT 5110 3180 LS
5494 3180 MT 5508 3180 LS
5892 3180 MT 5906 3180 LS
6290 3180 MT 6304 3180 LS
3312 3250 MT 6297 3250 LS
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) 3275 3433 WT TSE RSS
3504 3324 MT 3518 3324 LS
3902 3324 MT 3916 3324 LS
4300 3324 MT 4314 3324 LS
4698 3324 MT 4712 3324 LS
5096 3324 MT 5110 3324 LS
5494 3324 MT 5508 3324 LS
5892 3324 MT 5906 3324 LS
6290 3324 MT 6304 3324 LS
3312 3394 MT 6297 3394 LS
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) 3275 3577 WT TSE RSS
3504 3468 MT 3518 3468 LS
3902 3468 MT 3916 3468 LS
4300 3468 MT 4314 3468 LS
4698 3468 MT 4712 3468 LS
5096 3468 MT 5110 3468 LS
5494 3468 MT 5508 3468 LS
5892 3468 MT 5906 3468 LS
6290 3468 MT 6304 3468 LS
3312 3538 MT 6297 3538 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) 3275 3721 WT TSE RSS
3504 3612 MT 3518 3612 LS
3902 3612 MT 3916 3612 LS
4300 3612 MT 4314 3612 LS
4698 3612 MT 4712 3612 LS
5096 3612 MT 5110 3612 LS
5494 3612 MT 5508 3612 LS
5892 3612 MT 5906 3612 LS
6290 3612 MT 6304 3612 LS
3312 3682 MT 6297 3682 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) 3275 3865 WT TSE RSS
3504 3756 MT 3518 3756 LS
3902 3756 MT 3916 3756 LS
4300 3756 MT 4314 3756 LS
4698 3756 MT 4712 3756 LS
5096 3756 MT 5110 3756 LS
5494 3756 MT 5508 3756 LS
5892 3756 MT 5906 3756 LS
6290 3756 MT 6304 3756 LS
3312 3826 MT 6297 3826 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) 3275 4009 WT TSE RSS
3504 3900 MT 3518 3900 LS
3902 3900 MT 3916 3900 LS
4300 3900 MT 4314 3900 LS
4698 3900 MT 4712 3900 LS
5096 3900 MT 5110 3900 LS
5494 3900 MT 5508 3900 LS
5892 3900 MT 5906 3900 LS
6290 3900 MT 6304 3900 LS
3312 3929 MT 3312 3929 LT 3703 3929 LT 3710 3970 LT ST
3312 4010 MT 3312 4010 LT 3703 4010 LT 3710 3970 LT ST
(3) 3326 3970 WT pop 0 originOffset 37 add RSS
3710 3970 MT 3710 3970 LT 3717 3929 LT 4101 3929 LT 4108 3970 LT ST
3710 3970 MT 3710 3970 LT 3717 4010 LT 4101 4010 LT 4108 3970 LT ST
(4) 3724 3970 WT pop 0 originOffset 37 add RSS
4108 3970 MT 4108 3970 LT 4115 3929 LT 4499 3929 LT 4506 3970 LT ST
4108 3970 MT 4108 3970 LT 4115 4010 LT 4499 4010 LT 4506 3970 LT ST
(5) 4122 3970 WT pop 0 originOffset 37 add RSS
4506 3970 MT 4506 3970 LT 4513 3929 LT 4897 3929 LT 4904 3970 LT ST
4506 3970 MT 4506 3970 LT 4513 4010 LT 4897 4010 LT 4904 3970 LT ST
(6) 4520 3970 WT pop 0 originOffset 37 add RSS
4904 3970 MT 4904 3970 LT 4911 3929 LT 5295 3929 LT 5302 3970 LT ST
4904 3970 MT 4904 3970 LT 4911 4010 LT 5295 4010 LT 5302 3970 LT ST
(7) 4918 3970 WT pop 0 originOffset 37 add RSS
5302 3970 MT 5302 3970 LT 5309 3929 LT 5693 3929 LT 5700 3970 LT ST
5302 3970 MT 5302 3970 LT 5309 4010 LT 5693 4010 LT 5700 3970 LT ST
(0) 5316 3970 WT pop 0 originOffset 37 add RSS
5700 3970 MT 5700 3970 LT 5707 3929 LT 6091 3929 LT 6098 3970 LT ST
5700 3970 MT 5700 3970 LT 5707 4010 LT 6091 4010 LT 6098 3970 LT ST
(1) 5714 3970 WT pop 0 originOffset 37 add RSS
6098 3970 MT 6098 3970 LT 6105 3929 LT 6297 3929 LT ST
6098 3970 MT 6098 3970 LT 6105 4010 LT 6297 4010 LT ST
(2) 6112 3970 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) 3275 4153 WT TSE RSS
3504 4044 MT 3518 4044 LS
3902 4044 MT 3916 4044 LS
4300 4044 MT 4314 4044 LS
4698 4044 MT 4712 4044 LS
5096 4044 MT 5110 4044 LS
5494 4044 MT 5508 4044 LS
5892 4044 MT 5906 4044 LS
6290 4044 MT 6304 4044 LS
3312 4073 MT 3312 4073 LT 3703 4073 LT 3710 4114 LT ST
3312 4154 MT 3312 4154 LT 3703 4154 LT 3710 4114 LT ST
(3) 3326 4114 WT pop 0 originOffset 37 add RSS
3710 4114 MT 3710 4114 LT 3717 4073 LT 4101 4073 LT 4108 4114 LT ST
3710 4114 MT 3710 4114 LT 3717 4154 LT 4101 4154 LT 4108 4114 LT ST
(4) 3724 4114 WT pop 0 originOffset 37 add RSS
4108 4114 MT 4108 4114 LT 4115 4073 LT 4499 4073 LT 4506 4114 LT ST
4108 4114 MT 4108 4114 LT 4115 4154 LT 4499 4154 LT 4506 4114 LT ST
(5) 4122 4114 WT pop 0 originOffset 37 add RSS
4506 4114 MT 4506 4114 LT 4513 4073 LT 4897 4073 LT 4904 4114 LT ST
4506 4114 MT 4506 4114 LT 4513 4154 LT 4897 4154 LT 4904 4114 LT ST
(6) 4520 4114 WT pop 0 originOffset 37 add RSS
4904 4114 MT 4904 4114 LT 4911 4073 LT 5295 4073 LT 5302 4114 LT ST
4904 4114 MT 4904 4114 LT 4911 4154 LT 5295 4154 LT 5302 4114 LT ST
(7) 4918 4114 WT pop 0 originOffset 37 add RSS
5302 4114 MT 5302 4114 LT 5309 4073 LT 5693 4073 LT 5700 4114 LT ST
5302 4114 MT 5302 4114 LT 5309 4154 LT 5693 4154 LT 5700 4114 LT ST
(0) 5316 4114 WT pop 0 originOffset 37 add RSS
5700 4114 MT 5700 4114 LT 5707 4073 LT 6091 4073 LT 6098 4114 LT ST
5700 4114 MT 5700 4114 LT 5707 4154 LT 6091 4154 LT 6098 4114 LT ST
(1) 5714 4114 WT pop 0 originOffset 37 add RSS
6098 4114 MT 6098 4114 LT 6105 4073 LT 6297 4073 LT ST
6098 4114 MT 6098 4114 LT 6105 4154 LT 6297 4154 LT ST
(2) 6112 4114 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) 3275 4297 WT TSE RSS
3504 4188 MT 3518 4188 LS
3902 4188 MT 3916 4188 LS
4300 4188 MT 4314 4188 LS
4698 4188 MT 4712 4188 LS
5096 4188 MT 5110 4188 LS
5494 4188 MT 5508 4188 LS
5892 4188 MT 5906 4188 LS
6290 4188 MT 6304 4188 LS
3312 4258 MT 6297 4258 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) 3275 4441 WT TSE RSS
3504 4332 MT 3518 4332 LS
3902 4332 MT 3916 4332 LS
4300 4332 MT 4314 4332 LS
4698 4332 MT 4712 4332 LS
5096 4332 MT 5110 4332 LS
5494 4332 MT 5508 4332 LS
5892 4332 MT 5906 4332 LS
6290 4332 MT 6304 4332 LS
3312 4402 MT 6297 4402 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:14:01 EDT 2004   Row: 4 Page: 7) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 8 8
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3312 def/REdge 5699 def/LabelWidth 3275 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/width) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/rf_datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/ex_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/wb_forw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/simm2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/sel_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_a2) MLW
(...r1200_cpu/or1200_cpu/or1200_operandmuxes/operand_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_b2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_in) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/thread_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/muxed_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3312 410 MT 6297 410 LS
3312 554 MT 6297 554 LS
3312 698 MT 6297 698 LS
3312 842 MT 6297 842 LS
% draw timeline
3351 4533 MT 3351 4570 LS
3391 4533 MT 3391 4570 LS
3431 4533 MT 3431 4570 LS
3470 4533 MT 3470 4570 LS
3551 4533 MT 3551 4570 LS
3591 4533 MT 3591 4570 LS
3630 4533 MT 3630 4570 LS
3670 4533 MT 3670 4570 LS
3710 4533 MT 3710 4570 LS
3750 4533 MT 3750 4570 LS
3790 4533 MT 3790 4570 LS
3830 4533 MT 3830 4570 LS
3869 4533 MT 3869 4570 LS
3511 4506 MT 3511 4570 LS
3949 4533 MT 3949 4570 LS
3989 4533 MT 3989 4570 LS
4028 4533 MT 4028 4570 LS
4068 4533 MT 4068 4570 LS
4108 4533 MT 4108 4570 LS
4148 4533 MT 4148 4570 LS
4188 4533 MT 4188 4570 LS
4228 4533 MT 4228 4570 LS
4267 4533 MT 4267 4570 LS
3909 4506 MT 3909 4570 LS
(240) 3909 4649 WT TS RSS
4347 4533 MT 4347 4570 LS
4387 4533 MT 4387 4570 LS
4426 4533 MT 4426 4570 LS
4466 4533 MT 4466 4570 LS
4506 4533 MT 4506 4570 LS
4546 4533 MT 4546 4570 LS
4586 4533 MT 4586 4570 LS
4626 4533 MT 4626 4570 LS
4665 4533 MT 4665 4570 LS
4307 4506 MT 4307 4570 LS
4745 4533 MT 4745 4570 LS
4785 4533 MT 4785 4570 LS
4824 4533 MT 4824 4570 LS
4864 4533 MT 4864 4570 LS
4904 4533 MT 4904 4570 LS
4944 4533 MT 4944 4570 LS
4984 4533 MT 4984 4570 LS
5024 4533 MT 5024 4570 LS
5063 4533 MT 5063 4570 LS
4705 4506 MT 4705 4570 LS
(260) 4705 4649 WT TS RSS
5143 4533 MT 5143 4570 LS
5183 4533 MT 5183 4570 LS
5222 4533 MT 5222 4570 LS
5262 4533 MT 5262 4570 LS
5302 4533 MT 5302 4570 LS
5342 4533 MT 5342 4570 LS
5382 4533 MT 5382 4570 LS
5422 4533 MT 5422 4570 LS
5461 4533 MT 5461 4570 LS
5103 4506 MT 5103 4570 LS
5541 4533 MT 5541 4570 LS
5581 4533 MT 5581 4570 LS
5620 4533 MT 5620 4570 LS
5660 4533 MT 5660 4570 LS
5700 4533 MT 5700 4570 LS
5740 4533 MT 5740 4570 LS
5780 4533 MT 5780 4570 LS
5820 4533 MT 5820 4570 LS
5859 4533 MT 5859 4570 LS
5501 4506 MT 5501 4570 LS
(280) 5501 4649 WT TS RSS
5939 4533 MT 5939 4570 LS
5979 4533 MT 5979 4570 LS
6018 4533 MT 6018 4570 LS
6058 4533 MT 6058 4570 LS
6098 4533 MT 6098 4570 LS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6257 4533 MT 6257 4570 LS
5899 4506 MT 5899 4570 LS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6416 4533 MT 6416 4570 LS
6456 4533 MT 6456 4570 LS
6496 4533 MT 6496 4570 LS
6536 4533 MT 6536 4570 LS
6576 4533 MT 6576 4570 LS
6616 4533 MT 6616 4570 LS
6655 4533 MT 6655 4570 LS
6297 4506 MT 6297 4570 LS
(300) 6297 4649 WT TS RSS
% draw grid
3511 300 MT 3511 4506 LS
3909 300 MT 3909 4506 LS
4307 300 MT 4307 4506 LS
4705 300 MT 4705 4506 LS
5103 300 MT 5103 4506 LS
5501 300 MT 5501 4506 LS
5899 300 MT 5899 4506 LS
6297 300 MT 6297 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a) 3275 409 WT TSE RSS
3504 300 MT 3518 300 LS
3902 300 MT 3916 300 LS
4300 300 MT 4314 300 LS
4698 300 MT 4712 300 LS
5096 300 MT 5110 300 LS
5494 300 MT 5508 300 LS
5892 300 MT 5906 300 LS
6290 300 MT 6304 300 LS
3312 410 MT 6297 410 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b) 3275 553 WT TSE RSS
3504 444 MT 3518 444 LS
3902 444 MT 3916 444 LS
4300 444 MT 4314 444 LS
4698 444 MT 4712 444 LS
5096 444 MT 5110 444 LS
5494 444 MT 5508 444 LS
5892 444 MT 5906 444 LS
6290 444 MT 6304 444 LS
3312 554 MT 6297 554 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_a2) 3275 697 WT TSE RSS
3504 588 MT 3518 588 LS
3902 588 MT 3916 588 LS
4300 588 MT 4314 588 LS
4698 588 MT 4712 588 LS
5096 588 MT 5110 588 LS
5494 588 MT 5508 588 LS
5892 588 MT 5906 588 LS
6290 588 MT 6304 588 LS
3312 698 MT 6297 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_operandmuxes/saved_b2) 3275 841 WT TSE RSS
3504 732 MT 3518 732 LS
3902 732 MT 3916 732 LS
4300 732 MT 4314 732 LS
4698 732 MT 4712 732 LS
5096 732 MT 5110 732 LS
5494 732 MT 5508 732 LS
5892 732 MT 5906 732 LS
6290 732 MT 6304 732 LS
3312 842 MT 6297 842 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:14:01 EDT 2004   Row: 4 Page: 8) 300 4799 WT TSW RSS
grestore
showpage
%%EOF
