-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

-- DATE "05/30/2023 23:09:51"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	digital_cam_impl1 IS
    PORT (
	clk_50 : IN std_logic;
	btn_resend : IN std_logic;
	led_config_finished : BUFFER std_logic;
	vga_hsync : BUFFER std_logic;
	vga_vsync : BUFFER std_logic;
	vga_r : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_g : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_b : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_blank_N : BUFFER std_logic;
	vga_sync_N : BUFFER std_logic;
	vga_CLK : BUFFER std_logic;
	ov7670_pclk : IN std_logic;
	ov7670_xclk : BUFFER std_logic;
	ov7670_vsync : IN std_logic;
	ov7670_href : IN std_logic;
	ov7670_data : IN std_logic_vector(7 DOWNTO 0);
	ov7670_sioc : BUFFER std_logic;
	ov7670_siod : BUFFER std_logic;
	ov7670_pwdn : BUFFER std_logic;
	ov7670_reset : BUFFER std_logic;
	TD_CLK27 : IN std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_ADCLRCK : BUFFER std_logic;
	AUD_BCLK : BUFFER std_logic;
	AUD_DACLRCK : BUFFER std_logic;
	AUD_DACDAT : BUFFER std_logic;
	AUD_XCK : BUFFER std_logic;
	SW : IN std_logic_vector(17 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	I2C_SCLK : BUFFER std_logic;
	I2C_SDAT : BUFFER std_logic;
	ledOut : BUFFER std_logic_vector(6 DOWNTO 0);
	filterIn : IN std_logic
	);
END digital_cam_impl1;

-- Design Ports Information
-- led_config_finished	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_hsync	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_vsync	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_blank_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_sync_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ov7670_xclk	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_sioc	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_pwdn	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_reset	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SW[0]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ledOut[0]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledOut[1]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledOut[2]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledOut[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledOut[4]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledOut[5]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledOut[6]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_siod	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- filterIn	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_pclk	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_CLK27	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn_resend	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_vsync	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_href	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF digital_cam_impl1 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_50 : std_logic;
SIGNAL ww_btn_resend : std_logic;
SIGNAL ww_led_config_finished : std_logic;
SIGNAL ww_vga_hsync : std_logic;
SIGNAL ww_vga_vsync : std_logic;
SIGNAL ww_vga_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_blank_N : std_logic;
SIGNAL ww_vga_sync_N : std_logic;
SIGNAL ww_vga_CLK : std_logic;
SIGNAL ww_ov7670_pclk : std_logic;
SIGNAL ww_ov7670_xclk : std_logic;
SIGNAL ww_ov7670_vsync : std_logic;
SIGNAL ww_ov7670_href : std_logic;
SIGNAL ww_ov7670_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ov7670_sioc : std_logic;
SIGNAL ww_ov7670_siod : std_logic;
SIGNAL ww_ov7670_pwdn : std_logic;
SIGNAL ww_ov7670_reset : std_logic;
SIGNAL ww_TD_CLK27 : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_ADCLRCK : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_I2C_SDAT : std_logic;
SIGNAL ww_ledOut : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_filterIn : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \ov7670_siod~input_o\ : std_logic;
SIGNAL \AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk_50~input_o\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\ : std_logic;
SIGNAL \btn_resend~input_o\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ : std_logic;
SIGNAL \TD_CLK27~input_o\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \clk_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \CONF1|Add0~61_sumout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \CONF1|LessThan0~2_combout\ : std_logic;
SIGNAL \CONF1|LessThan0~1_combout\ : std_logic;
SIGNAL \CONF1|LessThan0~0_combout\ : std_logic;
SIGNAL \CONF1|LessThan0~4_combout\ : std_logic;
SIGNAL \CONF1|Add0~62\ : std_logic;
SIGNAL \CONF1|Add0~57_sumout\ : std_logic;
SIGNAL \CONF1|Add0~58\ : std_logic;
SIGNAL \CONF1|Add0~9_sumout\ : std_logic;
SIGNAL \CONF1|Add0~10\ : std_logic;
SIGNAL \CONF1|Add0~13_sumout\ : std_logic;
SIGNAL \CONF1|mI2C_CLK_DIV[3]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|Add0~14\ : std_logic;
SIGNAL \CONF1|Add0~17_sumout\ : std_logic;
SIGNAL \CONF1|Add0~18\ : std_logic;
SIGNAL \CONF1|Add0~5_sumout\ : std_logic;
SIGNAL \CONF1|Add0~6\ : std_logic;
SIGNAL \CONF1|Add0~21_sumout\ : std_logic;
SIGNAL \CONF1|Add0~22\ : std_logic;
SIGNAL \CONF1|Add0~25_sumout\ : std_logic;
SIGNAL \CONF1|Add0~26\ : std_logic;
SIGNAL \CONF1|Add0~29_sumout\ : std_logic;
SIGNAL \CONF1|Add0~30\ : std_logic;
SIGNAL \CONF1|Add0~37_sumout\ : std_logic;
SIGNAL \CONF1|Add0~38\ : std_logic;
SIGNAL \CONF1|Add0~33_sumout\ : std_logic;
SIGNAL \CONF1|Add0~34\ : std_logic;
SIGNAL \CONF1|Add0~1_sumout\ : std_logic;
SIGNAL \CONF1|mI2C_CLK_DIV[11]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|Add0~2\ : std_logic;
SIGNAL \CONF1|Add0~49_sumout\ : std_logic;
SIGNAL \CONF1|Add0~50\ : std_logic;
SIGNAL \CONF1|Add0~53_sumout\ : std_logic;
SIGNAL \CONF1|Add0~54\ : std_logic;
SIGNAL \CONF1|Add0~41_sumout\ : std_logic;
SIGNAL \CONF1|Add0~42\ : std_logic;
SIGNAL \CONF1|Add0~45_sumout\ : std_logic;
SIGNAL \CONF1|LessThan0~3_combout\ : std_logic;
SIGNAL \CONF1|mI2C_CTRL_CLK~0_combout\ : std_logic;
SIGNAL \CONF1|mI2C_CTRL_CLK~q\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[0]~7_combout\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[2]~5_combout\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[2]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[3]~4_combout\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[3]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|u0|Mux0~0_combout\ : std_logic;
SIGNAL \CONF1|u0|Add0~2_combout\ : std_logic;
SIGNAL \CONF1|u0|SD_COUNTER[3]~3_combout\ : std_logic;
SIGNAL \CONF1|u0|SD_COUNTER[0]~6_combout\ : std_logic;
SIGNAL \CONF1|u0|Add0~1_combout\ : std_logic;
SIGNAL \CONF1|mI2C_GO~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|u0|SD_COUNTER[4]~2_combout\ : std_logic;
SIGNAL \CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|u0|Selector0~1_combout\ : std_logic;
SIGNAL \CONF1|u0|Selector0~0_combout\ : std_logic;
SIGNAL \CONF1|u0|END~0_combout\ : std_logic;
SIGNAL \CONF1|u0|END~q\ : std_logic;
SIGNAL \CONF1|u0|ACK3~1_combout\ : std_logic;
SIGNAL \CONF1|u0|ACK3~0_combout\ : std_logic;
SIGNAL \CONF1|u0|SD[22]~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ACK3~2_combout\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \CONF1|u0|ACK3~3_combout\ : std_logic;
SIGNAL \CONF1|u0|ACK3~q\ : std_logic;
SIGNAL \CONF1|u0|ACK2~1_combout\ : std_logic;
SIGNAL \CONF1|u0|ACK2~2_combout\ : std_logic;
SIGNAL \CONF1|u0|ACK2~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ACK2~q\ : std_logic;
SIGNAL \CONF1|Selector1~0_combout\ : std_logic;
SIGNAL \CONF1|mSetup_ST.0000~q\ : std_logic;
SIGNAL \CONF1|Selector2~0_combout\ : std_logic;
SIGNAL \CONF1|mSetup_ST.0001~q\ : std_logic;
SIGNAL \CONF1|Selector0~0_combout\ : std_logic;
SIGNAL \CONF1|mI2C_GO~q\ : std_logic;
SIGNAL \CONF1|u0|Add0~0_combout\ : std_logic;
SIGNAL \CONF1|u0|SD_COUNTER[5]~1_combout\ : std_logic;
SIGNAL \CONF1|u0|SD_COUNTER[1]~5_combout\ : std_logic;
SIGNAL \CONF1|u0|SD_COUNTER[4]~0_combout\ : std_logic;
SIGNAL \CONF1|u0|Add0~3_combout\ : std_logic;
SIGNAL \CONF1|u0|SD_COUNTER[2]~4_combout\ : std_logic;
SIGNAL \CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|u0|ACK1~0_combout\ : std_logic;
SIGNAL \CONF1|u0|Selector4~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ACK1~1_combout\ : std_logic;
SIGNAL \CONF1|u0|ACK1~q\ : std_logic;
SIGNAL \CONF1|mSetup_ST~12_combout\ : std_logic;
SIGNAL \CONF1|mSetup_ST.0010~q\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[3]~1_combout\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[4]~3_combout\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[4]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[5]~2_combout\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[5]~0_combout\ : std_logic;
SIGNAL \CONF1|LUT_INDEX[1]~6_combout\ : std_logic;
SIGNAL \CONF1|LessThan1~0_combout\ : std_logic;
SIGNAL \CONF1|o_I2C_END~0_combout\ : std_logic;
SIGNAL \CONF1|o_I2C_END~q\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\ : std_logic;
SIGNAL \SY1|Add1~29_sumout\ : std_logic;
SIGNAL \SY1|LessThan1~0_combout\ : std_logic;
SIGNAL \SY1|LessThan1~1_combout\ : std_logic;
SIGNAL \SY1|Add1~30\ : std_logic;
SIGNAL \SY1|Add1~21_sumout\ : std_logic;
SIGNAL \SY1|Add1~22\ : std_logic;
SIGNAL \SY1|Add1~13_sumout\ : std_logic;
SIGNAL \SY1|Add1~14\ : std_logic;
SIGNAL \SY1|Add1~33_sumout\ : std_logic;
SIGNAL \SY1|Add1~34\ : std_logic;
SIGNAL \SY1|Add1~25_sumout\ : std_logic;
SIGNAL \SY1|Add1~26\ : std_logic;
SIGNAL \SY1|Add1~17_sumout\ : std_logic;
SIGNAL \SY1|Add1~18\ : std_logic;
SIGNAL \SY1|Add1~9_sumout\ : std_logic;
SIGNAL \SY1|Add1~10\ : std_logic;
SIGNAL \SY1|Add1~5_sumout\ : std_logic;
SIGNAL \SY1|Add1~6\ : std_logic;
SIGNAL \SY1|Add1~1_sumout\ : std_logic;
SIGNAL \SY1|LRCK_1X~0_combout\ : std_logic;
SIGNAL \SY1|LRCK_1X~feeder_combout\ : std_logic;
SIGNAL \SY1|LRCK_1X~q\ : std_logic;
SIGNAL \CONF1|u0|Mux0~1_combout\ : std_logic;
SIGNAL \CONF1|LessThan2~0_combout\ : std_logic;
SIGNAL \CONF1|mI2C_DATA[22]~0_combout\ : std_logic;
SIGNAL \CONF1|u0|SD[22]~1_combout\ : std_logic;
SIGNAL \CONF1|u0|Mux0~2_combout\ : std_logic;
SIGNAL \CONF1|Ram0~15_combout\ : std_logic;
SIGNAL \CONF1|mI2C_DATA[22]~1_combout\ : std_logic;
SIGNAL \CONF1|Ram0~14_combout\ : std_logic;
SIGNAL \CONF1|u0|Mux0~3_combout\ : std_logic;
SIGNAL \CONF1|Ram0~1_combout\ : std_logic;
SIGNAL \CONF1|Ram0~0_combout\ : std_logic;
SIGNAL \CONF1|Ram0~13_combout\ : std_logic;
SIGNAL \CONF1|Ram0~2_combout\ : std_logic;
SIGNAL \CONF1|u0|Mux0~4_combout\ : std_logic;
SIGNAL \CONF1|Ram0~4_combout\ : std_logic;
SIGNAL \CONF1|Ram0~3_combout\ : std_logic;
SIGNAL \CONF1|u0|Mux0~5_combout\ : std_logic;
SIGNAL \CONF1|u0|Mux0~6_combout\ : std_logic;
SIGNAL \CONF1|Ram0~7_combout\ : std_logic;
SIGNAL \CONF1|u0|SD[9]~feeder_combout\ : std_logic;
SIGNAL \CONF1|Ram0~8_combout\ : std_logic;
SIGNAL \CONF1|Ram0~10_combout\ : std_logic;
SIGNAL \CONF1|Ram0~9_combout\ : std_logic;
SIGNAL \CONF1|u0|Mux0~8_combout\ : std_logic;
SIGNAL \CONF1|Ram0~6_combout\ : std_logic;
SIGNAL \CONF1|Ram0~5_combout\ : std_logic;
SIGNAL \CONF1|u0|Mux0~7_combout\ : std_logic;
SIGNAL \CONF1|Ram0~11_combout\ : std_logic;
SIGNAL \CONF1|Ram0~12_combout\ : std_logic;
SIGNAL \CONF1|u0|Mux0~9_combout\ : std_logic;
SIGNAL \CONF1|u0|Mux0~10_combout\ : std_logic;
SIGNAL \CONF1|u0|SDO~0_combout\ : std_logic;
SIGNAL \CONF1|u0|SDO~q\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN7\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \Inst_VGA|Add1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~6\ : std_logic;
SIGNAL \Inst_VGA|Add1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Hcnt[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Hcnt[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~38\ : std_logic;
SIGNAL \Inst_VGA|Add1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~26\ : std_logic;
SIGNAL \Inst_VGA|Add1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~30\ : std_logic;
SIGNAL \Inst_VGA|Add1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~34\ : std_logic;
SIGNAL \Inst_VGA|Add1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~18\ : std_logic;
SIGNAL \Inst_VGA|Add1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~14\ : std_logic;
SIGNAL \Inst_VGA|Add1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~22\ : std_logic;
SIGNAL \Inst_VGA|Add1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~10\ : std_logic;
SIGNAL \Inst_VGA|Add1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|process_1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Hsync~q\ : std_logic;
SIGNAL \Inst_VGA|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~38\ : std_logic;
SIGNAL \Inst_VGA|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~22\ : std_logic;
SIGNAL \Inst_VGA|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~26\ : std_logic;
SIGNAL \Inst_VGA|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~30\ : std_logic;
SIGNAL \Inst_VGA|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~34\ : std_logic;
SIGNAL \Inst_VGA|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~14\ : std_logic;
SIGNAL \Inst_VGA|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~18\ : std_logic;
SIGNAL \Inst_VGA|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Vcnt[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Add0~10\ : std_logic;
SIGNAL \Inst_VGA|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~6\ : std_logic;
SIGNAL \Inst_VGA|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Vsync~q\ : std_logic;
SIGNAL \filterIn~input_o\ : std_logic;
SIGNAL \Inst_VGA|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~1_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~q\ : std_logic;
SIGNAL \ov7670_pclk~input_o\ : std_logic;
SIGNAL \ov7670_pclk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ov7670_vsync~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_vsync~q\ : std_logic;
SIGNAL \ov7670_href~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~30\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~34\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~38\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~41_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~42\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~45_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~46\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~49_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~50\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~53_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~54\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~57_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~58\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~61_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~62\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~65_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~66\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~DUPLICATE_q\ : std_logic;
SIGNAL \ov7670_data[7]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~30\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~34\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~38\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~41_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~42\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~45_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~46\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~49_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~50\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~53_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~54\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~57_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~58\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~61_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~62\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~65_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~66\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~26\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~22\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~18\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~14\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~10\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~6\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[0]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[3]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[3]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[3]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|red[3]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|red[3]~17_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val~0_combout\ : std_logic;
SIGNAL \Inst_RGB|Add1~117_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~118\ : std_logic;
SIGNAL \Inst_RGB|Add1~121_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~122\ : std_logic;
SIGNAL \Inst_RGB|Add1~77_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~78\ : std_logic;
SIGNAL \Inst_RGB|Add1~73_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~74\ : std_logic;
SIGNAL \Inst_RGB|Add1~65_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~66\ : std_logic;
SIGNAL \Inst_RGB|Add1~53_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~54\ : std_logic;
SIGNAL \Inst_RGB|Add1~9_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~10\ : std_logic;
SIGNAL \Inst_RGB|Add1~13_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~14\ : std_logic;
SIGNAL \Inst_RGB|Add1~5_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~6\ : std_logic;
SIGNAL \Inst_RGB|Add1~1_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~2\ : std_logic;
SIGNAL \Inst_RGB|Add1~29_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~30\ : std_logic;
SIGNAL \Inst_RGB|Add1~25_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~26\ : std_logic;
SIGNAL \Inst_RGB|Add1~21_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~22\ : std_logic;
SIGNAL \Inst_RGB|Add1~17_sumout\ : std_logic;
SIGNAL \Inst_RGB|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_RGB|Add1~18\ : std_logic;
SIGNAL \Inst_RGB|Add1~41_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~42\ : std_logic;
SIGNAL \Inst_RGB|Add1~37_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~38\ : std_logic;
SIGNAL \Inst_RGB|Add1~33_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~34\ : std_logic;
SIGNAL \Inst_RGB|Add1~49_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~50\ : std_logic;
SIGNAL \Inst_RGB|Add1~101_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~102\ : std_logic;
SIGNAL \Inst_RGB|Add1~105_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~106\ : std_logic;
SIGNAL \Inst_RGB|Add1~109_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~110\ : std_logic;
SIGNAL \Inst_RGB|Add1~113_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~114\ : std_logic;
SIGNAL \Inst_RGB|Add1~125_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~126\ : std_logic;
SIGNAL \Inst_RGB|Add1~61_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~62\ : std_logic;
SIGNAL \Inst_RGB|Add1~69_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~70\ : std_logic;
SIGNAL \Inst_RGB|Add1~57_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~58\ : std_logic;
SIGNAL \Inst_RGB|Add1~97_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~98\ : std_logic;
SIGNAL \Inst_RGB|Add1~45_sumout\ : std_logic;
SIGNAL \Inst_RGB|hCount[15]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|hCount[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_RGB|hCount[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_RGB|Add1~46\ : std_logic;
SIGNAL \Inst_RGB|Add1~81_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~82\ : std_logic;
SIGNAL \Inst_RGB|Add1~85_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~86\ : std_logic;
SIGNAL \Inst_RGB|Add1~89_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add1~90\ : std_logic;
SIGNAL \Inst_RGB|Add1~93_sumout\ : std_logic;
SIGNAL \Inst_RGB|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_RGB|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_RGB|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_RGB|Equal0~6_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~81_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[0]~20_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~82\ : std_logic;
SIGNAL \Inst_RGB|Add2~85_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[1]~21_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~86\ : std_logic;
SIGNAL \Inst_RGB|Add2~89_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[2]~22_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~90\ : std_logic;
SIGNAL \Inst_RGB|Add2~93_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[3]~23_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~94\ : std_logic;
SIGNAL \Inst_RGB|Add2~97_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[0]~24_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~98\ : std_logic;
SIGNAL \Inst_RGB|Add2~101_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add2~102\ : std_logic;
SIGNAL \Inst_RGB|Add2~105_sumout\ : std_logic;
SIGNAL \Inst_RGB|Add2~106\ : std_logic;
SIGNAL \Inst_RGB|Add2~109_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Add2~110\ : std_logic;
SIGNAL \Inst_RGB|Add2~113_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[8]~25_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~114\ : std_logic;
SIGNAL \Inst_RGB|Add2~117_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[9]~26_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~118\ : std_logic;
SIGNAL \Inst_RGB|Add2~121_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[10]~27_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~122\ : std_logic;
SIGNAL \Inst_RGB|Add2~125_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[11]~28_combout\ : std_logic;
SIGNAL \Inst_RGB|Equal1~5_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~126\ : std_logic;
SIGNAL \Inst_RGB|Add2~57_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[12]~14_combout\ : std_logic;
SIGNAL \Inst_RGB|vCount[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Add2~58\ : std_logic;
SIGNAL \Inst_RGB|Add2~61_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[13]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~62\ : std_logic;
SIGNAL \Inst_RGB|Add2~65_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[14]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|vCount[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Add2~66\ : std_logic;
SIGNAL \Inst_RGB|Add2~69_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[15]~17_combout\ : std_logic;
SIGNAL \Inst_RGB|vCount[15]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Add2~70\ : std_logic;
SIGNAL \Inst_RGB|Add2~73_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[16]~18_combout\ : std_logic;
SIGNAL \Inst_RGB|vCount[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Add2~74\ : std_logic;
SIGNAL \Inst_RGB|Add2~77_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[17]~19_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~78\ : std_logic;
SIGNAL \Inst_RGB|Add2~33_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[18]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|vCount[18]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Add2~34\ : std_logic;
SIGNAL \Inst_RGB|Add2~37_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[19]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~38\ : std_logic;
SIGNAL \Inst_RGB|Add2~41_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[20]~10_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~42\ : std_logic;
SIGNAL \Inst_RGB|Add2~45_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[21]~11_combout\ : std_logic;
SIGNAL \Inst_RGB|vCount[21]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Add2~46\ : std_logic;
SIGNAL \Inst_RGB|Add2~49_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[22]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|vCount[22]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Add2~50\ : std_logic;
SIGNAL \Inst_RGB|Add2~53_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[23]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~54\ : std_logic;
SIGNAL \Inst_RGB|Add2~9_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[24]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~10\ : std_logic;
SIGNAL \Inst_RGB|Add2~13_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[25]~3_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~14\ : std_logic;
SIGNAL \Inst_RGB|Add2~17_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[26]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~18\ : std_logic;
SIGNAL \Inst_RGB|Add2~21_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[27]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~22\ : std_logic;
SIGNAL \Inst_RGB|Add2~25_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[28]~6_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~26\ : std_logic;
SIGNAL \Inst_RGB|Add2~29_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[29]~7_combout\ : std_logic;
SIGNAL \Inst_RGB|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_RGB|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_RGB|Equal1~4_combout\ : std_logic;
SIGNAL \Inst_RGB|vCount[30]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|Add2~30\ : std_logic;
SIGNAL \Inst_RGB|Add2~1_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[30]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|Add2~2\ : std_logic;
SIGNAL \Inst_RGB|Add2~5_sumout\ : std_logic;
SIGNAL \Inst_RGB|vCount[31]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_RGB|Equal1~3_combout\ : std_logic;
SIGNAL \Inst_RGB|Equal1~6_combout\ : std_logic;
SIGNAL \ov7670_data[2]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[10]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[3]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[3]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[3]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|green[3]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|green[3]~17_combout\ : std_logic;
SIGNAL \ov7670_data[4]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[3]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[3]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[3]~12_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[3]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|blue[3]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|blue[3]~17_combout\ : std_logic;
SIGNAL \Inst_RGB|countControl~0_combout\ : std_logic;
SIGNAL \Inst_RGB|countControl~q\ : std_logic;
SIGNAL \Inst_RGB|blueOut[0]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[12]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[0]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[0]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[0]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[0]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~1_combout\ : std_logic;
SIGNAL \ov7670_data[5]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[13]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[1]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[1]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[1]~5_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~3_combout\ : std_logic;
SIGNAL \ov7670_data[6]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[2]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[2]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[2]~9_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|red[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[0]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[0]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[0]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~1_combout\ : std_logic;
SIGNAL \ov7670_data[0]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[8]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[1]~5_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[1]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[1]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~3_combout\ : std_logic;
SIGNAL \ov7670_data[1]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[2]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[2]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[2]~9_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|green[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[0]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[0]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[0]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[1]~4_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[1]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[1]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[1]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~3_combout\ : std_logic;
SIGNAL \ov7670_data[3]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[2]~9_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[2]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[2]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|blue[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Nblank~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\ : std_logic;
SIGNAL \SY1|BCK_DIV~0_combout\ : std_logic;
SIGNAL \SY1|BCK_DIV~1_combout\ : std_logic;
SIGNAL \SY1|BCK_DIV[1]~DUPLICATE_q\ : std_logic;
SIGNAL \SY1|BCK_DIV~2_combout\ : std_logic;
SIGNAL \SY1|oAUD_BCK~0_combout\ : std_logic;
SIGNAL \SY1|oAUD_BCK~feeder_combout\ : std_logic;
SIGNAL \SY1|oAUD_BCK~q\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \divid|Add0~81_sumout\ : std_logic;
SIGNAL \divid|counter[0]~0_combout\ : std_logic;
SIGNAL \divid|Add0~82\ : std_logic;
SIGNAL \divid|Add0~109_sumout\ : std_logic;
SIGNAL \divid|counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \divid|Add0~110\ : std_logic;
SIGNAL \divid|Add0~113_sumout\ : std_logic;
SIGNAL \divid|counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \divid|Add0~114\ : std_logic;
SIGNAL \divid|Add0~117_sumout\ : std_logic;
SIGNAL \divid|Add0~118\ : std_logic;
SIGNAL \divid|Add0~121_sumout\ : std_logic;
SIGNAL \divid|Add0~122\ : std_logic;
SIGNAL \divid|Add0~17_sumout\ : std_logic;
SIGNAL \divid|Add0~18\ : std_logic;
SIGNAL \divid|Add0~77_sumout\ : std_logic;
SIGNAL \divid|Add0~78\ : std_logic;
SIGNAL \divid|Add0~21_sumout\ : std_logic;
SIGNAL \divid|Add0~22\ : std_logic;
SIGNAL \divid|Add0~25_sumout\ : std_logic;
SIGNAL \divid|Add0~26\ : std_logic;
SIGNAL \divid|Add0~5_sumout\ : std_logic;
SIGNAL \divid|Add0~6\ : std_logic;
SIGNAL \divid|Add0~29_sumout\ : std_logic;
SIGNAL \divid|Add0~30\ : std_logic;
SIGNAL \divid|Add0~1_sumout\ : std_logic;
SIGNAL \divid|Add0~2\ : std_logic;
SIGNAL \divid|Add0~105_sumout\ : std_logic;
SIGNAL \divid|Add0~106\ : std_logic;
SIGNAL \divid|Add0~125_sumout\ : std_logic;
SIGNAL \divid|Add0~126\ : std_logic;
SIGNAL \divid|Add0~57_sumout\ : std_logic;
SIGNAL \divid|Add0~58\ : std_logic;
SIGNAL \divid|Add0~61_sumout\ : std_logic;
SIGNAL \divid|Add0~62\ : std_logic;
SIGNAL \divid|Add0~85_sumout\ : std_logic;
SIGNAL \divid|Add0~86\ : std_logic;
SIGNAL \divid|Add0~65_sumout\ : std_logic;
SIGNAL \divid|Add0~66\ : std_logic;
SIGNAL \divid|Add0~69_sumout\ : std_logic;
SIGNAL \divid|Add0~70\ : std_logic;
SIGNAL \divid|Add0~73_sumout\ : std_logic;
SIGNAL \divid|Add0~74\ : std_logic;
SIGNAL \divid|Add0~33_sumout\ : std_logic;
SIGNAL \divid|Add0~34\ : std_logic;
SIGNAL \divid|Add0~37_sumout\ : std_logic;
SIGNAL \divid|Add0~38\ : std_logic;
SIGNAL \divid|Add0~41_sumout\ : std_logic;
SIGNAL \divid|Add0~42\ : std_logic;
SIGNAL \divid|Add0~45_sumout\ : std_logic;
SIGNAL \divid|Add0~46\ : std_logic;
SIGNAL \divid|Add0~49_sumout\ : std_logic;
SIGNAL \divid|Add0~50\ : std_logic;
SIGNAL \divid|Add0~9_sumout\ : std_logic;
SIGNAL \divid|Add0~10\ : std_logic;
SIGNAL \divid|Add0~53_sumout\ : std_logic;
SIGNAL \divid|Add0~54\ : std_logic;
SIGNAL \divid|Add0~13_sumout\ : std_logic;
SIGNAL \divid|counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \divid|Equal0~1_combout\ : std_logic;
SIGNAL \divid|counter[13]~DUPLICATE_q\ : std_logic;
SIGNAL \divid|Equal0~5_combout\ : std_logic;
SIGNAL \divid|Add0~14\ : std_logic;
SIGNAL \divid|Add0~101_sumout\ : std_logic;
SIGNAL \divid|Add0~102\ : std_logic;
SIGNAL \divid|Add0~97_sumout\ : std_logic;
SIGNAL \divid|Add0~98\ : std_logic;
SIGNAL \divid|Add0~93_sumout\ : std_logic;
SIGNAL \divid|Add0~94\ : std_logic;
SIGNAL \divid|Add0~89_sumout\ : std_logic;
SIGNAL \divid|Equal0~4_combout\ : std_logic;
SIGNAL \divid|Equal0~3_combout\ : std_logic;
SIGNAL \divid|Equal0~2_combout\ : std_logic;
SIGNAL \divid|counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \divid|Equal0~0_combout\ : std_logic;
SIGNAL \divid|Equal0~6_combout\ : std_logic;
SIGNAL \divid|temp~0_combout\ : std_logic;
SIGNAL \divid|temp~feeder_combout\ : std_logic;
SIGNAL \divid|temp~q\ : std_logic;
SIGNAL \Inst_RGB|ledTemp[6]~0_combout\ : std_logic;
SIGNAL \SY1|Add6~53_sumout\ : std_logic;
SIGNAL \SY1|LessThan2~0_combout\ : std_logic;
SIGNAL \SY1|LessThan2~1_combout\ : std_logic;
SIGNAL \SY1|LessThan2~2_combout\ : std_logic;
SIGNAL \SY1|Add6~54\ : std_logic;
SIGNAL \SY1|Add6~49_sumout\ : std_logic;
SIGNAL \SY1|Add6~50\ : std_logic;
SIGNAL \SY1|Add6~45_sumout\ : std_logic;
SIGNAL \SY1|Add6~46\ : std_logic;
SIGNAL \SY1|Add6~41_sumout\ : std_logic;
SIGNAL \SY1|Add6~42\ : std_logic;
SIGNAL \SY1|Add6~37_sumout\ : std_logic;
SIGNAL \SY1|Add6~38\ : std_logic;
SIGNAL \SY1|Add6~33_sumout\ : std_logic;
SIGNAL \SY1|Add6~34\ : std_logic;
SIGNAL \SY1|Add6~29_sumout\ : std_logic;
SIGNAL \SY1|Add6~30\ : std_logic;
SIGNAL \SY1|Add6~25_sumout\ : std_logic;
SIGNAL \SY1|Add6~26\ : std_logic;
SIGNAL \SY1|Add6~5_sumout\ : std_logic;
SIGNAL \SY1|Add6~6\ : std_logic;
SIGNAL \SY1|Add6~9_sumout\ : std_logic;
SIGNAL \SY1|Add6~10\ : std_logic;
SIGNAL \SY1|Add6~13_sumout\ : std_logic;
SIGNAL \SY1|Add6~14\ : std_logic;
SIGNAL \SY1|Add6~17_sumout\ : std_logic;
SIGNAL \SY1|Add6~18\ : std_logic;
SIGNAL \SY1|Add6~21_sumout\ : std_logic;
SIGNAL \SY1|Add6~22\ : std_logic;
SIGNAL \SY1|Add6~1_sumout\ : std_logic;
SIGNAL \SY1|ramp1_ramp[5]~5_combout\ : std_logic;
SIGNAL \SY1|ramp1_ramp[3]~3_combout\ : std_logic;
SIGNAL \SY1|ramp1_ramp[1]~1_combout\ : std_logic;
SIGNAL \SY1|ramp1_ramp[0]~0_combout\ : std_logic;
SIGNAL \SY1|ramp1_ramp[2]~2_combout\ : std_logic;
SIGNAL \SY1|ramp1_ramp[4]~4_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~12_combout\ : std_logic;
SIGNAL \SY1|SEL_Cont[0]~3_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~13_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~14_combout\ : std_logic;
SIGNAL \SY1|SEL_Cont[1]~0_combout\ : std_logic;
SIGNAL \SY1|SEL_Cont[1]~DUPLICATE_q\ : std_logic;
SIGNAL \SY1|r1|Ram0~11_combout\ : std_logic;
SIGNAL \SY1|Mux0~5_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~8_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~9_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~10_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~7_combout\ : std_logic;
SIGNAL \SY1|Mux0~9_combout\ : std_logic;
SIGNAL \SY1|SEL_Cont[2]~1_combout\ : std_logic;
SIGNAL \SY1|SEL_Cont[2]~feeder_combout\ : std_logic;
SIGNAL \SY1|SEL_Cont[2]~DUPLICATE_q\ : std_logic;
SIGNAL \SY1|r1|Ram0~0_combout\ : std_logic;
SIGNAL \SY1|Mux0~0_combout\ : std_logic;
SIGNAL \SY1|Mux0~1_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~2_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~1_combout\ : std_logic;
SIGNAL \SY1|Mux0~2_combout\ : std_logic;
SIGNAL \SY1|Mux0~3_combout\ : std_logic;
SIGNAL \SY1|SEL_Cont[3]~2_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~4_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~6_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~5_combout\ : std_logic;
SIGNAL \SY1|r1|Ram0~3_combout\ : std_logic;
SIGNAL \SY1|Mux0~13_combout\ : std_logic;
SIGNAL \SY1|Mux0~4_combout\ : std_logic;
SIGNAL \CONF1|u0|Selector1~0_combout\ : std_logic;
SIGNAL \CONF1|u0|SCLK~0_combout\ : std_logic;
SIGNAL \CONF1|u0|SCLK~1_combout\ : std_logic;
SIGNAL \CONF1|u0|SCLK~q\ : std_logic;
SIGNAL \CONF1|u0|I2C_SCLK~0_combout\ : std_logic;
SIGNAL \CONF1|u0|I2C_SCLK~1_combout\ : std_logic;
SIGNAL \SY1|LRCK_1X_DIV\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \FLT1|note\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Address_Generator|val\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CONF1|u0|SD_COUNTER\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Inst_VGA|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \SY1|ramp1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_VGA|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CONF1|mI2C_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_RGB|hCount\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \divid|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_RGB|blueOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_RGB|ledTemp\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \SY1|SEL_Cont\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|d_latch\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|href_last\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SY1|BCK_DIV\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_RGB|vCount\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|latched_d\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CONF1|LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \CONF1|u0|SD\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \CONF1|mI2C_DATA\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_we_reg~q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_Address_Generator|ALT_INV_val\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SY1|ALT_INV_ramp1\ : std_logic_vector(15 DOWNTO 2);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_SDO~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \CONF1|u0|ALT_INV_END~q\ : std_logic;
SIGNAL \CONF1|ALT_INV_mSetup_ST.0010~q\ : std_logic;
SIGNAL \CONF1|ALT_INV_mSetup_ST.0001~q\ : std_logic;
SIGNAL \CONF1|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \CONF1|ALT_INV_LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_d\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_d_latch\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_href~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_href_last\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_vsync~q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_vCount\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_RGB|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Add0~3_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Add0~2_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_SD_COUNTER[4]~0_combout\ : std_logic;
SIGNAL \CONF1|ALT_INV_mI2C_GO~q\ : std_logic;
SIGNAL \CONF1|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \CONF1|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \CONF1|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \CONF1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_SCLK~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_ACK3~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \CONF1|ALT_INV_o_I2C_END~q\ : std_logic;
SIGNAL \SY1|ALT_INV_SEL_Cont[2]~1_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_oAUD_BCK~0_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_BCK_DIV\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \SY1|ALT_INV_LRCK_1X~0_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_activeArea~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_countControl~q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[3]~17_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[3]~17_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[3]~17_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_ledTemp\ : std_logic_vector(6 DOWNTO 6);
SIGNAL \CONF1|u0|ALT_INV_I2C_SCLK~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_SD_COUNTER\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \CONF1|ALT_INV_mI2C_CTRL_CLK~q\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_SCLK~q\ : std_logic;
SIGNAL \SY1|ALT_INV_SEL_Cont\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SY1|r1|ALT_INV_Ram0~14_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~13_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~12_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~11_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~10_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~9_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~8_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~7_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~6_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~5_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~4_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~3_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~2_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~1_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_ramp1_ramp[5]~5_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_ramp1_ramp[4]~4_combout\ : std_logic;
SIGNAL \SY1|r1|ALT_INV_Ram0~0_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_ramp1_ramp[3]~3_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_ramp1_ramp[2]~2_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_ramp1_ramp[1]~1_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_ramp1_ramp[0]~0_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_oAUD_BCK~q\ : std_logic;
SIGNAL \SY1|ALT_INV_LRCK_1X~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|ALT_INV_sys_clk~q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[3]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[3]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[3]~14_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[3]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[2]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[2]~11_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[2]~10_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[2]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[1]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[1]~7_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[1]~6_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[1]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[0]~3_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[0]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[0]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blue[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[3]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[3]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[3]~14_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[3]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[2]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[2]~11_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[2]~10_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[2]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[1]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[1]~7_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[1]~6_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[1]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[0]~3_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[0]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[0]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_green[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[3]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[3]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[3]~14_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[3]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[2]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[2]~11_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[2]~10_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[2]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[1]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[1]~7_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[1]~6_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[1]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[0]~3_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[0]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[0]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_red[0]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_activeArea~q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_blueOut\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Vsync~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_Mux0~13_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \SY1|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \divid|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \CONF1|ALT_INV_mI2C_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \divid|ALT_INV_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_RGB|ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_hCount\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_taken~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \SY1|ALT_INV_LRCK_1X_DIV\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_href_hold~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_href_last[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_vCount[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_vCount[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_vCount[15]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_vCount[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_vCount[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_vCount[22]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_vCount[21]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_vCount[18]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_vCount[30]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|ALT_INV_mI2C_GO~DUPLICATE_q\ : std_logic;
SIGNAL \SY1|ALT_INV_BCK_DIV[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\ : std_logic;
SIGNAL \SY1|ALT_INV_SEL_Cont[2]~DUPLICATE_q\ : std_logic;
SIGNAL \SY1|ALT_INV_SEL_Cont[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Vcnt[9]~DUPLICATE_q\ : std_logic;
SIGNAL \divid|ALT_INV_counter[13]~DUPLICATE_q\ : std_logic;
SIGNAL \divid|ALT_INV_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \divid|ALT_INV_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \divid|ALT_INV_counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \divid|ALT_INV_counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_hCount[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_hCount[15]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_hCount[16]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|ALT_INV_mI2C_CLK_DIV[3]~DUPLICATE_q\ : std_logic;
SIGNAL \CONF1|ALT_INV_mI2C_CLK_DIV[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_we_reg~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Vcnt[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Hcnt[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Hcnt[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_btn_resend~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_filterIn~input_o\ : std_logic;
SIGNAL \ALT_INV_I2C_SDAT~input_o\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_ACK3~2_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_ACK3~1_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_ACK2~2_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_ACK2~1_combout\ : std_logic;
SIGNAL \CONF1|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \divid|ALT_INV_temp~0_combout\ : std_logic;
SIGNAL \divid|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \divid|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \divid|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \divid|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \divid|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \divid|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \divid|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \CONF1|ALT_INV_mI2C_DATA\ : std_logic_vector(9 DOWNTO 9);
SIGNAL \CONF1|u0|ALT_INV_SD[22]~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_ACK1~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \divid|ALT_INV_temp~q\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_SD\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \CONF1|u0|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_ACK3~q\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_ACK2~q\ : std_logic;
SIGNAL \CONF1|u0|ALT_INV_ACK1~q\ : std_logic;
SIGNAL \CONF1|ALT_INV_mSetup_ST.0000~q\ : std_logic;
SIGNAL \CONF1|ALT_INV_LUT_INDEX[3]~1_combout\ : std_logic;
SIGNAL \CONF1|ALT_INV_LUT_INDEX[5]~0_combout\ : std_logic;
SIGNAL \FLT1|ALT_INV_note\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \Inst_ov7670_capture|ALT_INV_href_hold~q\ : std_logic;

BEGIN

ww_clk_50 <= clk_50;
ww_btn_resend <= btn_resend;
led_config_finished <= ww_led_config_finished;
vga_hsync <= ww_vga_hsync;
vga_vsync <= ww_vga_vsync;
vga_r <= ww_vga_r;
vga_g <= ww_vga_g;
vga_b <= ww_vga_b;
vga_blank_N <= ww_vga_blank_N;
vga_sync_N <= ww_vga_sync_N;
vga_CLK <= ww_vga_CLK;
ww_ov7670_pclk <= ov7670_pclk;
ov7670_xclk <= ww_ov7670_xclk;
ww_ov7670_vsync <= ov7670_vsync;
ww_ov7670_href <= ov7670_href;
ww_ov7670_data <= ov7670_data;
ov7670_sioc <= ww_ov7670_sioc;
ov7670_siod <= ww_ov7670_siod;
ov7670_pwdn <= ww_ov7670_pwdn;
ov7670_reset <= ww_ov7670_reset;
ww_TD_CLK27 <= TD_CLK27;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_ADCLRCK <= ww_AUD_ADCLRCK;
AUD_BCLK <= ww_AUD_BCLK;
AUD_DACLRCK <= ww_AUD_DACLRCK;
AUD_DACDAT <= ww_AUD_DACDAT;
AUD_XCK <= ww_AUD_XCK;
ww_SW <= SW;
ww_KEY <= KEY;
I2C_SCLK <= ww_I2C_SCLK;
I2C_SDAT <= ww_I2C_SDAT;
ledOut <= ww_ledOut;
ww_filterIn <= filterIn;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_controller|Inst_ov7670_registers|address\(7) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val[11]~DUPLICATE_q\ & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clk_50~input_o\);

\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN7\ <= \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(7);

\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & 
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\
& \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & 
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);

\Inst_vga_pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & 
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\
& \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & 
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);

\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\PLL1|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & \TD_CLK27~input_o\ & gnd);

\PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\PLL1|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & 
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\Inst_ov7670_capture|ALT_INV_address\(9) <= NOT \Inst_ov7670_capture|address\(9);
\Inst_ov7670_capture|ALT_INV_address\(8) <= NOT \Inst_ov7670_capture|address\(8);
\Inst_ov7670_capture|ALT_INV_address\(7) <= NOT \Inst_ov7670_capture|address\(7);
\Inst_ov7670_capture|ALT_INV_address\(6) <= NOT \Inst_ov7670_capture|address\(6);
\Inst_ov7670_capture|ALT_INV_address\(5) <= NOT \Inst_ov7670_capture|address\(5);
\Inst_ov7670_capture|ALT_INV_address\(4) <= NOT \Inst_ov7670_capture|address\(4);
\Inst_ov7670_capture|ALT_INV_address\(3) <= NOT \Inst_ov7670_capture|address\(3);
\Inst_ov7670_capture|ALT_INV_address\(2) <= NOT \Inst_ov7670_capture|address\(2);
\Inst_ov7670_capture|ALT_INV_address\(1) <= NOT \Inst_ov7670_capture|address\(1);
\Inst_ov7670_capture|ALT_INV_address\(0) <= NOT \Inst_ov7670_capture|address\(0);
\Inst_ov7670_capture|ALT_INV_address\(15) <= NOT \Inst_ov7670_capture|address\(15);
\Inst_ov7670_capture|ALT_INV_address\(14) <= NOT \Inst_ov7670_capture|address\(14);
\Inst_ov7670_capture|ALT_INV_address\(13) <= NOT \Inst_ov7670_capture|address\(13);
\Inst_ov7670_capture|ALT_INV_we_reg~q\ <= NOT \Inst_ov7670_capture|we_reg~q\;
\Inst_ov7670_capture|ALT_INV_address\(16) <= NOT \Inst_ov7670_capture|address\(16);
\Inst_VGA|ALT_INV_Vcnt\(0) <= NOT \Inst_VGA|Vcnt\(0);
\Inst_VGA|ALT_INV_Hcnt\(0) <= NOT \Inst_VGA|Hcnt\(0);
\Inst_VGA|ALT_INV_Hcnt\(3) <= NOT \Inst_VGA|Hcnt\(3);
\Inst_VGA|ALT_INV_Hcnt\(2) <= NOT \Inst_VGA|Hcnt\(2);
\Inst_VGA|ALT_INV_Hcnt\(1) <= NOT \Inst_VGA|Hcnt\(1);
\Inst_Address_Generator|ALT_INV_val\(10) <= NOT \Inst_Address_Generator|val\(10);
\Inst_Address_Generator|ALT_INV_val\(11) <= NOT \Inst_Address_Generator|val\(11);
\Inst_Address_Generator|ALT_INV_val\(12) <= NOT \Inst_Address_Generator|val\(12);
\Inst_Address_Generator|ALT_INV_val\(13) <= NOT \Inst_Address_Generator|val\(13);
\Inst_Address_Generator|ALT_INV_val\(14) <= NOT \Inst_Address_Generator|val\(14);
\Inst_Address_Generator|ALT_INV_val\(15) <= NOT \Inst_Address_Generator|val\(15);
\Inst_VGA|ALT_INV_Vcnt\(4) <= NOT \Inst_VGA|Vcnt\(4);
\Inst_VGA|ALT_INV_Vcnt\(2) <= NOT \Inst_VGA|Vcnt\(2);
\Inst_VGA|ALT_INV_Vcnt\(1) <= NOT \Inst_VGA|Vcnt\(1);
\Inst_VGA|ALT_INV_Hcnt\(6) <= NOT \Inst_VGA|Hcnt\(6);
\Inst_VGA|ALT_INV_Hcnt\(4) <= NOT \Inst_VGA|Hcnt\(4);
\Inst_VGA|ALT_INV_Hcnt\(5) <= NOT \Inst_VGA|Hcnt\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(7) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(6) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(5) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(4) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(3) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(2) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(1) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(0) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(0);
\SY1|ALT_INV_ramp1\(14) <= NOT \SY1|ramp1\(14);
\SY1|ALT_INV_ramp1\(13) <= NOT \SY1|ramp1\(13);
\SY1|ALT_INV_ramp1\(12) <= NOT \SY1|ramp1\(12);
\SY1|ALT_INV_ramp1\(11) <= NOT \SY1|ramp1\(11);
\SY1|ALT_INV_ramp1\(10) <= NOT \SY1|ramp1\(10);
\SY1|ALT_INV_ramp1\(15) <= NOT \SY1|ramp1\(15);
\Inst_VGA|ALT_INV_Vcnt\(6) <= NOT \Inst_VGA|Vcnt\(6);
\Inst_VGA|ALT_INV_Vcnt\(5) <= NOT \Inst_VGA|Vcnt\(5);
\Inst_VGA|ALT_INV_Vcnt\(7) <= NOT \Inst_VGA|Vcnt\(7);
\Inst_VGA|ALT_INV_Vcnt\(8) <= NOT \Inst_VGA|Vcnt\(8);
\Inst_VGA|ALT_INV_Hcnt\(7) <= NOT \Inst_VGA|Hcnt\(7);
\Inst_VGA|ALT_INV_Hcnt\(8) <= NOT \Inst_VGA|Hcnt\(8);
\Inst_VGA|ALT_INV_Hcnt\(9) <= NOT \Inst_VGA|Hcnt\(9);
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\;
\Inst_Address_Generator|ALT_INV_val\(16) <= NOT \Inst_Address_Generator|val\(16);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\;
\Inst_RGB|ALT_INV_Equal0~6_combout\ <= NOT \Inst_RGB|Equal0~6_combout\;
\Inst_RGB|ALT_INV_Equal0~5_combout\ <= NOT \Inst_RGB|Equal0~5_combout\;
\Inst_RGB|ALT_INV_Equal0~4_combout\ <= NOT \Inst_RGB|Equal0~4_combout\;
\Inst_RGB|ALT_INV_Equal0~3_combout\ <= NOT \Inst_RGB|Equal0~3_combout\;
\Inst_RGB|ALT_INV_Equal0~2_combout\ <= NOT \Inst_RGB|Equal0~2_combout\;
\Inst_RGB|ALT_INV_Equal0~1_combout\ <= NOT \Inst_RGB|Equal0~1_combout\;
\Inst_RGB|ALT_INV_Equal0~0_combout\ <= NOT \Inst_RGB|Equal0~0_combout\;
\CONF1|u0|ALT_INV_SDO~q\ <= NOT \CONF1|u0|SDO~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(20) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31);
\CONF1|u0|ALT_INV_END~q\ <= NOT \CONF1|u0|END~q\;
\CONF1|ALT_INV_mSetup_ST.0010~q\ <= NOT \CONF1|mSetup_ST.0010~q\;
\CONF1|ALT_INV_mSetup_ST.0001~q\ <= NOT \CONF1|mSetup_ST.0001~q\;
\CONF1|ALT_INV_LessThan1~0_combout\ <= NOT \CONF1|LessThan1~0_combout\;
\CONF1|ALT_INV_LUT_INDEX\(1) <= NOT \CONF1|LUT_INDEX\(1);
\CONF1|ALT_INV_LUT_INDEX\(2) <= NOT \CONF1|LUT_INDEX\(2);
\CONF1|ALT_INV_LUT_INDEX\(3) <= NOT \CONF1|LUT_INDEX\(3);
\CONF1|ALT_INV_LUT_INDEX\(4) <= NOT \CONF1|LUT_INDEX\(4);
\CONF1|ALT_INV_LUT_INDEX\(5) <= NOT \CONF1|LUT_INDEX\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~5_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(1);
\Inst_ov7670_capture|ALT_INV_latched_d\(4) <= NOT \Inst_ov7670_capture|latched_d\(4);
\Inst_ov7670_capture|ALT_INV_latched_d\(3) <= NOT \Inst_ov7670_capture|latched_d\(3);
\Inst_ov7670_capture|ALT_INV_latched_d\(2) <= NOT \Inst_ov7670_capture|latched_d\(2);
\Inst_ov7670_capture|ALT_INV_latched_d\(1) <= NOT \Inst_ov7670_capture|latched_d\(1);
\Inst_ov7670_capture|ALT_INV_d_latch\(0) <= NOT \Inst_ov7670_capture|d_latch\(0);
\Inst_ov7670_capture|ALT_INV_latched_d\(7) <= NOT \Inst_ov7670_capture|latched_d\(7);
\Inst_ov7670_capture|ALT_INV_d_latch\(5) <= NOT \Inst_ov7670_capture|d_latch\(5);
\Inst_ov7670_capture|ALT_INV_latched_href~q\ <= NOT \Inst_ov7670_capture|latched_href~q\;
\Inst_ov7670_capture|ALT_INV_href_last\(2) <= NOT \Inst_ov7670_capture|href_last\(2);
\Inst_ov7670_capture|ALT_INV_latched_vsync~q\ <= NOT \Inst_ov7670_capture|latched_vsync~q\;
\Inst_RGB|ALT_INV_Equal1~6_combout\ <= NOT \Inst_RGB|Equal1~6_combout\;
\Inst_RGB|ALT_INV_Equal1~5_combout\ <= NOT \Inst_RGB|Equal1~5_combout\;
\Inst_RGB|ALT_INV_vCount\(11) <= NOT \Inst_RGB|vCount\(11);
\Inst_RGB|ALT_INV_vCount\(10) <= NOT \Inst_RGB|vCount\(10);
\Inst_RGB|ALT_INV_vCount\(9) <= NOT \Inst_RGB|vCount\(9);
\Inst_RGB|ALT_INV_vCount\(8) <= NOT \Inst_RGB|vCount\(8);
\Inst_RGB|ALT_INV_vCount\(7) <= NOT \Inst_RGB|vCount\(7);
\Inst_RGB|ALT_INV_vCount\(6) <= NOT \Inst_RGB|vCount\(6);
\Inst_RGB|ALT_INV_Equal1~4_combout\ <= NOT \Inst_RGB|Equal1~4_combout\;
\Inst_RGB|ALT_INV_vCount\(5) <= NOT \Inst_RGB|vCount\(5);
\Inst_RGB|ALT_INV_vCount\(4) <= NOT \Inst_RGB|vCount\(4);
\Inst_RGB|ALT_INV_vCount\(3) <= NOT \Inst_RGB|vCount\(3);
\Inst_RGB|ALT_INV_vCount\(2) <= NOT \Inst_RGB|vCount\(2);
\Inst_RGB|ALT_INV_vCount\(1) <= NOT \Inst_RGB|vCount\(1);
\Inst_RGB|ALT_INV_vCount\(0) <= NOT \Inst_RGB|vCount\(0);
\Inst_RGB|ALT_INV_Equal1~3_combout\ <= NOT \Inst_RGB|Equal1~3_combout\;
\Inst_RGB|ALT_INV_vCount\(17) <= NOT \Inst_RGB|vCount\(17);
\Inst_RGB|ALT_INV_vCount\(16) <= NOT \Inst_RGB|vCount\(16);
\Inst_RGB|ALT_INV_vCount\(15) <= NOT \Inst_RGB|vCount\(15);
\Inst_RGB|ALT_INV_vCount\(14) <= NOT \Inst_RGB|vCount\(14);
\Inst_RGB|ALT_INV_vCount\(13) <= NOT \Inst_RGB|vCount\(13);
\Inst_RGB|ALT_INV_vCount\(12) <= NOT \Inst_RGB|vCount\(12);
\Inst_RGB|ALT_INV_Equal1~2_combout\ <= NOT \Inst_RGB|Equal1~2_combout\;
\Inst_RGB|ALT_INV_vCount\(23) <= NOT \Inst_RGB|vCount\(23);
\Inst_RGB|ALT_INV_vCount\(22) <= NOT \Inst_RGB|vCount\(22);
\Inst_RGB|ALT_INV_vCount\(21) <= NOT \Inst_RGB|vCount\(21);
\Inst_RGB|ALT_INV_vCount\(20) <= NOT \Inst_RGB|vCount\(20);
\Inst_RGB|ALT_INV_vCount\(19) <= NOT \Inst_RGB|vCount\(19);
\Inst_RGB|ALT_INV_vCount\(18) <= NOT \Inst_RGB|vCount\(18);
\Inst_RGB|ALT_INV_Equal1~1_combout\ <= NOT \Inst_RGB|Equal1~1_combout\;
\Inst_RGB|ALT_INV_vCount\(29) <= NOT \Inst_RGB|vCount\(29);
\Inst_RGB|ALT_INV_vCount\(28) <= NOT \Inst_RGB|vCount\(28);
\Inst_RGB|ALT_INV_vCount\(27) <= NOT \Inst_RGB|vCount\(27);
\Inst_RGB|ALT_INV_vCount\(26) <= NOT \Inst_RGB|vCount\(26);
\Inst_RGB|ALT_INV_vCount\(25) <= NOT \Inst_RGB|vCount\(25);
\Inst_RGB|ALT_INV_vCount\(24) <= NOT \Inst_RGB|vCount\(24);
\Inst_RGB|ALT_INV_Equal1~0_combout\ <= NOT \Inst_RGB|Equal1~0_combout\;
\Inst_RGB|ALT_INV_vCount\(31) <= NOT \Inst_RGB|vCount\(31);
\Inst_RGB|ALT_INV_vCount\(30) <= NOT \Inst_RGB|vCount\(30);
\CONF1|u0|ALT_INV_Add0~3_combout\ <= NOT \CONF1|u0|Add0~3_combout\;
\CONF1|u0|ALT_INV_Add0~2_combout\ <= NOT \CONF1|u0|Add0~2_combout\;
\CONF1|u0|ALT_INV_Add0~1_combout\ <= NOT \CONF1|u0|Add0~1_combout\;
\CONF1|u0|ALT_INV_Add0~0_combout\ <= NOT \CONF1|u0|Add0~0_combout\;
\CONF1|u0|ALT_INV_Mux0~0_combout\ <= NOT \CONF1|u0|Mux0~0_combout\;
\CONF1|u0|ALT_INV_SD_COUNTER[4]~0_combout\ <= NOT \CONF1|u0|SD_COUNTER[4]~0_combout\;
\CONF1|ALT_INV_mI2C_GO~q\ <= NOT \CONF1|mI2C_GO~q\;
\CONF1|ALT_INV_LessThan0~3_combout\ <= NOT \CONF1|LessThan0~3_combout\;
\CONF1|ALT_INV_LessThan0~2_combout\ <= NOT \CONF1|LessThan0~2_combout\;
\CONF1|ALT_INV_LessThan0~1_combout\ <= NOT \CONF1|LessThan0~1_combout\;
\CONF1|ALT_INV_LessThan0~0_combout\ <= NOT \CONF1|LessThan0~0_combout\;
\CONF1|u0|ALT_INV_SCLK~0_combout\ <= NOT \CONF1|u0|SCLK~0_combout\;
\CONF1|u0|ALT_INV_ACK3~0_combout\ <= NOT \CONF1|u0|ACK3~0_combout\;
\CONF1|u0|ALT_INV_Selector1~0_combout\ <= NOT \CONF1|u0|Selector1~0_combout\;
\CONF1|ALT_INV_o_I2C_END~q\ <= NOT \CONF1|o_I2C_END~q\;
\SY1|ALT_INV_SEL_Cont[2]~1_combout\ <= NOT \SY1|SEL_Cont[2]~1_combout\;
\SY1|ALT_INV_LessThan2~1_combout\ <= NOT \SY1|LessThan2~1_combout\;
\SY1|ALT_INV_LessThan2~0_combout\ <= NOT \SY1|LessThan2~0_combout\;
\SY1|ALT_INV_oAUD_BCK~0_combout\ <= NOT \SY1|oAUD_BCK~0_combout\;
\SY1|ALT_INV_BCK_DIV\(0) <= NOT \SY1|BCK_DIV\(0);
\SY1|ALT_INV_BCK_DIV\(1) <= NOT \SY1|BCK_DIV\(1);
\SY1|ALT_INV_BCK_DIV\(2) <= NOT \SY1|BCK_DIV\(2);
\SY1|ALT_INV_LRCK_1X~0_combout\ <= NOT \SY1|LRCK_1X~0_combout\;
\SY1|ALT_INV_LessThan1~0_combout\ <= NOT \SY1|LessThan1~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1);
\Inst_ov7670_capture|ALT_INV_d_latch\(4) <= NOT \Inst_ov7670_capture|d_latch\(4);
\Inst_ov7670_capture|ALT_INV_d_latch\(2) <= NOT \Inst_ov7670_capture|d_latch\(2);
\Inst_VGA|ALT_INV_Equal1~2_combout\ <= NOT \Inst_VGA|Equal1~2_combout\;
\Inst_VGA|ALT_INV_Equal1~1_combout\ <= NOT \Inst_VGA|Equal1~1_combout\;
\Inst_VGA|ALT_INV_Equal1~0_combout\ <= NOT \Inst_VGA|Equal1~0_combout\;
\Inst_VGA|ALT_INV_activeArea~0_combout\ <= NOT \Inst_VGA|activeArea~0_combout\;
\Inst_VGA|ALT_INV_LessThan0~0_combout\ <= NOT \Inst_VGA|LessThan0~0_combout\;
\Inst_VGA|ALT_INV_Equal0~1_combout\ <= NOT \Inst_VGA|Equal0~1_combout\;
\Inst_VGA|ALT_INV_Equal0~0_combout\ <= NOT \Inst_VGA|Equal0~0_combout\;
\Inst_Address_Generator|ALT_INV_val~0_combout\ <= NOT \Inst_Address_Generator|val~0_combout\;
\Inst_Address_Generator|ALT_INV_LessThan0~0_combout\ <= NOT \Inst_Address_Generator|LessThan0~0_combout\;
\Inst_RGB|ALT_INV_countControl~q\ <= NOT \Inst_RGB|countControl~q\;
\Inst_RGB|ALT_INV_blue[3]~17_combout\ <= NOT \Inst_RGB|blue[3]~17_combout\;
\Inst_RGB|ALT_INV_green[3]~17_combout\ <= NOT \Inst_RGB|green[3]~17_combout\;
\Inst_RGB|ALT_INV_red[3]~17_combout\ <= NOT \Inst_RGB|red[3]~17_combout\;
\Inst_VGA|ALT_INV_Vcnt\(3) <= NOT \Inst_VGA|Vcnt\(3);
\Inst_RGB|ALT_INV_ledTemp\(6) <= NOT \Inst_RGB|ledTemp\(6);
\CONF1|u0|ALT_INV_I2C_SCLK~0_combout\ <= NOT \CONF1|u0|I2C_SCLK~0_combout\;
\CONF1|u0|ALT_INV_SD_COUNTER\(0) <= NOT \CONF1|u0|SD_COUNTER\(0);
\CONF1|u0|ALT_INV_SD_COUNTER\(1) <= NOT \CONF1|u0|SD_COUNTER\(1);
\CONF1|u0|ALT_INV_SD_COUNTER\(2) <= NOT \CONF1|u0|SD_COUNTER\(2);
\CONF1|u0|ALT_INV_SD_COUNTER\(3) <= NOT \CONF1|u0|SD_COUNTER\(3);
\CONF1|u0|ALT_INV_SD_COUNTER\(4) <= NOT \CONF1|u0|SD_COUNTER\(4);
\CONF1|u0|ALT_INV_SD_COUNTER\(5) <= NOT \CONF1|u0|SD_COUNTER\(5);
\CONF1|ALT_INV_mI2C_CTRL_CLK~q\ <= NOT \CONF1|mI2C_CTRL_CLK~q\;
\CONF1|u0|ALT_INV_SCLK~q\ <= NOT \CONF1|u0|SCLK~q\;
\SY1|ALT_INV_SEL_Cont\(3) <= NOT \SY1|SEL_Cont\(3);
\SY1|ALT_INV_SEL_Cont\(2) <= NOT \SY1|SEL_Cont\(2);
\SY1|r1|ALT_INV_Ram0~14_combout\ <= NOT \SY1|r1|Ram0~14_combout\;
\SY1|r1|ALT_INV_Ram0~13_combout\ <= NOT \SY1|r1|Ram0~13_combout\;
\SY1|r1|ALT_INV_Ram0~12_combout\ <= NOT \SY1|r1|Ram0~12_combout\;
\SY1|r1|ALT_INV_Ram0~11_combout\ <= NOT \SY1|r1|Ram0~11_combout\;
\SY1|r1|ALT_INV_Ram0~10_combout\ <= NOT \SY1|r1|Ram0~10_combout\;
\SY1|r1|ALT_INV_Ram0~9_combout\ <= NOT \SY1|r1|Ram0~9_combout\;
\SY1|r1|ALT_INV_Ram0~8_combout\ <= NOT \SY1|r1|Ram0~8_combout\;
\SY1|r1|ALT_INV_Ram0~7_combout\ <= NOT \SY1|r1|Ram0~7_combout\;
\SY1|r1|ALT_INV_Ram0~6_combout\ <= NOT \SY1|r1|Ram0~6_combout\;
\SY1|r1|ALT_INV_Ram0~5_combout\ <= NOT \SY1|r1|Ram0~5_combout\;
\SY1|r1|ALT_INV_Ram0~4_combout\ <= NOT \SY1|r1|Ram0~4_combout\;
\SY1|r1|ALT_INV_Ram0~3_combout\ <= NOT \SY1|r1|Ram0~3_combout\;
\SY1|ALT_INV_Mux0~3_combout\ <= NOT \SY1|Mux0~3_combout\;
\SY1|ALT_INV_Mux0~2_combout\ <= NOT \SY1|Mux0~2_combout\;
\SY1|r1|ALT_INV_Ram0~2_combout\ <= NOT \SY1|r1|Ram0~2_combout\;
\SY1|r1|ALT_INV_Ram0~1_combout\ <= NOT \SY1|r1|Ram0~1_combout\;
\SY1|ALT_INV_ramp1_ramp[5]~5_combout\ <= NOT \SY1|ramp1_ramp[5]~5_combout\;
\SY1|ALT_INV_Mux0~1_combout\ <= NOT \SY1|Mux0~1_combout\;
\SY1|ALT_INV_Mux0~0_combout\ <= NOT \SY1|Mux0~0_combout\;
\SY1|ALT_INV_ramp1_ramp[4]~4_combout\ <= NOT \SY1|ramp1_ramp[4]~4_combout\;
\SY1|ALT_INV_SEL_Cont\(0) <= NOT \SY1|SEL_Cont\(0);
\SY1|r1|ALT_INV_Ram0~0_combout\ <= NOT \SY1|r1|Ram0~0_combout\;
\SY1|ALT_INV_ramp1_ramp[3]~3_combout\ <= NOT \SY1|ramp1_ramp[3]~3_combout\;
\SY1|ALT_INV_ramp1_ramp[2]~2_combout\ <= NOT \SY1|ramp1_ramp[2]~2_combout\;
\SY1|ALT_INV_ramp1_ramp[1]~1_combout\ <= NOT \SY1|ramp1_ramp[1]~1_combout\;
\SY1|ALT_INV_ramp1_ramp[0]~0_combout\ <= NOT \SY1|ramp1_ramp[0]~0_combout\;
\SY1|ALT_INV_SEL_Cont\(1) <= NOT \SY1|SEL_Cont\(1);
\SY1|ALT_INV_oAUD_BCK~q\ <= NOT \SY1|oAUD_BCK~q\;
\SY1|ALT_INV_LRCK_1X~q\ <= NOT \SY1|LRCK_1X~q\;
\Inst_ov7670_controller|ALT_INV_sys_clk~q\ <= NOT \Inst_ov7670_controller|sys_clk~q\;
\Inst_VGA|ALT_INV_process_2~0_combout\ <= NOT \Inst_VGA|process_2~0_combout\;
\Inst_VGA|ALT_INV_Vcnt\(9) <= NOT \Inst_VGA|Vcnt\(9);
\Inst_RGB|ALT_INV_blue[3]~16_combout\ <= NOT \Inst_RGB|blue[3]~16_combout\;
\Inst_RGB|ALT_INV_blue[3]~15_combout\ <= NOT \Inst_RGB|blue[3]~15_combout\;
\Inst_RGB|ALT_INV_blue[3]~14_combout\ <= NOT \Inst_RGB|blue[3]~14_combout\;
\Inst_RGB|ALT_INV_blue[3]~13_combout\ <= NOT \Inst_RGB|blue[3]~13_combout\;
\Inst_RGB|ALT_INV_blue[3]~12_combout\ <= NOT \Inst_RGB|blue[3]~12_combout\;
\Inst_RGB|ALT_INV_B[2]~4_combout\ <= NOT \Inst_RGB|B[2]~4_combout\;
\Inst_RGB|ALT_INV_blue[2]~11_combout\ <= NOT \Inst_RGB|blue[2]~11_combout\;
\Inst_RGB|ALT_INV_blue[2]~10_combout\ <= NOT \Inst_RGB|blue[2]~10_combout\;
\Inst_RGB|ALT_INV_blue[2]~9_combout\ <= NOT \Inst_RGB|blue[2]~9_combout\;
\Inst_RGB|ALT_INV_blue[2]~8_combout\ <= NOT \Inst_RGB|blue[2]~8_combout\;
\Inst_RGB|ALT_INV_B[1]~2_combout\ <= NOT \Inst_RGB|B[1]~2_combout\;
\Inst_RGB|ALT_INV_blue[1]~7_combout\ <= NOT \Inst_RGB|blue[1]~7_combout\;
\Inst_RGB|ALT_INV_blue[1]~6_combout\ <= NOT \Inst_RGB|blue[1]~6_combout\;
\Inst_RGB|ALT_INV_blue[1]~5_combout\ <= NOT \Inst_RGB|blue[1]~5_combout\;
\Inst_RGB|ALT_INV_blue[1]~4_combout\ <= NOT \Inst_RGB|blue[1]~4_combout\;
\Inst_RGB|ALT_INV_B[0]~0_combout\ <= NOT \Inst_RGB|B[0]~0_combout\;
\Inst_RGB|ALT_INV_blue[0]~3_combout\ <= NOT \Inst_RGB|blue[0]~3_combout\;
\Inst_RGB|ALT_INV_blue[0]~2_combout\ <= NOT \Inst_RGB|blue[0]~2_combout\;
\Inst_RGB|ALT_INV_blue[0]~1_combout\ <= NOT \Inst_RGB|blue[0]~1_combout\;
\Inst_RGB|ALT_INV_blue[0]~0_combout\ <= NOT \Inst_RGB|blue[0]~0_combout\;
\Inst_RGB|ALT_INV_green[3]~16_combout\ <= NOT \Inst_RGB|green[3]~16_combout\;
\Inst_RGB|ALT_INV_green[3]~15_combout\ <= NOT \Inst_RGB|green[3]~15_combout\;
\Inst_RGB|ALT_INV_green[3]~14_combout\ <= NOT \Inst_RGB|green[3]~14_combout\;
\Inst_RGB|ALT_INV_green[3]~13_combout\ <= NOT \Inst_RGB|green[3]~13_combout\;
\Inst_RGB|ALT_INV_green[3]~12_combout\ <= NOT \Inst_RGB|green[3]~12_combout\;
\Inst_RGB|ALT_INV_G[2]~4_combout\ <= NOT \Inst_RGB|G[2]~4_combout\;
\Inst_RGB|ALT_INV_green[2]~11_combout\ <= NOT \Inst_RGB|green[2]~11_combout\;
\Inst_RGB|ALT_INV_green[2]~10_combout\ <= NOT \Inst_RGB|green[2]~10_combout\;
\Inst_RGB|ALT_INV_green[2]~9_combout\ <= NOT \Inst_RGB|green[2]~9_combout\;
\Inst_RGB|ALT_INV_green[2]~8_combout\ <= NOT \Inst_RGB|green[2]~8_combout\;
\Inst_RGB|ALT_INV_G[1]~2_combout\ <= NOT \Inst_RGB|G[1]~2_combout\;
\Inst_RGB|ALT_INV_green[1]~7_combout\ <= NOT \Inst_RGB|green[1]~7_combout\;
\Inst_RGB|ALT_INV_green[1]~6_combout\ <= NOT \Inst_RGB|green[1]~6_combout\;
\Inst_RGB|ALT_INV_green[1]~5_combout\ <= NOT \Inst_RGB|green[1]~5_combout\;
\Inst_RGB|ALT_INV_green[1]~4_combout\ <= NOT \Inst_RGB|green[1]~4_combout\;
\Inst_RGB|ALT_INV_G[0]~0_combout\ <= NOT \Inst_RGB|G[0]~0_combout\;
\Inst_RGB|ALT_INV_green[0]~3_combout\ <= NOT \Inst_RGB|green[0]~3_combout\;
\Inst_RGB|ALT_INV_green[0]~2_combout\ <= NOT \Inst_RGB|green[0]~2_combout\;
\Inst_RGB|ALT_INV_green[0]~1_combout\ <= NOT \Inst_RGB|green[0]~1_combout\;
\Inst_RGB|ALT_INV_green[0]~0_combout\ <= NOT \Inst_RGB|green[0]~0_combout\;
\Inst_RGB|ALT_INV_red[3]~16_combout\ <= NOT \Inst_RGB|red[3]~16_combout\;
\Inst_RGB|ALT_INV_red[3]~15_combout\ <= NOT \Inst_RGB|red[3]~15_combout\;
\Inst_RGB|ALT_INV_red[3]~14_combout\ <= NOT \Inst_RGB|red[3]~14_combout\;
\Inst_RGB|ALT_INV_red[3]~13_combout\ <= NOT \Inst_RGB|red[3]~13_combout\;
\Inst_RGB|ALT_INV_red[3]~12_combout\ <= NOT \Inst_RGB|red[3]~12_combout\;
\Inst_RGB|ALT_INV_R[2]~4_combout\ <= NOT \Inst_RGB|R[2]~4_combout\;
\Inst_RGB|ALT_INV_red[2]~11_combout\ <= NOT \Inst_RGB|red[2]~11_combout\;
\Inst_RGB|ALT_INV_red[2]~10_combout\ <= NOT \Inst_RGB|red[2]~10_combout\;
\Inst_RGB|ALT_INV_red[2]~9_combout\ <= NOT \Inst_RGB|red[2]~9_combout\;
\Inst_RGB|ALT_INV_red[2]~8_combout\ <= NOT \Inst_RGB|red[2]~8_combout\;
\Inst_RGB|ALT_INV_R[1]~2_combout\ <= NOT \Inst_RGB|R[1]~2_combout\;
\Inst_RGB|ALT_INV_red[1]~7_combout\ <= NOT \Inst_RGB|red[1]~7_combout\;
\Inst_RGB|ALT_INV_red[1]~6_combout\ <= NOT \Inst_RGB|red[1]~6_combout\;
\Inst_RGB|ALT_INV_red[1]~5_combout\ <= NOT \Inst_RGB|red[1]~5_combout\;
\Inst_RGB|ALT_INV_red[1]~4_combout\ <= NOT \Inst_RGB|red[1]~4_combout\;
\Inst_RGB|ALT_INV_R[0]~0_combout\ <= NOT \Inst_RGB|R[0]~0_combout\;
\Inst_RGB|ALT_INV_red[0]~3_combout\ <= NOT \Inst_RGB|red[0]~3_combout\;
\Inst_RGB|ALT_INV_red[0]~2_combout\ <= NOT \Inst_RGB|red[0]~2_combout\;
\Inst_RGB|ALT_INV_red[0]~1_combout\ <= NOT \Inst_RGB|red[0]~1_combout\;
\Inst_RGB|ALT_INV_red[0]~0_combout\ <= NOT \Inst_RGB|red[0]~0_combout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1) <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1);
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0) <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0);
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2) <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2);
\Inst_VGA|ALT_INV_activeArea~q\ <= NOT \Inst_VGA|activeArea~q\;
\Inst_RGB|ALT_INV_blueOut\(0) <= NOT \Inst_RGB|blueOut\(0);
\Inst_VGA|ALT_INV_Vsync~q\ <= NOT \Inst_VGA|Vsync~q\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~3_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\;
\SY1|ALT_INV_Mux0~13_combout\ <= NOT \SY1|Mux0~13_combout\;
\SY1|ALT_INV_Mux0~9_combout\ <= NOT \SY1|Mux0~9_combout\;
\SY1|ALT_INV_Mux0~5_combout\ <= NOT \SY1|Mux0~5_combout\;
\divid|ALT_INV_Add0~81_sumout\ <= NOT \divid|Add0~81_sumout\;
\CONF1|ALT_INV_mI2C_CLK_DIV\(0) <= NOT \CONF1|mI2C_CLK_DIV\(0);
\divid|ALT_INV_counter\(13) <= NOT \divid|counter\(13);
\divid|ALT_INV_counter\(4) <= NOT \divid|counter\(4);
\divid|ALT_INV_counter\(3) <= NOT \divid|counter\(3);
\divid|ALT_INV_counter\(2) <= NOT \divid|counter\(2);
\divid|ALT_INV_counter\(1) <= NOT \divid|counter\(1);
\divid|ALT_INV_counter\(12) <= NOT \divid|counter\(12);
\divid|ALT_INV_counter\(28) <= NOT \divid|counter\(28);
\divid|ALT_INV_counter\(29) <= NOT \divid|counter\(29);
\divid|ALT_INV_counter\(30) <= NOT \divid|counter\(30);
\divid|ALT_INV_counter\(31) <= NOT \divid|counter\(31);
\divid|ALT_INV_counter\(16) <= NOT \divid|counter\(16);
\divid|ALT_INV_counter\(6) <= NOT \divid|counter\(6);
\divid|ALT_INV_counter\(19) <= NOT \divid|counter\(19);
\divid|ALT_INV_counter\(18) <= NOT \divid|counter\(18);
\divid|ALT_INV_counter\(17) <= NOT \divid|counter\(17);
\divid|ALT_INV_counter\(15) <= NOT \divid|counter\(15);
\divid|ALT_INV_counter\(14) <= NOT \divid|counter\(14);
\divid|ALT_INV_counter\(26) <= NOT \divid|counter\(26);
\divid|ALT_INV_counter\(24) <= NOT \divid|counter\(24);
\divid|ALT_INV_counter\(23) <= NOT \divid|counter\(23);
\divid|ALT_INV_counter\(22) <= NOT \divid|counter\(22);
\divid|ALT_INV_counter\(21) <= NOT \divid|counter\(21);
\divid|ALT_INV_counter\(20) <= NOT \divid|counter\(20);
\divid|ALT_INV_counter\(10) <= NOT \divid|counter\(10);
\divid|ALT_INV_counter\(8) <= NOT \divid|counter\(8);
\divid|ALT_INV_counter\(7) <= NOT \divid|counter\(7);
\divid|ALT_INV_counter\(5) <= NOT \divid|counter\(5);
\divid|ALT_INV_counter\(27) <= NOT \divid|counter\(27);
\divid|ALT_INV_counter\(25) <= NOT \divid|counter\(25);
\divid|ALT_INV_counter\(9) <= NOT \divid|counter\(9);
\divid|ALT_INV_counter\(11) <= NOT \divid|counter\(11);
\CONF1|ALT_INV_mI2C_CLK_DIV\(1) <= NOT \CONF1|mI2C_CLK_DIV\(1);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\;
\Inst_ov7670_capture|ALT_INV_line\(0) <= NOT \Inst_ov7670_capture|line\(0);
\Inst_RGB|ALT_INV_Add2~125_sumout\ <= NOT \Inst_RGB|Add2~125_sumout\;
\Inst_RGB|ALT_INV_Add2~121_sumout\ <= NOT \Inst_RGB|Add2~121_sumout\;
\Inst_RGB|ALT_INV_Add2~117_sumout\ <= NOT \Inst_RGB|Add2~117_sumout\;
\Inst_RGB|ALT_INV_Add2~113_sumout\ <= NOT \Inst_RGB|Add2~113_sumout\;
\Inst_RGB|ALT_INV_Add2~93_sumout\ <= NOT \Inst_RGB|Add2~93_sumout\;
\Inst_RGB|ALT_INV_Add2~89_sumout\ <= NOT \Inst_RGB|Add2~89_sumout\;
\Inst_RGB|ALT_INV_Add2~85_sumout\ <= NOT \Inst_RGB|Add2~85_sumout\;
\Inst_RGB|ALT_INV_Add2~81_sumout\ <= NOT \Inst_RGB|Add2~81_sumout\;
\Inst_RGB|ALT_INV_Add2~77_sumout\ <= NOT \Inst_RGB|Add2~77_sumout\;
\Inst_RGB|ALT_INV_Add2~73_sumout\ <= NOT \Inst_RGB|Add2~73_sumout\;
\Inst_RGB|ALT_INV_Add2~69_sumout\ <= NOT \Inst_RGB|Add2~69_sumout\;
\Inst_RGB|ALT_INV_Add2~65_sumout\ <= NOT \Inst_RGB|Add2~65_sumout\;
\Inst_RGB|ALT_INV_Add2~61_sumout\ <= NOT \Inst_RGB|Add2~61_sumout\;
\Inst_RGB|ALT_INV_Add2~57_sumout\ <= NOT \Inst_RGB|Add2~57_sumout\;
\Inst_RGB|ALT_INV_Add2~53_sumout\ <= NOT \Inst_RGB|Add2~53_sumout\;
\Inst_RGB|ALT_INV_Add2~49_sumout\ <= NOT \Inst_RGB|Add2~49_sumout\;
\Inst_RGB|ALT_INV_Add2~45_sumout\ <= NOT \Inst_RGB|Add2~45_sumout\;
\Inst_RGB|ALT_INV_Add2~41_sumout\ <= NOT \Inst_RGB|Add2~41_sumout\;
\Inst_RGB|ALT_INV_Add2~37_sumout\ <= NOT \Inst_RGB|Add2~37_sumout\;
\Inst_RGB|ALT_INV_Add2~33_sumout\ <= NOT \Inst_RGB|Add2~33_sumout\;
\Inst_RGB|ALT_INV_Add2~29_sumout\ <= NOT \Inst_RGB|Add2~29_sumout\;
\Inst_RGB|ALT_INV_Add2~25_sumout\ <= NOT \Inst_RGB|Add2~25_sumout\;
\Inst_RGB|ALT_INV_Add2~21_sumout\ <= NOT \Inst_RGB|Add2~21_sumout\;
\Inst_RGB|ALT_INV_Add2~17_sumout\ <= NOT \Inst_RGB|Add2~17_sumout\;
\Inst_RGB|ALT_INV_Add2~13_sumout\ <= NOT \Inst_RGB|Add2~13_sumout\;
\Inst_RGB|ALT_INV_Add2~9_sumout\ <= NOT \Inst_RGB|Add2~9_sumout\;
\Inst_RGB|ALT_INV_Add2~5_sumout\ <= NOT \Inst_RGB|Add2~5_sumout\;
\Inst_RGB|ALT_INV_Add2~1_sumout\ <= NOT \Inst_RGB|Add2~1_sumout\;
\Inst_RGB|ALT_INV_hCount\(22) <= NOT \Inst_RGB|hCount\(22);
\Inst_RGB|ALT_INV_hCount\(1) <= NOT \Inst_RGB|hCount\(1);
\Inst_RGB|ALT_INV_hCount\(0) <= NOT \Inst_RGB|hCount\(0);
\Inst_RGB|ALT_INV_hCount\(21) <= NOT \Inst_RGB|hCount\(21);
\Inst_RGB|ALT_INV_hCount\(20) <= NOT \Inst_RGB|hCount\(20);
\Inst_RGB|ALT_INV_hCount\(19) <= NOT \Inst_RGB|hCount\(19);
\Inst_RGB|ALT_INV_hCount\(18) <= NOT \Inst_RGB|hCount\(18);
\Inst_RGB|ALT_INV_hCount\(26) <= NOT \Inst_RGB|hCount\(26);
\Inst_RGB|ALT_INV_hCount\(31) <= NOT \Inst_RGB|hCount\(31);
\Inst_RGB|ALT_INV_hCount\(30) <= NOT \Inst_RGB|hCount\(30);
\Inst_RGB|ALT_INV_hCount\(29) <= NOT \Inst_RGB|hCount\(29);
\Inst_RGB|ALT_INV_hCount\(28) <= NOT \Inst_RGB|hCount\(28);
\Inst_RGB|ALT_INV_hCount\(2) <= NOT \Inst_RGB|hCount\(2);
\Inst_RGB|ALT_INV_hCount\(3) <= NOT \Inst_RGB|hCount\(3);
\Inst_RGB|ALT_INV_hCount\(24) <= NOT \Inst_RGB|hCount\(24);
\Inst_RGB|ALT_INV_hCount\(4) <= NOT \Inst_RGB|hCount\(4);
\Inst_RGB|ALT_INV_hCount\(23) <= NOT \Inst_RGB|hCount\(23);
\Inst_RGB|ALT_INV_hCount\(25) <= NOT \Inst_RGB|hCount\(25);
\Inst_RGB|ALT_INV_hCount\(5) <= NOT \Inst_RGB|hCount\(5);
\Inst_RGB|ALT_INV_hCount\(17) <= NOT \Inst_RGB|hCount\(17);
\Inst_RGB|ALT_INV_hCount\(27) <= NOT \Inst_RGB|hCount\(27);
\Inst_RGB|ALT_INV_hCount\(14) <= NOT \Inst_RGB|hCount\(14);
\Inst_RGB|ALT_INV_hCount\(15) <= NOT \Inst_RGB|hCount\(15);
\Inst_RGB|ALT_INV_hCount\(16) <= NOT \Inst_RGB|hCount\(16);
\Inst_RGB|ALT_INV_hCount\(10) <= NOT \Inst_RGB|hCount\(10);
\Inst_RGB|ALT_INV_hCount\(11) <= NOT \Inst_RGB|hCount\(11);
\Inst_RGB|ALT_INV_hCount\(12) <= NOT \Inst_RGB|hCount\(12);
\Inst_RGB|ALT_INV_hCount\(13) <= NOT \Inst_RGB|hCount\(13);
\Inst_RGB|ALT_INV_hCount\(7) <= NOT \Inst_RGB|hCount\(7);
\Inst_RGB|ALT_INV_hCount\(6) <= NOT \Inst_RGB|hCount\(6);
\Inst_RGB|ALT_INV_hCount\(8) <= NOT \Inst_RGB|hCount\(8);
\Inst_RGB|ALT_INV_hCount\(9) <= NOT \Inst_RGB|hCount\(9);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_taken~q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|taken~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\;
\Inst_ov7670_capture|ALT_INV_line\(1) <= NOT \Inst_ov7670_capture|line\(1);
\Inst_VGA|ALT_INV_Add0~29_sumout\ <= NOT \Inst_VGA|Add0~29_sumout\;
\CONF1|ALT_INV_mI2C_CLK_DIV\(13) <= NOT \CONF1|mI2C_CLK_DIV\(13);
\CONF1|ALT_INV_mI2C_CLK_DIV\(12) <= NOT \CONF1|mI2C_CLK_DIV\(12);
\CONF1|ALT_INV_mI2C_CLK_DIV\(15) <= NOT \CONF1|mI2C_CLK_DIV\(15);
\CONF1|ALT_INV_mI2C_CLK_DIV\(14) <= NOT \CONF1|mI2C_CLK_DIV\(14);
\CONF1|ALT_INV_mI2C_CLK_DIV\(9) <= NOT \CONF1|mI2C_CLK_DIV\(9);
\CONF1|ALT_INV_mI2C_CLK_DIV\(10) <= NOT \CONF1|mI2C_CLK_DIV\(10);
\CONF1|ALT_INV_mI2C_CLK_DIV\(8) <= NOT \CONF1|mI2C_CLK_DIV\(8);
\CONF1|ALT_INV_mI2C_CLK_DIV\(7) <= NOT \CONF1|mI2C_CLK_DIV\(7);
\CONF1|ALT_INV_mI2C_CLK_DIV\(6) <= NOT \CONF1|mI2C_CLK_DIV\(6);
\CONF1|ALT_INV_mI2C_CLK_DIV\(4) <= NOT \CONF1|mI2C_CLK_DIV\(4);
\CONF1|ALT_INV_mI2C_CLK_DIV\(3) <= NOT \CONF1|mI2C_CLK_DIV\(3);
\CONF1|ALT_INV_mI2C_CLK_DIV\(2) <= NOT \CONF1|mI2C_CLK_DIV\(2);
\CONF1|ALT_INV_mI2C_CLK_DIV\(5) <= NOT \CONF1|mI2C_CLK_DIV\(5);
\CONF1|ALT_INV_mI2C_CLK_DIV\(11) <= NOT \CONF1|mI2C_CLK_DIV\(11);
\SY1|ALT_INV_ramp1\(2) <= NOT \SY1|ramp1\(2);
\SY1|ALT_INV_ramp1\(3) <= NOT \SY1|ramp1\(3);
\SY1|ALT_INV_ramp1\(4) <= NOT \SY1|ramp1\(4);
\SY1|ALT_INV_ramp1\(5) <= NOT \SY1|ramp1\(5);
\SY1|ALT_INV_ramp1\(6) <= NOT \SY1|ramp1\(6);
\SY1|ALT_INV_ramp1\(7) <= NOT \SY1|ramp1\(7);
\SY1|ALT_INV_ramp1\(8) <= NOT \SY1|ramp1\(8);
\SY1|ALT_INV_ramp1\(9) <= NOT \SY1|ramp1\(9);
\SY1|ALT_INV_LRCK_1X_DIV\(3) <= NOT \SY1|LRCK_1X_DIV\(3);
\SY1|ALT_INV_LRCK_1X_DIV\(0) <= NOT \SY1|LRCK_1X_DIV\(0);
\SY1|ALT_INV_LRCK_1X_DIV\(4) <= NOT \SY1|LRCK_1X_DIV\(4);
\SY1|ALT_INV_LRCK_1X_DIV\(1) <= NOT \SY1|LRCK_1X_DIV\(1);
\SY1|ALT_INV_LRCK_1X_DIV\(5) <= NOT \SY1|LRCK_1X_DIV\(5);
\SY1|ALT_INV_LRCK_1X_DIV\(2) <= NOT \SY1|LRCK_1X_DIV\(2);
\SY1|ALT_INV_LRCK_1X_DIV\(6) <= NOT \SY1|LRCK_1X_DIV\(6);
\SY1|ALT_INV_LRCK_1X_DIV\(7) <= NOT \SY1|LRCK_1X_DIV\(7);
\SY1|ALT_INV_LRCK_1X_DIV\(8) <= NOT \SY1|LRCK_1X_DIV\(8);
\Inst_VGA|ALT_INV_Add0~1_sumout\ <= NOT \Inst_VGA|Add0~1_sumout\;
\Inst_Address_Generator|ALT_INV_val\(9) <= NOT \Inst_Address_Generator|val\(9);
\Inst_Address_Generator|ALT_INV_val\(8) <= NOT \Inst_Address_Generator|val\(8);
\Inst_Address_Generator|ALT_INV_val\(7) <= NOT \Inst_Address_Generator|val\(7);
\Inst_Address_Generator|ALT_INV_val\(6) <= NOT \Inst_Address_Generator|val\(6);
\Inst_Address_Generator|ALT_INV_val\(5) <= NOT \Inst_Address_Generator|val\(5);
\Inst_Address_Generator|ALT_INV_val\(4) <= NOT \Inst_Address_Generator|val\(4);
\Inst_Address_Generator|ALT_INV_val\(3) <= NOT \Inst_Address_Generator|val\(3);
\Inst_Address_Generator|ALT_INV_val\(2) <= NOT \Inst_Address_Generator|val\(2);
\Inst_Address_Generator|ALT_INV_val\(1) <= NOT \Inst_Address_Generator|val\(1);
\Inst_Address_Generator|ALT_INV_val\(0) <= NOT \Inst_Address_Generator|val\(0);
\Inst_ov7670_capture|ALT_INV_address\(12) <= NOT \Inst_ov7670_capture|address\(12);
\Inst_ov7670_capture|ALT_INV_address\(10) <= NOT \Inst_ov7670_capture|address\(10);
\Inst_ov7670_capture|ALT_INV_href_hold~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|href_hold~DUPLICATE_q\;
\CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\ <= NOT \CONF1|LUT_INDEX[2]~DUPLICATE_q\;
\CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\ <= NOT \CONF1|LUT_INDEX[3]~DUPLICATE_q\;
\CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\ <= NOT \CONF1|LUT_INDEX[4]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_href_last[2]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|href_last[2]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_vCount[7]~DUPLICATE_q\ <= NOT \Inst_RGB|vCount[7]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_vCount[16]~DUPLICATE_q\ <= NOT \Inst_RGB|vCount[16]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_vCount[15]~DUPLICATE_q\ <= NOT \Inst_RGB|vCount[15]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_vCount[14]~DUPLICATE_q\ <= NOT \Inst_RGB|vCount[14]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_vCount[12]~DUPLICATE_q\ <= NOT \Inst_RGB|vCount[12]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_vCount[22]~DUPLICATE_q\ <= NOT \Inst_RGB|vCount[22]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_vCount[21]~DUPLICATE_q\ <= NOT \Inst_RGB|vCount[21]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_vCount[18]~DUPLICATE_q\ <= NOT \Inst_RGB|vCount[18]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_vCount[30]~DUPLICATE_q\ <= NOT \Inst_RGB|vCount[30]~DUPLICATE_q\;
\CONF1|ALT_INV_mI2C_GO~DUPLICATE_q\ <= NOT \CONF1|mI2C_GO~DUPLICATE_q\;
\SY1|ALT_INV_BCK_DIV[1]~DUPLICATE_q\ <= NOT \SY1|BCK_DIV[1]~DUPLICATE_q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\;
\CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\ <= NOT \CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\;
\CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\ <= NOT \CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\;
\CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\ <= NOT \CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\;
\SY1|ALT_INV_SEL_Cont[2]~DUPLICATE_q\ <= NOT \SY1|SEL_Cont[2]~DUPLICATE_q\;
\SY1|ALT_INV_SEL_Cont[1]~DUPLICATE_q\ <= NOT \SY1|SEL_Cont[1]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_Vcnt[9]~DUPLICATE_q\ <= NOT \Inst_VGA|Vcnt[9]~DUPLICATE_q\;
\divid|ALT_INV_counter[13]~DUPLICATE_q\ <= NOT \divid|counter[13]~DUPLICATE_q\;
\divid|ALT_INV_counter[2]~DUPLICATE_q\ <= NOT \divid|counter[2]~DUPLICATE_q\;
\divid|ALT_INV_counter[1]~DUPLICATE_q\ <= NOT \divid|counter[1]~DUPLICATE_q\;
\divid|ALT_INV_counter[5]~DUPLICATE_q\ <= NOT \divid|counter[5]~DUPLICATE_q\;
\divid|ALT_INV_counter[11]~DUPLICATE_q\ <= NOT \divid|counter[11]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_hCount[3]~DUPLICATE_q\ <= NOT \Inst_RGB|hCount[3]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_hCount[15]~DUPLICATE_q\ <= NOT \Inst_RGB|hCount[15]~DUPLICATE_q\;
\Inst_RGB|ALT_INV_hCount[16]~DUPLICATE_q\ <= NOT \Inst_RGB|hCount[16]~DUPLICATE_q\;
\CONF1|ALT_INV_mI2C_CLK_DIV[3]~DUPLICATE_q\ <= NOT \CONF1|mI2C_CLK_DIV[3]~DUPLICATE_q\;
\CONF1|ALT_INV_mI2C_CLK_DIV[11]~DUPLICATE_q\ <= NOT \CONF1|mI2C_CLK_DIV[11]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[11]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[11]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[14]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[13]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_we_reg~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|we_reg~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[16]~DUPLICATE_q\;
\Inst_Address_Generator|ALT_INV_val[11]~DUPLICATE_q\ <= NOT \Inst_Address_Generator|val[11]~DUPLICATE_q\;
\Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\ <= NOT \Inst_Address_Generator|val[14]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_Vcnt[7]~DUPLICATE_q\ <= NOT \Inst_VGA|Vcnt[7]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_Hcnt[7]~DUPLICATE_q\ <= NOT \Inst_VGA|Hcnt[7]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_Hcnt[8]~DUPLICATE_q\ <= NOT \Inst_VGA|Hcnt[8]~DUPLICATE_q\;
\ALT_INV_ov7670_pclk~inputCLKENA0_outclk\ <= NOT \ov7670_pclk~inputCLKENA0_outclk\;
\ALT_INV_ov7670_data[0]~input_o\ <= NOT \ov7670_data[0]~input_o\;
\ALT_INV_ov7670_data[6]~input_o\ <= NOT \ov7670_data[6]~input_o\;
\ALT_INV_ov7670_data[4]~input_o\ <= NOT \ov7670_data[4]~input_o\;
\ALT_INV_ov7670_data[1]~input_o\ <= NOT \ov7670_data[1]~input_o\;
\ALT_INV_btn_resend~input_o\ <= NOT \btn_resend~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_SW[17]~input_o\ <= NOT \SW[17]~input_o\;
\ALT_INV_filterIn~input_o\ <= NOT \filterIn~input_o\;
\ALT_INV_I2C_SDAT~input_o\ <= NOT \I2C_SDAT~input_o\;
\CONF1|u0|ALT_INV_ACK3~2_combout\ <= NOT \CONF1|u0|ACK3~2_combout\;
\CONF1|u0|ALT_INV_ACK3~1_combout\ <= NOT \CONF1|u0|ACK3~1_combout\;
\CONF1|u0|ALT_INV_ACK2~2_combout\ <= NOT \CONF1|u0|ACK2~2_combout\;
\CONF1|u0|ALT_INV_ACK2~1_combout\ <= NOT \CONF1|u0|ACK2~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(8) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(9) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(10) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(12) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(13) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(14) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(15) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(16) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(17) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(18) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(19) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(12) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(21) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(13) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(22) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(14) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(23) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(15) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(24) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24);
\CONF1|ALT_INV_LessThan2~0_combout\ <= NOT \CONF1|LessThan2~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(16) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28);
\divid|ALT_INV_temp~0_combout\ <= NOT \divid|temp~0_combout\;
\divid|ALT_INV_Equal0~6_combout\ <= NOT \divid|Equal0~6_combout\;
\divid|ALT_INV_Equal0~5_combout\ <= NOT \divid|Equal0~5_combout\;
\divid|ALT_INV_Equal0~4_combout\ <= NOT \divid|Equal0~4_combout\;
\divid|ALT_INV_counter\(0) <= NOT \divid|counter\(0);
\divid|ALT_INV_Equal0~3_combout\ <= NOT \divid|Equal0~3_combout\;
\divid|ALT_INV_Equal0~2_combout\ <= NOT \divid|Equal0~2_combout\;
\divid|ALT_INV_Equal0~1_combout\ <= NOT \divid|Equal0~1_combout\;
\divid|ALT_INV_Equal0~0_combout\ <= NOT \divid|Equal0~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(25) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25);
\CONF1|ALT_INV_mI2C_DATA\(9) <= NOT \CONF1|mI2C_DATA\(9);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(17) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(8) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29);
\CONF1|u0|ALT_INV_SD[22]~0_combout\ <= NOT \CONF1|u0|SD[22]~0_combout\;
\CONF1|u0|ALT_INV_ACK1~0_combout\ <= NOT \CONF1|u0|ACK1~0_combout\;
\CONF1|u0|ALT_INV_Selector4~0_combout\ <= NOT \CONF1|u0|Selector4~0_combout\;
\divid|ALT_INV_temp~q\ <= NOT \divid|temp~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(26) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26);
\Inst_ov7670_capture|ALT_INV_href_last\(0) <= NOT \Inst_ov7670_capture|href_last\(0);
\CONF1|u0|ALT_INV_Mux0~10_combout\ <= NOT \CONF1|u0|Mux0~10_combout\;
\CONF1|u0|ALT_INV_Mux0~9_combout\ <= NOT \CONF1|u0|Mux0~9_combout\;
\CONF1|u0|ALT_INV_SD\(5) <= NOT \CONF1|u0|SD\(5);
\CONF1|u0|ALT_INV_SD\(6) <= NOT \CONF1|u0|SD\(6);
\CONF1|u0|ALT_INV_Mux0~8_combout\ <= NOT \CONF1|u0|Mux0~8_combout\;
\CONF1|u0|ALT_INV_SD\(1) <= NOT \CONF1|u0|SD\(1);
\CONF1|u0|ALT_INV_SD\(2) <= NOT \CONF1|u0|SD\(2);
\CONF1|u0|ALT_INV_SD\(8) <= NOT \CONF1|u0|SD\(8);
\CONF1|u0|ALT_INV_SD\(9) <= NOT \CONF1|u0|SD\(9);
\CONF1|u0|ALT_INV_Mux0~7_combout\ <= NOT \CONF1|u0|Mux0~7_combout\;
\CONF1|u0|ALT_INV_SD\(13) <= NOT \CONF1|u0|SD\(13);
\CONF1|u0|ALT_INV_SD\(12) <= NOT \CONF1|u0|SD\(12);
\CONF1|u0|ALT_INV_Mux0~6_combout\ <= NOT \CONF1|u0|Mux0~6_combout\;
\CONF1|u0|ALT_INV_Mux0~5_combout\ <= NOT \CONF1|u0|Mux0~5_combout\;
\CONF1|u0|ALT_INV_SD\(0) <= NOT \CONF1|u0|SD\(0);
\CONF1|u0|ALT_INV_SD\(7) <= NOT \CONF1|u0|SD\(7);
\CONF1|u0|ALT_INV_Mux0~4_combout\ <= NOT \CONF1|u0|Mux0~4_combout\;
\CONF1|u0|ALT_INV_SD\(3) <= NOT \CONF1|u0|SD\(3);
\CONF1|u0|ALT_INV_SD\(4) <= NOT \CONF1|u0|SD\(4);
\CONF1|u0|ALT_INV_SD\(10) <= NOT \CONF1|u0|SD\(10);
\CONF1|u0|ALT_INV_SD\(11) <= NOT \CONF1|u0|SD\(11);
\CONF1|u0|ALT_INV_Mux0~3_combout\ <= NOT \CONF1|u0|Mux0~3_combout\;
\CONF1|u0|ALT_INV_SD\(14) <= NOT \CONF1|u0|SD\(14);
\CONF1|u0|ALT_INV_SD\(15) <= NOT \CONF1|u0|SD\(15);
\CONF1|u0|ALT_INV_SD\(22) <= NOT \CONF1|u0|SD\(22);
\CONF1|u0|ALT_INV_Mux0~2_combout\ <= NOT \CONF1|u0|Mux0~2_combout\;
\CONF1|u0|ALT_INV_SD\(18) <= NOT \CONF1|u0|SD\(18);
\CONF1|u0|ALT_INV_Mux0~1_combout\ <= NOT \CONF1|u0|Mux0~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(18) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(9) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\;
\CONF1|u0|ALT_INV_Selector0~1_combout\ <= NOT \CONF1|u0|Selector0~1_combout\;
\CONF1|u0|ALT_INV_Selector0~0_combout\ <= NOT \CONF1|u0|Selector0~0_combout\;
\CONF1|u0|ALT_INV_ACK3~q\ <= NOT \CONF1|u0|ACK3~q\;
\CONF1|u0|ALT_INV_ACK2~q\ <= NOT \CONF1|u0|ACK2~q\;
\CONF1|u0|ALT_INV_ACK1~q\ <= NOT \CONF1|u0|ACK1~q\;
\CONF1|ALT_INV_mSetup_ST.0000~q\ <= NOT \CONF1|mSetup_ST.0000~q\;
\CONF1|ALT_INV_LUT_INDEX[3]~1_combout\ <= NOT \CONF1|LUT_INDEX[3]~1_combout\;
\CONF1|ALT_INV_LUT_INDEX[5]~0_combout\ <= NOT \CONF1|LUT_INDEX[5]~0_combout\;
\CONF1|ALT_INV_LUT_INDEX\(0) <= NOT \CONF1|LUT_INDEX\(0);
\FLT1|ALT_INV_note\(2) <= NOT \FLT1|note\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(27) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27);
\Inst_ov7670_capture|ALT_INV_latched_d\(0) <= NOT \Inst_ov7670_capture|latched_d\(0);
\Inst_ov7670_capture|ALT_INV_latched_d\(6) <= NOT \Inst_ov7670_capture|latched_d\(6);
\Inst_ov7670_capture|ALT_INV_latched_d\(5) <= NOT \Inst_ov7670_capture|latched_d\(5);
\Inst_ov7670_capture|ALT_INV_href_hold~q\ <= NOT \Inst_ov7670_capture|href_hold~q\;
\Inst_ov7670_capture|ALT_INV_href_last\(1) <= NOT \Inst_ov7670_capture|href_last\(1);

-- Location: IOOBUF_X52_Y0_N19
\led_config_finished~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\,
	devoe => ww_devoe,
	o => ww_led_config_finished);

-- Location: IOOBUF_X36_Y81_N53
\vga_hsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Hsync~q\,
	devoe => ww_devoe,
	o => ww_vga_hsync);

-- Location: IOOBUF_X34_Y81_N42
\vga_vsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Vsync~q\,
	devoe => ww_devoe,
	o => ww_vga_vsync);

-- Location: IOOBUF_X40_Y81_N53
\vga_r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(0));

-- Location: IOOBUF_X38_Y81_N2
\vga_r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(1));

-- Location: IOOBUF_X26_Y81_N59
\vga_r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[2]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(2));

-- Location: IOOBUF_X38_Y81_N19
\vga_r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(3));

-- Location: IOOBUF_X36_Y81_N36
\vga_r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(4));

-- Location: IOOBUF_X22_Y81_N19
\vga_r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(5));

-- Location: IOOBUF_X22_Y81_N2
\vga_r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[2]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(6));

-- Location: IOOBUF_X26_Y81_N42
\vga_r[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(7));

-- Location: IOOBUF_X4_Y81_N19
\vga_g[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(0));

-- Location: IOOBUF_X4_Y81_N2
\vga_g[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(1));

-- Location: IOOBUF_X20_Y81_N19
\vga_g[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[2]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(2));

-- Location: IOOBUF_X6_Y81_N2
\vga_g[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(3));

-- Location: IOOBUF_X10_Y81_N59
\vga_g[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(4));

-- Location: IOOBUF_X10_Y81_N42
\vga_g[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(5));

-- Location: IOOBUF_X18_Y81_N42
\vga_g[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[2]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(6));

-- Location: IOOBUF_X18_Y81_N59
\vga_g[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(7));

-- Location: IOOBUF_X40_Y81_N36
\vga_b[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(0));

-- Location: IOOBUF_X28_Y81_N19
\vga_b[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(1));

-- Location: IOOBUF_X20_Y81_N2
\vga_b[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[2]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(2));

-- Location: IOOBUF_X36_Y81_N19
\vga_b[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(3));

-- Location: IOOBUF_X28_Y81_N2
\vga_b[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(4));

-- Location: IOOBUF_X36_Y81_N2
\vga_b[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[1]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(5));

-- Location: IOOBUF_X40_Y81_N19
\vga_b[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[2]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(6));

-- Location: IOOBUF_X32_Y81_N19
\vga_b[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[3]~6_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(7));

-- Location: IOOBUF_X6_Y81_N19
\vga_blank_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Nblank~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_blank_N);

-- Location: IOOBUF_X28_Y81_N36
\vga_sync_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_vga_sync_N);

-- Location: IOOBUF_X38_Y81_N36
\vga_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_vga_CLK);

-- Location: IOOBUF_X50_Y0_N93
\ov7670_xclk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|sys_clk~q\,
	devoe => ww_devoe,
	o => ww_ov7670_xclk);

-- Location: IOOBUF_X50_Y0_N76
\ov7670_sioc~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\,
	devoe => ww_devoe,
	o => ww_ov7670_sioc);

-- Location: IOOBUF_X56_Y0_N53
\ov7670_pwdn~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ov7670_pwdn);

-- Location: IOOBUF_X56_Y0_N36
\ov7670_reset~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ov7670_reset);

-- Location: IOOBUF_X24_Y81_N2
\AUD_ADCLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SY1|LRCK_1X~q\,
	devoe => ww_devoe,
	o => ww_AUD_ADCLRCK);

-- Location: IOOBUF_X16_Y81_N19
\AUD_BCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SY1|oAUD_BCK~q\,
	devoe => ww_devoe,
	o => ww_AUD_BCLK);

-- Location: IOOBUF_X16_Y81_N2
\AUD_DACDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SY1|Mux0~4_combout\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X2_Y81_N76
\AUD_XCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X12_Y81_N19
\I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CONF1|u0|I2C_SCLK~1_combout\,
	devoe => ww_devoe,
	o => ww_I2C_SCLK);

-- Location: IOOBUF_X80_Y0_N2
\ledOut[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledOut(0));

-- Location: IOOBUF_X60_Y0_N19
\ledOut[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledOut(1));

-- Location: IOOBUF_X80_Y0_N19
\ledOut[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledOut(2));

-- Location: IOOBUF_X84_Y0_N2
\ledOut[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledOut(3));

-- Location: IOOBUF_X89_Y6_N5
\ledOut[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledOut(4));

-- Location: IOOBUF_X89_Y8_N5
\ledOut[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledOut(5));

-- Location: IOOBUF_X89_Y6_N22
\ledOut[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|ledTemp\(6),
	devoe => ww_devoe,
	o => ww_ledOut(6));

-- Location: IOOBUF_X52_Y0_N36
\ov7670_siod~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	oe => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\,
	devoe => ww_devoe,
	o => ww_ov7670_siod);

-- Location: IOOBUF_X8_Y81_N19
\AUD_DACLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SY1|LRCK_1X~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_AUD_DACLRCK);

-- Location: IOOBUF_X12_Y81_N2
\I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CONF1|u0|ALT_INV_SDO~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_I2C_SDAT);

-- Location: IOIBUF_X32_Y0_N1
\clk_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_50,
	o => \clk_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \Inst_vga_pll|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \Inst_vga_pll|altpll_component|auto_generated|fb_clkin\,
	tclk => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 3,
	dprio0_cnt_lo_div => 3,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "50.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk\);

-- Location: CLKCTRL_G4
\Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk\,
	outclk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\);

-- Location: FF_X50_Y2_N37
\Inst_ov7670_controller|Inst_i2c_sender|taken\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\,
	sclr => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\);

-- Location: LABCELL_X48_Y2_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(0) ) + ( \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ ) + ( !VCC ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(0) ) + ( \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_taken~q\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(0),
	cin => GND,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\);

-- Location: IOIBUF_X36_Y0_N1
\btn_resend~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_resend,
	o => \btn_resend~input_o\);

-- Location: FF_X48_Y2_N1
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

-- Location: LABCELL_X48_Y2_N3
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(1),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\);

-- Location: FF_X48_Y2_N5
\Inst_ov7670_controller|Inst_ov7670_registers|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(1));

-- Location: LABCELL_X48_Y2_N6
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(2),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\);

-- Location: FF_X48_Y2_N7
\Inst_ov7670_controller|Inst_ov7670_registers|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(2));

-- Location: LABCELL_X48_Y2_N9
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(3),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\);

-- Location: FF_X48_Y2_N11
\Inst_ov7670_controller|Inst_ov7670_registers|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(3));

-- Location: LABCELL_X48_Y2_N12
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(4),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\);

-- Location: FF_X48_Y2_N13
\Inst_ov7670_controller|Inst_ov7670_registers|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(4));

-- Location: LABCELL_X48_Y2_N15
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(5),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\);

-- Location: FF_X48_Y2_N16
\Inst_ov7670_controller|Inst_ov7670_registers|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(5));

-- Location: LABCELL_X48_Y2_N18
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(6),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\);

-- Location: FF_X48_Y2_N19
\Inst_ov7670_controller|Inst_ov7670_registers|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(6));

-- Location: LABCELL_X48_Y2_N21
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(7) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(7),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\);

-- Location: FF_X48_Y2_N22
\Inst_ov7670_controller|Inst_ov7670_registers|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(7));

-- Location: M10K_X49_Y2_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0",
	mem_init1 => "FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FF",
	mem_init0 => "FF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0501D041CD0704D0308D0210D00059000690008900009000F1000710F2B10082E052D60009600472002B201E3C0549C08E1C0B8EC0D0AC0D0CC0E09408944040840EC78040680D2F008670050C00DE580C0980254C08618088E800088003BC0781A0022A094CA0E84A0308A02C0A002F201C280205C0080200020000310007C0003000088020480014800148",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "digital_cam_impl1.digital_cam_impl10.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_mn71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	portaaddr => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y2_N48
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ & ( 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ & 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\);

-- Location: MLABCELL_X52_Y2_N0
\Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ = SUM(( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ = CARRY(( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	cin => GND,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\);

-- Location: MLABCELL_X52_Y2_N48
\Inst_ov7670_controller|Inst_i2c_sender|divider~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(0)))))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011110111100000001111011111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\);

-- Location: FF_X52_Y2_N50
\Inst_ov7670_controller|Inst_i2c_sender|divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0));

-- Location: MLABCELL_X52_Y2_N3
\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\);

-- Location: MLABCELL_X52_Y2_N24
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100001000010111010000100001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\);

-- Location: FF_X52_Y2_N26
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1));

-- Location: MLABCELL_X52_Y2_N6
\Inst_ov7670_controller|Inst_i2c_sender|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\);

-- Location: MLABCELL_X52_Y2_N27
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) 
-- # (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(2)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|divider\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\);

-- Location: FF_X52_Y2_N29
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2));

-- Location: MLABCELL_X52_Y2_N9
\Inst_ov7670_controller|Inst_i2c_sender|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\);

-- Location: MLABCELL_X52_Y2_N12
\Inst_ov7670_controller|Inst_i2c_sender|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\);

-- Location: MLABCELL_X52_Y2_N42
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) 
-- # (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(4)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|divider\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\);

-- Location: FF_X52_Y2_N44
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4));

-- Location: MLABCELL_X52_Y2_N15
\Inst_ov7670_controller|Inst_i2c_sender|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\);

-- Location: MLABCELL_X52_Y2_N57
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) 
-- # (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|divider\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\);

-- Location: FF_X52_Y2_N59
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5));

-- Location: MLABCELL_X52_Y2_N18
\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\);

-- Location: MLABCELL_X52_Y2_N21
\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(7) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\);

-- Location: MLABCELL_X52_Y2_N51
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\);

-- Location: FF_X52_Y2_N52
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7));

-- Location: MLABCELL_X52_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & \Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\);

-- Location: LABCELL_X51_Y2_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\);

-- Location: MLABCELL_X52_Y2_N54
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) 
-- # (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(3)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|divider\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\);

-- Location: FF_X52_Y2_N56
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3));

-- Location: MLABCELL_X52_Y2_N36
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & !\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\);

-- Location: LABCELL_X46_Y2_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\);

-- Location: LABCELL_X50_Y2_N42
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ & ( 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\);

-- Location: LABCELL_X50_Y2_N12
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\);

-- Location: LABCELL_X50_Y2_N51
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\);

-- Location: LABCELL_X46_Y2_N42
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\)) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000110100000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~3_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\);

-- Location: FF_X46_Y2_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0));

-- Location: LABCELL_X46_Y2_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\);

-- Location: FF_X46_Y2_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1));

-- Location: LABCELL_X46_Y2_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\);

-- Location: FF_X46_Y2_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2));

-- Location: MLABCELL_X47_Y2_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\);

-- Location: FF_X47_Y2_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3));

-- Location: MLABCELL_X47_Y2_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\);

-- Location: FF_X47_Y2_N13
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4));

-- Location: MLABCELL_X47_Y2_N45
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\);

-- Location: FF_X47_Y2_N46
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5));

-- Location: MLABCELL_X47_Y2_N42
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\);

-- Location: FF_X47_Y2_N43
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6));

-- Location: MLABCELL_X47_Y2_N39
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\);

-- Location: FF_X47_Y2_N40
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7));

-- Location: MLABCELL_X47_Y2_N36
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\);

-- Location: FF_X47_Y2_N37
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8));

-- Location: MLABCELL_X47_Y2_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(8),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\);

-- Location: FF_X47_Y2_N7
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9));

-- Location: LABCELL_X46_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(9),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\);

-- Location: FF_X46_Y2_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10));

-- Location: LABCELL_X45_Y2_N54
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\);

-- Location: FF_X45_Y2_N55
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11));

-- Location: LABCELL_X45_Y2_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\);

-- Location: FF_X45_Y2_N26
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12));

-- Location: LABCELL_X45_Y2_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(12),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\);

-- Location: FF_X45_Y2_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13));

-- Location: LABCELL_X45_Y2_N39
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(13),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\);

-- Location: FF_X45_Y2_N41
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14));

-- Location: LABCELL_X45_Y2_N36
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(14),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\);

-- Location: FF_X45_Y2_N37
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15));

-- Location: LABCELL_X45_Y2_N15
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(15),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\);

-- Location: FF_X45_Y2_N16
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16));

-- Location: LABCELL_X45_Y2_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(16),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\);

-- Location: FF_X45_Y2_N14
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17));

-- Location: LABCELL_X45_Y2_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(17),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\);

-- Location: FF_X45_Y2_N22
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18));

-- Location: LABCELL_X45_Y2_N51
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\);

-- Location: FF_X45_Y2_N52
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19));

-- Location: LABCELL_X45_Y2_N48
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\);

-- Location: FF_X45_Y2_N49
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20));

-- Location: LABCELL_X46_Y2_N54
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(20),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\);

-- Location: FF_X46_Y2_N55
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21));

-- Location: LABCELL_X45_Y2_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(21),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\);

-- Location: FF_X45_Y2_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22));

-- Location: LABCELL_X45_Y2_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(22),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\);

-- Location: FF_X45_Y2_N8
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23));

-- Location: LABCELL_X45_Y2_N45
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(23),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\);

-- Location: FF_X45_Y2_N46
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24));

-- Location: LABCELL_X45_Y2_N42
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(24),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\);

-- Location: FF_X45_Y2_N43
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25));

-- Location: LABCELL_X45_Y2_N0
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(25),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\);

-- Location: FF_X45_Y2_N1
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26));

-- Location: LABCELL_X45_Y2_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(26),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\);

-- Location: FF_X45_Y2_N4
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27));

-- Location: LABCELL_X45_Y2_N57
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(27),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\);

-- Location: FF_X45_Y2_N59
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28));

-- Location: LABCELL_X45_Y2_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\);

-- Location: FF_X45_Y2_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y2_N33
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\);

-- Location: FF_X46_Y2_N35
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30));

-- Location: LABCELL_X46_Y2_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30)) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(7) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\);

-- Location: LABCELL_X50_Y2_N54
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\))))) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000011110000111100000011000000100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~5_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datag => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\);

-- Location: FF_X50_Y2_N56
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31));

-- Location: LABCELL_X50_Y2_N6
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\)) # (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\))) ) ) ) 
-- # ( !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\)) ) ) ) # ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\)) ) ) ) # 
-- ( !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\);

-- Location: MLABCELL_X52_Y2_N45
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\);

-- Location: FF_X52_Y2_N46
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6));

-- Location: LABCELL_X51_Y2_N0
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\);

-- Location: LABCELL_X50_Y2_N39
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010000000000000000000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\);

-- Location: LABCELL_X51_Y2_N54
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100111111111111111101011101010111010101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\);

-- Location: FF_X51_Y2_N56
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2));

-- Location: LABCELL_X50_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\);

-- Location: FF_X50_Y2_N31
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3));

-- Location: LABCELL_X50_Y2_N33
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\);

-- Location: FF_X50_Y2_N35
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4));

-- Location: LABCELL_X50_Y2_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\);

-- Location: FF_X50_Y2_N16
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5));

-- Location: LABCELL_X50_Y2_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\);

-- Location: FF_X50_Y2_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6));

-- Location: LABCELL_X50_Y2_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\);

-- Location: FF_X50_Y2_N29
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7));

-- Location: LABCELL_X50_Y2_N48
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(7),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\);

-- Location: FF_X50_Y2_N49
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8));

-- Location: LABCELL_X50_Y2_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(8),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\);

-- Location: FF_X50_Y2_N22
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9));

-- Location: LABCELL_X50_Y2_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(9),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\);

-- Location: FF_X50_Y2_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10));

-- Location: LABCELL_X51_Y2_N39
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10)) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10)) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000111111111111111101110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(10),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\);

-- Location: FF_X51_Y2_N40
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11));

-- Location: LABCELL_X50_Y2_N3
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\);

-- Location: FF_X50_Y2_N5
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12));

-- Location: LABCELL_X50_Y2_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(12),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\);

-- Location: FF_X50_Y2_N1
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13));

-- Location: MLABCELL_X47_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110011110000001111001111000000111100111100000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(13),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\);

-- Location: FF_X47_Y2_N31
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14));

-- Location: MLABCELL_X47_Y2_N33
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(14),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\);

-- Location: FF_X47_Y2_N34
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15));

-- Location: MLABCELL_X47_Y2_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(15),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\);

-- Location: FF_X47_Y2_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16));

-- Location: MLABCELL_X47_Y2_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(16),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\);

-- Location: FF_X47_Y2_N28
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17));

-- Location: MLABCELL_X47_Y2_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(17),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\);

-- Location: FF_X47_Y2_N22
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18));

-- Location: MLABCELL_X47_Y2_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\);

-- Location: FF_X47_Y2_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19));

-- Location: LABCELL_X51_Y2_N51
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111010001001111111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(19),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\);

-- Location: FF_X51_Y2_N52
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20));

-- Location: LABCELL_X51_Y2_N45
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111010001001111111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\);

-- Location: FF_X51_Y2_N46
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21));

-- Location: LABCELL_X51_Y2_N42
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21) & ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22) & ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\);

-- Location: FF_X51_Y2_N43
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22));

-- Location: LABCELL_X51_Y2_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111010001001111111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\);

-- Location: FF_X51_Y2_N29
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23));

-- Location: LABCELL_X51_Y2_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111010001001111111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\);

-- Location: FF_X51_Y2_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24));

-- Location: LABCELL_X51_Y2_N33
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111010001001111111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\);

-- Location: FF_X51_Y2_N35
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25));

-- Location: LABCELL_X51_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111010001001111111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\);

-- Location: FF_X51_Y2_N32
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26));

-- Location: LABCELL_X51_Y2_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26) & ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27) & ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\);

-- Location: FF_X51_Y2_N16
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27));

-- Location: LABCELL_X51_Y2_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111010001001111111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\);

-- Location: FF_X51_Y2_N14
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28));

-- Location: LABCELL_X51_Y2_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111010001001111111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\);

-- Location: FF_X51_Y2_N23
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29));

-- Location: LABCELL_X51_Y2_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011111111010001001111111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\);

-- Location: FF_X51_Y2_N20
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30));

-- Location: LABCELL_X51_Y2_N48
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30) & ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31) & ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\);

-- Location: FF_X51_Y2_N49
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31));

-- Location: FF_X45_Y2_N29
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29));

-- Location: LABCELL_X45_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28))))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28)))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011000000001111001101010001010100010000000001010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(20),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\);

-- Location: IOIBUF_X40_Y81_N1
\TD_CLK27~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_CLK27,
	o => \TD_CLK27~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y62_N0
\PLL1|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_1",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: CLKCTRL_G6
\clk_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk_50~input_o\,
	outclk => \clk_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X18_Y2_N0
\CONF1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~61_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(0) ) + ( VCC ) + ( !VCC ))
-- \CONF1|Add0~62\ = CARRY(( \CONF1|mI2C_CLK_DIV\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV\(0),
	cin => GND,
	sumout => \CONF1|Add0~61_sumout\,
	cout => \CONF1|Add0~62\);

-- Location: IOIBUF_X12_Y0_N18
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LABCELL_X18_Y2_N57
\CONF1|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LessThan0~2_combout\ = ( !\CONF1|mI2C_CLK_DIV\(10) & ( !\CONF1|mI2C_CLK_DIV\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CONF1|ALT_INV_mI2C_CLK_DIV\(9),
	dataf => \CONF1|ALT_INV_mI2C_CLK_DIV\(10),
	combout => \CONF1|LessThan0~2_combout\);

-- Location: FF_X18_Y2_N34
\CONF1|mI2C_CLK_DIV[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(11));

-- Location: LABCELL_X18_Y2_N54
\CONF1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LessThan0~1_combout\ = ( \CONF1|mI2C_CLK_DIV\(8) & ( (\CONF1|mI2C_CLK_DIV\(6) & \CONF1|mI2C_CLK_DIV\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_mI2C_CLK_DIV\(6),
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV\(7),
	dataf => \CONF1|ALT_INV_mI2C_CLK_DIV\(8),
	combout => \CONF1|LessThan0~1_combout\);

-- Location: FF_X18_Y2_N10
\CONF1|mI2C_CLK_DIV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(3));

-- Location: LABCELL_X18_Y2_N48
\CONF1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LessThan0~0_combout\ = ( !\CONF1|mI2C_CLK_DIV\(4) & ( (!\CONF1|mI2C_CLK_DIV\(5) & (!\CONF1|mI2C_CLK_DIV\(2) & !\CONF1|mI2C_CLK_DIV\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|ALT_INV_mI2C_CLK_DIV\(5),
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV\(2),
	datad => \CONF1|ALT_INV_mI2C_CLK_DIV\(3),
	dataf => \CONF1|ALT_INV_mI2C_CLK_DIV\(4),
	combout => \CONF1|LessThan0~0_combout\);

-- Location: LABCELL_X19_Y2_N24
\CONF1|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LessThan0~4_combout\ = ( \CONF1|LessThan0~1_combout\ & ( \CONF1|LessThan0~0_combout\ & ( (!\CONF1|LessThan0~3_combout\) # ((!\CONF1|LessThan0~2_combout\ & \CONF1|mI2C_CLK_DIV\(11))) ) ) ) # ( !\CONF1|LessThan0~1_combout\ & ( 
-- \CONF1|LessThan0~0_combout\ & ( (!\CONF1|LessThan0~3_combout\) # ((!\CONF1|LessThan0~2_combout\ & \CONF1|mI2C_CLK_DIV\(11))) ) ) ) # ( \CONF1|LessThan0~1_combout\ & ( !\CONF1|LessThan0~0_combout\ & ( (!\CONF1|LessThan0~3_combout\) # 
-- (\CONF1|mI2C_CLK_DIV\(11)) ) ) ) # ( !\CONF1|LessThan0~1_combout\ & ( !\CONF1|LessThan0~0_combout\ & ( (!\CONF1|LessThan0~3_combout\) # ((!\CONF1|LessThan0~2_combout\ & \CONF1|mI2C_CLK_DIV\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111010111100001111111111110000111110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LessThan0~2_combout\,
	datac => \CONF1|ALT_INV_LessThan0~3_combout\,
	datad => \CONF1|ALT_INV_mI2C_CLK_DIV\(11),
	datae => \CONF1|ALT_INV_LessThan0~1_combout\,
	dataf => \CONF1|ALT_INV_LessThan0~0_combout\,
	combout => \CONF1|LessThan0~4_combout\);

-- Location: FF_X18_Y2_N2
\CONF1|mI2C_CLK_DIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~61_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(0));

-- Location: LABCELL_X18_Y2_N3
\CONF1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~57_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(1) ) + ( GND ) + ( \CONF1|Add0~62\ ))
-- \CONF1|Add0~58\ = CARRY(( \CONF1|mI2C_CLK_DIV\(1) ) + ( GND ) + ( \CONF1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_mI2C_CLK_DIV\(1),
	cin => \CONF1|Add0~62\,
	sumout => \CONF1|Add0~57_sumout\,
	cout => \CONF1|Add0~58\);

-- Location: FF_X18_Y2_N5
\CONF1|mI2C_CLK_DIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~57_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(1));

-- Location: LABCELL_X18_Y2_N6
\CONF1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~9_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(2) ) + ( GND ) + ( \CONF1|Add0~58\ ))
-- \CONF1|Add0~10\ = CARRY(( \CONF1|mI2C_CLK_DIV\(2) ) + ( GND ) + ( \CONF1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|ALT_INV_mI2C_CLK_DIV\(2),
	cin => \CONF1|Add0~58\,
	sumout => \CONF1|Add0~9_sumout\,
	cout => \CONF1|Add0~10\);

-- Location: FF_X18_Y2_N8
\CONF1|mI2C_CLK_DIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(2));

-- Location: LABCELL_X18_Y2_N9
\CONF1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~13_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV[3]~DUPLICATE_q\ ) + ( GND ) + ( \CONF1|Add0~10\ ))
-- \CONF1|Add0~14\ = CARRY(( \CONF1|mI2C_CLK_DIV[3]~DUPLICATE_q\ ) + ( GND ) + ( \CONF1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV[3]~DUPLICATE_q\,
	cin => \CONF1|Add0~10\,
	sumout => \CONF1|Add0~13_sumout\,
	cout => \CONF1|Add0~14\);

-- Location: FF_X18_Y2_N11
\CONF1|mI2C_CLK_DIV[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV[3]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y2_N12
\CONF1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~17_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(4) ) + ( GND ) + ( \CONF1|Add0~14\ ))
-- \CONF1|Add0~18\ = CARRY(( \CONF1|mI2C_CLK_DIV\(4) ) + ( GND ) + ( \CONF1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|ALT_INV_mI2C_CLK_DIV\(4),
	cin => \CONF1|Add0~14\,
	sumout => \CONF1|Add0~17_sumout\,
	cout => \CONF1|Add0~18\);

-- Location: FF_X18_Y2_N14
\CONF1|mI2C_CLK_DIV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(4));

-- Location: LABCELL_X18_Y2_N15
\CONF1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~5_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(5) ) + ( GND ) + ( \CONF1|Add0~18\ ))
-- \CONF1|Add0~6\ = CARRY(( \CONF1|mI2C_CLK_DIV\(5) ) + ( GND ) + ( \CONF1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV\(5),
	cin => \CONF1|Add0~18\,
	sumout => \CONF1|Add0~5_sumout\,
	cout => \CONF1|Add0~6\);

-- Location: FF_X18_Y2_N17
\CONF1|mI2C_CLK_DIV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(5));

-- Location: LABCELL_X18_Y2_N18
\CONF1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~21_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(6) ) + ( GND ) + ( \CONF1|Add0~6\ ))
-- \CONF1|Add0~22\ = CARRY(( \CONF1|mI2C_CLK_DIV\(6) ) + ( GND ) + ( \CONF1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV\(6),
	cin => \CONF1|Add0~6\,
	sumout => \CONF1|Add0~21_sumout\,
	cout => \CONF1|Add0~22\);

-- Location: FF_X18_Y2_N20
\CONF1|mI2C_CLK_DIV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(6));

-- Location: LABCELL_X18_Y2_N21
\CONF1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~25_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(7) ) + ( GND ) + ( \CONF1|Add0~22\ ))
-- \CONF1|Add0~26\ = CARRY(( \CONF1|mI2C_CLK_DIV\(7) ) + ( GND ) + ( \CONF1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_mI2C_CLK_DIV\(7),
	cin => \CONF1|Add0~22\,
	sumout => \CONF1|Add0~25_sumout\,
	cout => \CONF1|Add0~26\);

-- Location: FF_X18_Y2_N23
\CONF1|mI2C_CLK_DIV[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(7));

-- Location: LABCELL_X18_Y2_N24
\CONF1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~29_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(8) ) + ( GND ) + ( \CONF1|Add0~26\ ))
-- \CONF1|Add0~30\ = CARRY(( \CONF1|mI2C_CLK_DIV\(8) ) + ( GND ) + ( \CONF1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV\(8),
	cin => \CONF1|Add0~26\,
	sumout => \CONF1|Add0~29_sumout\,
	cout => \CONF1|Add0~30\);

-- Location: FF_X18_Y2_N26
\CONF1|mI2C_CLK_DIV[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(8));

-- Location: LABCELL_X18_Y2_N27
\CONF1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~37_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(9) ) + ( GND ) + ( \CONF1|Add0~30\ ))
-- \CONF1|Add0~38\ = CARRY(( \CONF1|mI2C_CLK_DIV\(9) ) + ( GND ) + ( \CONF1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_mI2C_CLK_DIV\(9),
	cin => \CONF1|Add0~30\,
	sumout => \CONF1|Add0~37_sumout\,
	cout => \CONF1|Add0~38\);

-- Location: FF_X18_Y2_N29
\CONF1|mI2C_CLK_DIV[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(9));

-- Location: LABCELL_X18_Y2_N30
\CONF1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~33_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(10) ) + ( GND ) + ( \CONF1|Add0~38\ ))
-- \CONF1|Add0~34\ = CARRY(( \CONF1|mI2C_CLK_DIV\(10) ) + ( GND ) + ( \CONF1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|ALT_INV_mI2C_CLK_DIV\(10),
	cin => \CONF1|Add0~38\,
	sumout => \CONF1|Add0~33_sumout\,
	cout => \CONF1|Add0~34\);

-- Location: FF_X18_Y2_N32
\CONF1|mI2C_CLK_DIV[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(10));

-- Location: LABCELL_X18_Y2_N33
\CONF1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~1_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV[11]~DUPLICATE_q\ ) + ( GND ) + ( \CONF1|Add0~34\ ))
-- \CONF1|Add0~2\ = CARRY(( \CONF1|mI2C_CLK_DIV[11]~DUPLICATE_q\ ) + ( GND ) + ( \CONF1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_mI2C_CLK_DIV[11]~DUPLICATE_q\,
	cin => \CONF1|Add0~34\,
	sumout => \CONF1|Add0~1_sumout\,
	cout => \CONF1|Add0~2\);

-- Location: FF_X18_Y2_N35
\CONF1|mI2C_CLK_DIV[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV[11]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y2_N36
\CONF1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~49_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(12) ) + ( GND ) + ( \CONF1|Add0~2\ ))
-- \CONF1|Add0~50\ = CARRY(( \CONF1|mI2C_CLK_DIV\(12) ) + ( GND ) + ( \CONF1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV\(12),
	cin => \CONF1|Add0~2\,
	sumout => \CONF1|Add0~49_sumout\,
	cout => \CONF1|Add0~50\);

-- Location: FF_X18_Y2_N38
\CONF1|mI2C_CLK_DIV[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~49_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(12));

-- Location: LABCELL_X18_Y2_N39
\CONF1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~53_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(13) ) + ( GND ) + ( \CONF1|Add0~50\ ))
-- \CONF1|Add0~54\ = CARRY(( \CONF1|mI2C_CLK_DIV\(13) ) + ( GND ) + ( \CONF1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV\(13),
	cin => \CONF1|Add0~50\,
	sumout => \CONF1|Add0~53_sumout\,
	cout => \CONF1|Add0~54\);

-- Location: FF_X18_Y2_N41
\CONF1|mI2C_CLK_DIV[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~53_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(13));

-- Location: LABCELL_X18_Y2_N42
\CONF1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~41_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(14) ) + ( GND ) + ( \CONF1|Add0~54\ ))
-- \CONF1|Add0~42\ = CARRY(( \CONF1|mI2C_CLK_DIV\(14) ) + ( GND ) + ( \CONF1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|ALT_INV_mI2C_CLK_DIV\(14),
	cin => \CONF1|Add0~54\,
	sumout => \CONF1|Add0~41_sumout\,
	cout => \CONF1|Add0~42\);

-- Location: FF_X18_Y2_N44
\CONF1|mI2C_CLK_DIV[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~41_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(14));

-- Location: LABCELL_X18_Y2_N45
\CONF1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Add0~45_sumout\ = SUM(( \CONF1|mI2C_CLK_DIV\(15) ) + ( GND ) + ( \CONF1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV\(15),
	cin => \CONF1|Add0~42\,
	sumout => \CONF1|Add0~45_sumout\);

-- Location: FF_X18_Y2_N47
\CONF1|mI2C_CLK_DIV[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \CONF1|Add0~45_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CONF1|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CLK_DIV\(15));

-- Location: LABCELL_X18_Y2_N51
\CONF1|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LessThan0~3_combout\ = ( !\CONF1|mI2C_CLK_DIV\(13) & ( (!\CONF1|mI2C_CLK_DIV\(12) & (!\CONF1|mI2C_CLK_DIV\(14) & !\CONF1|mI2C_CLK_DIV\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_mI2C_CLK_DIV\(12),
	datac => \CONF1|ALT_INV_mI2C_CLK_DIV\(14),
	datad => \CONF1|ALT_INV_mI2C_CLK_DIV\(15),
	dataf => \CONF1|ALT_INV_mI2C_CLK_DIV\(13),
	combout => \CONF1|LessThan0~3_combout\);

-- Location: LABCELL_X19_Y2_N12
\CONF1|mI2C_CTRL_CLK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|mI2C_CTRL_CLK~0_combout\ = ( \CONF1|LessThan0~1_combout\ & ( \CONF1|mI2C_CTRL_CLK~q\ & ( (\CONF1|LessThan0~3_combout\ & ((!\CONF1|mI2C_CLK_DIV\(11)) # ((\CONF1|LessThan0~2_combout\ & \CONF1|LessThan0~0_combout\)))) ) ) ) # ( 
-- !\CONF1|LessThan0~1_combout\ & ( \CONF1|mI2C_CTRL_CLK~q\ & ( (\CONF1|LessThan0~3_combout\ & ((!\CONF1|mI2C_CLK_DIV\(11)) # (\CONF1|LessThan0~2_combout\))) ) ) ) # ( \CONF1|LessThan0~1_combout\ & ( !\CONF1|mI2C_CTRL_CLK~q\ & ( 
-- (!\CONF1|LessThan0~3_combout\) # ((\CONF1|mI2C_CLK_DIV\(11) & ((!\CONF1|LessThan0~2_combout\) # (!\CONF1|LessThan0~0_combout\)))) ) ) ) # ( !\CONF1|LessThan0~1_combout\ & ( !\CONF1|mI2C_CTRL_CLK~q\ & ( (!\CONF1|LessThan0~3_combout\) # 
-- ((!\CONF1|LessThan0~2_combout\ & \CONF1|mI2C_CLK_DIV\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011101110101010101111111001010101000100010101010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LessThan0~3_combout\,
	datab => \CONF1|ALT_INV_LessThan0~2_combout\,
	datac => \CONF1|ALT_INV_LessThan0~0_combout\,
	datad => \CONF1|ALT_INV_mI2C_CLK_DIV\(11),
	datae => \CONF1|ALT_INV_LessThan0~1_combout\,
	dataf => \CONF1|ALT_INV_mI2C_CTRL_CLK~q\,
	combout => \CONF1|mI2C_CTRL_CLK~0_combout\);

-- Location: FF_X22_Y2_N56
\CONF1|mI2C_CTRL_CLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~input_o\,
	asdata => \CONF1|mI2C_CTRL_CLK~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_CTRL_CLK~q\);

-- Location: LABCELL_X22_Y2_N39
\CONF1|LUT_INDEX[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LUT_INDEX[0]~7_combout\ = !\CONF1|LUT_INDEX[5]~0_combout\ $ (!\CONF1|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|ALT_INV_LUT_INDEX[5]~0_combout\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|LUT_INDEX[0]~7_combout\);

-- Location: FF_X22_Y2_N5
\CONF1|LUT_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|LUT_INDEX[0]~7_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|LUT_INDEX\(0));

-- Location: FF_X22_Y2_N22
\CONF1|LUT_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|LUT_INDEX[2]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|LUT_INDEX\(2));

-- Location: LABCELL_X22_Y2_N33
\CONF1|LUT_INDEX[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LUT_INDEX[2]~5_combout\ = ( \CONF1|LUT_INDEX[5]~0_combout\ & ( !\CONF1|LUT_INDEX\(2) $ (((!\CONF1|LUT_INDEX\(0)) # (!\CONF1|LUT_INDEX\(1)))) ) ) # ( !\CONF1|LUT_INDEX[5]~0_combout\ & ( \CONF1|LUT_INDEX\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX\(0),
	datac => \CONF1|ALT_INV_LUT_INDEX\(2),
	datad => \CONF1|ALT_INV_LUT_INDEX\(1),
	dataf => \CONF1|ALT_INV_LUT_INDEX[5]~0_combout\,
	combout => \CONF1|LUT_INDEX[2]~5_combout\);

-- Location: FF_X22_Y2_N23
\CONF1|LUT_INDEX[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|LUT_INDEX[2]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|LUT_INDEX[2]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y2_N42
\CONF1|LUT_INDEX[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LUT_INDEX[3]~4_combout\ = ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX[3]~DUPLICATE_q\ $ (((!\CONF1|LUT_INDEX[5]~0_combout\) # ((!\CONF1|LUT_INDEX\(1)) # (!\CONF1|LUT_INDEX\(0))))) ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( 
-- \CONF1|LUT_INDEX[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001101100011001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[5]~0_combout\,
	datab => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datac => \CONF1|ALT_INV_LUT_INDEX\(1),
	datad => \CONF1|ALT_INV_LUT_INDEX\(0),
	dataf => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	combout => \CONF1|LUT_INDEX[3]~4_combout\);

-- Location: FF_X22_Y2_N44
\CONF1|LUT_INDEX[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|LUT_INDEX[3]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|LUT_INDEX[3]~DUPLICATE_q\);

-- Location: FF_X24_Y2_N56
\CONF1|u0|SD_COUNTER[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|u0|SD_COUNTER[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y2_N15
\CONF1|u0|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~0_combout\ = ( !\CONF1|u0|SD_COUNTER\(0) & ( !\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	combout => \CONF1|u0|Mux0~0_combout\);

-- Location: MLABCELL_X25_Y2_N30
\CONF1|u0|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Add0~2_combout\ = ( \CONF1|u0|SD_COUNTER\(1) & ( !\CONF1|u0|SD_COUNTER\(3) ) ) # ( !\CONF1|u0|SD_COUNTER\(1) & ( !\CONF1|u0|SD_COUNTER\(3) $ (((!\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & !\CONF1|u0|SD_COUNTER\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011110000001111001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	combout => \CONF1|u0|Add0~2_combout\);

-- Location: LABCELL_X24_Y2_N54
\CONF1|u0|SD_COUNTER[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SD_COUNTER[3]~3_combout\ = ( \CONF1|mI2C_GO~q\ & ( (!\CONF1|u0|Add0~2_combout\ & ((!\CONF1|u0|SD_COUNTER[4]~0_combout\) # ((!\CONF1|u0|Mux0~0_combout\) # (\CONF1|u0|SD_COUNTER\(5))))) ) ) # ( !\CONF1|mI2C_GO~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111100000111100001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[4]~0_combout\,
	datab => \CONF1|u0|ALT_INV_Mux0~0_combout\,
	datac => \CONF1|u0|ALT_INV_Add0~2_combout\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	dataf => \CONF1|ALT_INV_mI2C_GO~q\,
	combout => \CONF1|u0|SD_COUNTER[3]~3_combout\);

-- Location: FF_X24_Y2_N55
\CONF1|u0|SD_COUNTER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|u0|SD_COUNTER[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD_COUNTER\(3));

-- Location: MLABCELL_X25_Y2_N36
\CONF1|u0|SD_COUNTER[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SD_COUNTER[0]~6_combout\ = ( \CONF1|u0|SD_COUNTER\(0) & ( \CONF1|u0|SD_COUNTER[4]~0_combout\ & ( !\CONF1|mI2C_GO~q\ ) ) ) # ( !\CONF1|u0|SD_COUNTER\(0) & ( \CONF1|u0|SD_COUNTER[4]~0_combout\ & ( ((!\CONF1|mI2C_GO~q\) # 
-- (\CONF1|u0|SD_COUNTER\(3))) # (\CONF1|u0|SD_COUNTER\(5)) ) ) ) # ( \CONF1|u0|SD_COUNTER\(0) & ( !\CONF1|u0|SD_COUNTER[4]~0_combout\ & ( !\CONF1|mI2C_GO~q\ ) ) ) # ( !\CONF1|u0|SD_COUNTER\(0) & ( !\CONF1|u0|SD_COUNTER[4]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110011001100110011011111110111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	datab => \CONF1|ALT_INV_mI2C_GO~q\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	datae => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER[4]~0_combout\,
	combout => \CONF1|u0|SD_COUNTER[0]~6_combout\);

-- Location: FF_X24_Y2_N26
\CONF1|u0|SD_COUNTER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|u0|SD_COUNTER[0]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD_COUNTER\(0));

-- Location: MLABCELL_X25_Y2_N33
\CONF1|u0|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Add0~1_combout\ = ( \CONF1|u0|SD_COUNTER\(1) & ( !\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ ) ) # ( !\CONF1|u0|SD_COUNTER\(1) & ( !\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ $ (((!\CONF1|u0|SD_COUNTER\(3) & (!\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & 
-- !\CONF1|u0|SD_COUNTER\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111110000000011111111000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	datab => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	combout => \CONF1|u0|Add0~1_combout\);

-- Location: FF_X22_Y2_N52
\CONF1|mI2C_GO~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|Selector0~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \CONF1|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_GO~DUPLICATE_q\);

-- Location: LABCELL_X24_Y2_N12
\CONF1|u0|SD_COUNTER[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SD_COUNTER[4]~2_combout\ = ( \CONF1|mI2C_GO~DUPLICATE_q\ & ( (!\CONF1|u0|Add0~1_combout\ & ((!\CONF1|u0|SD_COUNTER[4]~0_combout\) # ((!\CONF1|u0|Mux0~0_combout\) # (\CONF1|u0|SD_COUNTER\(5))))) ) ) # ( !\CONF1|mI2C_GO~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[4]~0_combout\,
	datab => \CONF1|u0|ALT_INV_Mux0~0_combout\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	datad => \CONF1|u0|ALT_INV_Add0~1_combout\,
	dataf => \CONF1|ALT_INV_mI2C_GO~DUPLICATE_q\,
	combout => \CONF1|u0|SD_COUNTER[4]~2_combout\);

-- Location: FF_X24_Y2_N14
\CONF1|u0|SD_COUNTER[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|u0|SD_COUNTER[4]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y2_N54
\CONF1|u0|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Selector0~1_combout\ = ( \CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( \CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & ( (\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\CONF1|u0|SD_COUNTER\(1) & (!\CONF1|u0|SD_COUNTER\(5) & \CONF1|u0|SD_COUNTER\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datae => \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	combout => \CONF1|u0|Selector0~1_combout\);

-- Location: FF_X23_Y2_N22
\CONF1|u0|SD_COUNTER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|u0|SD_COUNTER[2]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD_COUNTER\(2));

-- Location: LABCELL_X23_Y2_N45
\CONF1|u0|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Selector0~0_combout\ = ( \CONF1|u0|SD_COUNTER\(2) & ( (\CONF1|u0|SD_COUNTER\(3) & (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & (\CONF1|u0|SD_COUNTER\(0) & \CONF1|u0|SD_COUNTER\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	datab => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(2),
	combout => \CONF1|u0|Selector0~0_combout\);

-- Location: LABCELL_X22_Y2_N12
\CONF1|u0|END~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|END~0_combout\ = ( \CONF1|u0|Selector0~0_combout\ & ( !\CONF1|u0|Selector0~1_combout\ ) ) # ( !\CONF1|u0|Selector0~0_combout\ & ( \CONF1|u0|END~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|u0|ALT_INV_Selector0~1_combout\,
	datad => \CONF1|u0|ALT_INV_END~q\,
	dataf => \CONF1|u0|ALT_INV_Selector0~0_combout\,
	combout => \CONF1|u0|END~0_combout\);

-- Location: FF_X22_Y2_N11
\CONF1|u0|END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|u0|END~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|END~q\);

-- Location: LABCELL_X24_Y2_N42
\CONF1|u0|ACK3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|ACK3~1_combout\ = ( \CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( (!\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\) # ((!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\) # ((!\CONF1|u0|SD_COUNTER\(5)) # (!\CONF1|u0|SD_COUNTER\(1)))) ) ) # ( 
-- !\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & ( (((!\CONF1|u0|SD_COUNTER\(5)) # (\CONF1|u0|SD_COUNTER\(1))) # (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\)) # (\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111111111111101111111111111111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datab => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	combout => \CONF1|u0|ACK3~1_combout\);

-- Location: LABCELL_X23_Y2_N18
\CONF1|u0|ACK3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|ACK3~0_combout\ = ( \CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & ( (\CONF1|u0|SD_COUNTER\(3) & \CONF1|u0|SD_COUNTER\(5)) ) ) # ( !\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & ( (!\CONF1|u0|SD_COUNTER\(3) & \CONF1|u0|SD_COUNTER\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	combout => \CONF1|u0|ACK3~0_combout\);

-- Location: LABCELL_X24_Y2_N18
\CONF1|u0|SD[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SD[22]~0_combout\ = ( \CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & ( (!\CONF1|u0|SD_COUNTER\(0) & \CONF1|u0|SD_COUNTER\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(2),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	combout => \CONF1|u0|SD[22]~0_combout\);

-- Location: LABCELL_X24_Y2_N3
\CONF1|u0|ACK3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|ACK3~2_combout\ = ( \CONF1|u0|ACK3~1_combout\ & ( \CONF1|u0|SD[22]~0_combout\ ) ) # ( !\CONF1|u0|ACK3~1_combout\ & ( \CONF1|u0|SD[22]~0_combout\ & ( (\CONF1|u0|ACK3~0_combout\ & (((\CONF1|u0|SD_COUNTER[4]~0_combout\ & !\CONF1|u0|SD_COUNTER\(0))) 
-- # (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\))) ) ) ) # ( \CONF1|u0|ACK3~1_combout\ & ( !\CONF1|u0|SD[22]~0_combout\ ) ) # ( !\CONF1|u0|ACK3~1_combout\ & ( !\CONF1|u0|SD[22]~0_combout\ & ( (\CONF1|u0|SD_COUNTER[4]~0_combout\ & (\CONF1|u0|ACK3~0_combout\ & 
-- !\CONF1|u0|SD_COUNTER\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000111111111111111100000111000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[4]~0_combout\,
	datab => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datac => \CONF1|u0|ALT_INV_ACK3~0_combout\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datae => \CONF1|u0|ALT_INV_ACK3~1_combout\,
	dataf => \CONF1|u0|ALT_INV_SD[22]~0_combout\,
	combout => \CONF1|u0|ACK3~2_combout\);

-- Location: IOIBUF_X12_Y81_N1
\I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: LABCELL_X24_Y2_N36
\CONF1|u0|ACK3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|ACK3~3_combout\ = ( !\CONF1|u0|ACK3~q\ & ( (\CONF1|u0|SD_COUNTER[4]~0_combout\ & (!\CONF1|u0|ACK3~1_combout\ & (\CONF1|u0|SD_COUNTER\(0) & (\I2C_SDAT~input_o\ & \CONF1|u0|ACK3~0_combout\)))) ) ) # ( \CONF1|u0|ACK3~q\ & ( 
-- (((\CONF1|u0|SD_COUNTER[4]~0_combout\ & (\I2C_SDAT~input_o\ & \CONF1|u0|ACK3~0_combout\))) # (\CONF1|u0|ACK3~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011110000111100000000000001000000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[4]~0_combout\,
	datab => \CONF1|u0|ALT_INV_ACK3~1_combout\,
	datac => \CONF1|u0|ALT_INV_ACK3~2_combout\,
	datad => \ALT_INV_I2C_SDAT~input_o\,
	datae => \CONF1|u0|ALT_INV_ACK3~q\,
	dataf => \CONF1|u0|ALT_INV_ACK3~0_combout\,
	datag => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	combout => \CONF1|u0|ACK3~3_combout\);

-- Location: FF_X24_Y2_N38
\CONF1|u0|ACK3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|u0|ACK3~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|ACK3~q\);

-- Location: LABCELL_X23_Y2_N0
\CONF1|u0|ACK2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|ACK2~1_combout\ = (!\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & (((!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & !\CONF1|u0|SD_COUNTER\(0))) # (\CONF1|u0|ACK2~q\))) # (\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\CONF1|u0|ACK2~q\ & 
-- ((!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\) # (!\CONF1|u0|SD_COUNTER\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011111110100000001111111010000000111111101000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datad => \CONF1|u0|ALT_INV_ACK2~q\,
	combout => \CONF1|u0|ACK2~1_combout\);

-- Location: LABCELL_X23_Y2_N6
\CONF1|u0|ACK2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|ACK2~2_combout\ = ( \CONF1|u0|SD_COUNTER\(3) & ( (\CONF1|u0|SD_COUNTER\(1) & ((!\CONF1|u0|ACK2~1_combout\) # ((!\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & !\CONF1|u0|SD_COUNTER\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000010000000111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datad => \CONF1|u0|ALT_INV_ACK2~1_combout\,
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	combout => \CONF1|u0|ACK2~2_combout\);

-- Location: LABCELL_X23_Y2_N33
\CONF1|u0|ACK2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|ACK2~0_combout\ = ( \CONF1|u0|ACK2~1_combout\ & ( \CONF1|u0|ACK2~2_combout\ & ( (!\CONF1|u0|SD_COUNTER\(5) & (((\CONF1|u0|ACK2~q\)))) # (\CONF1|u0|SD_COUNTER\(5) & (((\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & \CONF1|u0|ACK2~q\)) # 
-- (\I2C_SDAT~input_o\))) ) ) ) # ( !\CONF1|u0|ACK2~1_combout\ & ( \CONF1|u0|ACK2~2_combout\ & ( (\CONF1|u0|ACK2~q\ & ((!\CONF1|u0|SD_COUNTER\(5)) # ((!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & \I2C_SDAT~input_o\)))) ) ) ) # ( \CONF1|u0|ACK2~1_combout\ & ( 
-- !\CONF1|u0|ACK2~2_combout\ & ( \CONF1|u0|ACK2~q\ ) ) ) # ( !\CONF1|u0|ACK2~1_combout\ & ( !\CONF1|u0|ACK2~2_combout\ & ( \CONF1|u0|ACK2~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101011100000010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	datab => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datac => \ALT_INV_I2C_SDAT~input_o\,
	datad => \CONF1|u0|ALT_INV_ACK2~q\,
	datae => \CONF1|u0|ALT_INV_ACK2~1_combout\,
	dataf => \CONF1|u0|ALT_INV_ACK2~2_combout\,
	combout => \CONF1|u0|ACK2~0_combout\);

-- Location: FF_X23_Y2_N2
\CONF1|u0|ACK2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|u0|ACK2~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|ACK2~q\);

-- Location: LABCELL_X22_Y2_N48
\CONF1|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Selector1~0_combout\ = ( \CONF1|mSetup_ST.0001~q\ & ( !\CONF1|mSetup_ST.0010~q\ & ( ((!\CONF1|u0|ACK1~q\ & (!\CONF1|u0|ACK3~q\ & !\CONF1|u0|ACK2~q\))) # (\CONF1|u0|END~q\) ) ) ) # ( !\CONF1|mSetup_ST.0001~q\ & ( !\CONF1|mSetup_ST.0010~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_ACK1~q\,
	datab => \CONF1|u0|ALT_INV_END~q\,
	datac => \CONF1|u0|ALT_INV_ACK3~q\,
	datad => \CONF1|u0|ALT_INV_ACK2~q\,
	datae => \CONF1|ALT_INV_mSetup_ST.0001~q\,
	dataf => \CONF1|ALT_INV_mSetup_ST.0010~q\,
	combout => \CONF1|Selector1~0_combout\);

-- Location: FF_X22_Y2_N50
\CONF1|mSetup_ST.0000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Selector1~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CONF1|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mSetup_ST.0000~q\);

-- Location: LABCELL_X22_Y2_N3
\CONF1|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Selector2~0_combout\ = ( \CONF1|u0|END~q\ & ( (!\CONF1|mSetup_ST.0000~q\) # (\CONF1|mSetup_ST.0001~q\) ) ) # ( !\CONF1|u0|END~q\ & ( !\CONF1|mSetup_ST.0000~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_mSetup_ST.0000~q\,
	datac => \CONF1|ALT_INV_mSetup_ST.0001~q\,
	dataf => \CONF1|u0|ALT_INV_END~q\,
	combout => \CONF1|Selector2~0_combout\);

-- Location: FF_X22_Y2_N38
\CONF1|mSetup_ST.0001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|Selector2~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \CONF1|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mSetup_ST.0001~q\);

-- Location: LABCELL_X22_Y2_N24
\CONF1|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Selector0~0_combout\ = ( \CONF1|mSetup_ST.0001~q\ & ( (\CONF1|mI2C_GO~q\ & \CONF1|u0|END~q\) ) ) # ( !\CONF1|mSetup_ST.0001~q\ & ( (!\CONF1|mSetup_ST.0010~q\) # (\CONF1|mI2C_GO~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_mI2C_GO~q\,
	datab => \CONF1|ALT_INV_mSetup_ST.0010~q\,
	datac => \CONF1|u0|ALT_INV_END~q\,
	dataf => \CONF1|ALT_INV_mSetup_ST.0001~q\,
	combout => \CONF1|Selector0~0_combout\);

-- Location: FF_X22_Y2_N53
\CONF1|mI2C_GO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|Selector0~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \CONF1|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_GO~q\);

-- Location: LABCELL_X24_Y2_N27
\CONF1|u0|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Add0~0_combout\ = ( !\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & ( (!\CONF1|u0|SD_COUNTER\(2) & (!\CONF1|u0|SD_COUNTER\(1) & (!\CONF1|u0|SD_COUNTER\(0) & !\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(2),
	datab => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	combout => \CONF1|u0|Add0~0_combout\);

-- Location: LABCELL_X24_Y2_N48
\CONF1|u0|SD_COUNTER[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SD_COUNTER[5]~1_combout\ = ( \CONF1|u0|SD_COUNTER[4]~0_combout\ & ( \CONF1|u0|Add0~0_combout\ & ( (!\CONF1|mI2C_GO~q\) # ((!\CONF1|u0|SD_COUNTER\(5) & !\CONF1|u0|Mux0~0_combout\)) ) ) ) # ( !\CONF1|u0|SD_COUNTER[4]~0_combout\ & ( 
-- \CONF1|u0|Add0~0_combout\ & ( (!\CONF1|u0|SD_COUNTER\(5)) # (!\CONF1|mI2C_GO~q\) ) ) ) # ( \CONF1|u0|SD_COUNTER[4]~0_combout\ & ( !\CONF1|u0|Add0~0_combout\ & ( (!\CONF1|mI2C_GO~q\) # (\CONF1|u0|SD_COUNTER\(5)) ) ) ) # ( 
-- !\CONF1|u0|SD_COUNTER[4]~0_combout\ & ( !\CONF1|u0|Add0~0_combout\ & ( (!\CONF1|mI2C_GO~q\) # (\CONF1|u0|SD_COUNTER\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111111100111111001111110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	datac => \CONF1|ALT_INV_mI2C_GO~q\,
	datad => \CONF1|u0|ALT_INV_Mux0~0_combout\,
	datae => \CONF1|u0|ALT_INV_SD_COUNTER[4]~0_combout\,
	dataf => \CONF1|u0|ALT_INV_Add0~0_combout\,
	combout => \CONF1|u0|SD_COUNTER[5]~1_combout\);

-- Location: FF_X23_Y2_N38
\CONF1|u0|SD_COUNTER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|u0|SD_COUNTER[5]~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD_COUNTER\(5));

-- Location: LABCELL_X23_Y2_N27
\CONF1|u0|SD_COUNTER[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SD_COUNTER[1]~5_combout\ = ( \CONF1|mI2C_GO~DUPLICATE_q\ & ( \CONF1|u0|SD_COUNTER\(3) & ( !\CONF1|u0|SD_COUNTER\(1) $ (\CONF1|u0|SD_COUNTER\(0)) ) ) ) # ( !\CONF1|mI2C_GO~DUPLICATE_q\ & ( \CONF1|u0|SD_COUNTER\(3) ) ) # ( 
-- \CONF1|mI2C_GO~DUPLICATE_q\ & ( !\CONF1|u0|SD_COUNTER\(3) & ( (!\CONF1|u0|SD_COUNTER\(1) & (!\CONF1|u0|SD_COUNTER\(0) & ((!\CONF1|u0|SD_COUNTER[4]~0_combout\) # (\CONF1|u0|SD_COUNTER\(5))))) # (\CONF1|u0|SD_COUNTER\(1) & (((\CONF1|u0|SD_COUNTER\(0))))) ) 
-- ) ) # ( !\CONF1|mI2C_GO~DUPLICATE_q\ & ( !\CONF1|u0|SD_COUNTER\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110000110100001111111111111111111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	datab => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER[4]~0_combout\,
	datae => \CONF1|ALT_INV_mI2C_GO~DUPLICATE_q\,
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	combout => \CONF1|u0|SD_COUNTER[1]~5_combout\);

-- Location: FF_X24_Y2_N44
\CONF1|u0|SD_COUNTER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|u0|SD_COUNTER[1]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD_COUNTER\(1));

-- Location: FF_X24_Y2_N13
\CONF1|u0|SD_COUNTER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|u0|SD_COUNTER[4]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD_COUNTER\(4));

-- Location: LABCELL_X24_Y2_N9
\CONF1|u0|SD_COUNTER[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SD_COUNTER[4]~0_combout\ = ( !\CONF1|u0|SD_COUNTER\(4) & ( (!\CONF1|u0|SD_COUNTER\(1) & !\CONF1|u0|SD_COUNTER\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(2),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(4),
	combout => \CONF1|u0|SD_COUNTER[4]~0_combout\);

-- Location: LABCELL_X22_Y2_N30
\CONF1|u0|Add0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Add0~3_combout\ = !\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ $ (((!\CONF1|u0|SD_COUNTER\(1) & !\CONF1|u0|SD_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011110000001111001111000000111100111100000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datac => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	combout => \CONF1|u0|Add0~3_combout\);

-- Location: LABCELL_X23_Y2_N21
\CONF1|u0|SD_COUNTER[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SD_COUNTER[2]~4_combout\ = ( \CONF1|u0|Add0~3_combout\ & ( !\CONF1|mI2C_GO~q\ ) ) # ( !\CONF1|u0|Add0~3_combout\ & ( (!\CONF1|u0|SD_COUNTER[4]~0_combout\) # ((!\CONF1|u0|Mux0~0_combout\) # ((!\CONF1|mI2C_GO~q\) # (\CONF1|u0|SD_COUNTER\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111111111111101111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[4]~0_combout\,
	datab => \CONF1|u0|ALT_INV_Mux0~0_combout\,
	datac => \CONF1|ALT_INV_mI2C_GO~q\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	dataf => \CONF1|u0|ALT_INV_Add0~3_combout\,
	combout => \CONF1|u0|SD_COUNTER[2]~4_combout\);

-- Location: FF_X23_Y2_N23
\CONF1|u0|SD_COUNTER[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|u0|SD_COUNTER[2]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y2_N3
\CONF1|u0|ACK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|ACK1~0_combout\ = ( \CONF1|u0|SD_COUNTER\(3) & ( (\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & (\CONF1|u0|SD_COUNTER\(1) & \CONF1|u0|SD_COUNTER\(5)))) ) ) # ( !\CONF1|u0|SD_COUNTER\(3) & ( 
-- (!\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & (\CONF1|u0|SD_COUNTER\(1) & \CONF1|u0|SD_COUNTER\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	combout => \CONF1|u0|ACK1~0_combout\);

-- Location: LABCELL_X24_Y2_N6
\CONF1|u0|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Selector4~0_combout\ = ( \CONF1|u0|SD_COUNTER\(5) & ( (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & (\CONF1|u0|SD_COUNTER\(1) & (!\CONF1|u0|SD_COUNTER\(2) $ (\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000010001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datab => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(2),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	combout => \CONF1|u0|Selector4~0_combout\);

-- Location: LABCELL_X23_Y2_N48
\CONF1|u0|ACK1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|ACK1~1_combout\ = ( \CONF1|u0|ACK1~0_combout\ & ( \CONF1|u0|Selector4~0_combout\ & ( (!\CONF1|u0|SD_COUNTER\(0) & (((\CONF1|u0|ACK1~q\)))) # (\CONF1|u0|SD_COUNTER\(0) & (!\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\I2C_SDAT~input_o\))) ) ) ) # ( 
-- \CONF1|u0|ACK1~0_combout\ & ( !\CONF1|u0|Selector4~0_combout\ & ( \CONF1|u0|ACK1~q\ ) ) ) # ( !\CONF1|u0|ACK1~0_combout\ & ( !\CONF1|u0|Selector4~0_combout\ & ( \CONF1|u0|ACK1~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \ALT_INV_I2C_SDAT~input_o\,
	datac => \CONF1|u0|ALT_INV_ACK1~q\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datae => \CONF1|u0|ALT_INV_ACK1~0_combout\,
	dataf => \CONF1|u0|ALT_INV_Selector4~0_combout\,
	combout => \CONF1|u0|ACK1~1_combout\);

-- Location: FF_X23_Y2_N5
\CONF1|u0|ACK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|u0|ACK1~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|ACK1~q\);

-- Location: LABCELL_X22_Y2_N15
\CONF1|mSetup_ST~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|mSetup_ST~12_combout\ = ( \CONF1|mSetup_ST.0001~q\ & ( (!\CONF1|u0|ACK1~q\ & (!\CONF1|u0|END~q\ & (!\CONF1|u0|ACK2~q\ & !\CONF1|u0|ACK3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_ACK1~q\,
	datab => \CONF1|u0|ALT_INV_END~q\,
	datac => \CONF1|u0|ALT_INV_ACK2~q\,
	datad => \CONF1|u0|ALT_INV_ACK3~q\,
	dataf => \CONF1|ALT_INV_mSetup_ST.0001~q\,
	combout => \CONF1|mSetup_ST~12_combout\);

-- Location: FF_X22_Y2_N17
\CONF1|mSetup_ST.0010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|mSetup_ST~12_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CONF1|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mSetup_ST.0010~q\);

-- Location: LABCELL_X22_Y2_N0
\CONF1|LUT_INDEX[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LUT_INDEX[3]~1_combout\ = ( \CONF1|LUT_INDEX\(2) & ( (\CONF1|LUT_INDEX[5]~0_combout\ & (\CONF1|LUT_INDEX\(1) & \CONF1|LUT_INDEX\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|ALT_INV_LUT_INDEX[5]~0_combout\,
	datac => \CONF1|ALT_INV_LUT_INDEX\(1),
	datad => \CONF1|ALT_INV_LUT_INDEX\(0),
	dataf => \CONF1|ALT_INV_LUT_INDEX\(2),
	combout => \CONF1|LUT_INDEX[3]~1_combout\);

-- Location: FF_X22_Y2_N43
\CONF1|LUT_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|LUT_INDEX[3]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|LUT_INDEX\(3));

-- Location: LABCELL_X22_Y2_N18
\CONF1|LUT_INDEX[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LUT_INDEX[4]~3_combout\ = ( \CONF1|LUT_INDEX\(3) & ( \CONF1|LUT_INDEX\(2) & ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ $ (((!\CONF1|LUT_INDEX\(0)) # ((!\CONF1|LUT_INDEX\(1)) # (!\CONF1|LUT_INDEX[5]~0_combout\)))) ) ) ) # ( !\CONF1|LUT_INDEX\(3) & ( 
-- \CONF1|LUT_INDEX\(2) & ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ ) ) ) # ( \CONF1|LUT_INDEX\(3) & ( !\CONF1|LUT_INDEX\(2) & ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ ) ) ) # ( !\CONF1|LUT_INDEX\(3) & ( !\CONF1|LUT_INDEX\(2) & ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(0),
	datac => \CONF1|ALT_INV_LUT_INDEX\(1),
	datad => \CONF1|ALT_INV_LUT_INDEX[5]~0_combout\,
	datae => \CONF1|ALT_INV_LUT_INDEX\(3),
	dataf => \CONF1|ALT_INV_LUT_INDEX\(2),
	combout => \CONF1|LUT_INDEX[4]~3_combout\);

-- Location: FF_X22_Y2_N7
\CONF1|LUT_INDEX[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|LUT_INDEX[4]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|LUT_INDEX[4]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y2_N45
\CONF1|LUT_INDEX[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LUT_INDEX[5]~2_combout\ = ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(5) $ (((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\) # (!\CONF1|LUT_INDEX[3]~1_combout\))) ) ) # ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111001111000000111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datac => \CONF1|ALT_INV_LUT_INDEX\(5),
	datad => \CONF1|ALT_INV_LUT_INDEX[3]~1_combout\,
	dataf => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	combout => \CONF1|LUT_INDEX[5]~2_combout\);

-- Location: FF_X22_Y2_N26
\CONF1|LUT_INDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|LUT_INDEX[5]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|LUT_INDEX\(5));

-- Location: LABCELL_X22_Y2_N9
\CONF1|LUT_INDEX[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LUT_INDEX[5]~0_combout\ = ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( (\CONF1|mSetup_ST.0010~q\ & !\CONF1|LUT_INDEX\(5)) ) ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( 
-- (\CONF1|mSetup_ST.0010~q\ & ((!\CONF1|LUT_INDEX\(5)) # ((!\CONF1|LUT_INDEX\(1) & !\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) ) # ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|mSetup_ST.0010~q\ ) ) ) # ( 
-- !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|mSetup_ST.0010~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000010000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX\(1),
	datab => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datac => \CONF1|ALT_INV_mSetup_ST.0010~q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(5),
	datae => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	combout => \CONF1|LUT_INDEX[5]~0_combout\);

-- Location: LABCELL_X22_Y2_N57
\CONF1|LUT_INDEX[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LUT_INDEX[1]~6_combout\ = !\CONF1|LUT_INDEX\(1) $ (((!\CONF1|LUT_INDEX[5]~0_combout\) # (!\CONF1|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011010010101010101101001010101010110100101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX[5]~0_combout\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|LUT_INDEX[1]~6_combout\);

-- Location: FF_X22_Y2_N35
\CONF1|LUT_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|LUT_INDEX[1]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|LUT_INDEX\(1));

-- Location: FF_X22_Y2_N8
\CONF1|LUT_INDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|LUT_INDEX[4]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|LUT_INDEX\(4));

-- Location: LABCELL_X22_Y2_N36
\CONF1|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LessThan1~0_combout\ = ( \CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(4)) # (!\CONF1|LUT_INDEX\(5)) ) ) # ( !\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(4)) # ((!\CONF1|LUT_INDEX\(5)) # ((!\CONF1|LUT_INDEX\(1) & 
-- !\CONF1|LUT_INDEX[2]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111100111111101111110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX\(1),
	datab => \CONF1|ALT_INV_LUT_INDEX\(4),
	datac => \CONF1|ALT_INV_LUT_INDEX\(5),
	datad => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	combout => \CONF1|LessThan1~0_combout\);

-- Location: LABCELL_X19_Y2_N39
\CONF1|o_I2C_END~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|o_I2C_END~0_combout\ = !\CONF1|LessThan1~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONF1|ALT_INV_LessThan1~0_combout\,
	combout => \CONF1|o_I2C_END~0_combout\);

-- Location: FF_X19_Y2_N40
\CONF1|o_I2C_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|o_I2C_END~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|o_I2C_END~q\);

-- Location: FRACTIONALPLL_X0_Y56_N0
\PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "306.00017 mhz",
	pll_atb => 0,
	pll_bwctrl => 6000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 20,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 17,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 17,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 5,
	pll_m_cnt_prst => 6,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 2,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "27.000015 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 1)
-- pragma translate_on
PORT MAP (
	coreclkfb => \PLL1|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => \CONF1|ALT_INV_o_I2C_END~q\,
	refclkin => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \PLL1|altpll_component|auto_generated|fb_clkin\,
	tclk => \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y60_N0
\PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 1)
-- pragma translate_on
PORT MAP (
	cntnen => \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y61_N1
\PLL1|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 9,
	dprio0_cnt_lo_div => 8,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "18.00001 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 1,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \PLL1|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \PLL1|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \PLL1|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \PLL1|altpll_component|auto_generated|clk\(1));

-- Location: CLKCTRL_G14
\PLL1|altpll_component|auto_generated|clk[1]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \PLL1|altpll_component|auto_generated|clk\(1),
	outclk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\);

-- Location: LABCELL_X35_Y5_N0
\SY1|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add1~29_sumout\ = SUM(( \SY1|LRCK_1X_DIV\(0) ) + ( VCC ) + ( !VCC ))
-- \SY1|Add1~30\ = CARRY(( \SY1|LRCK_1X_DIV\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(0),
	cin => GND,
	sumout => \SY1|Add1~29_sumout\,
	cout => \SY1|Add1~30\);

-- Location: LABCELL_X35_Y5_N42
\SY1|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|LessThan1~0_combout\ = ( \SY1|LRCK_1X_DIV\(5) & ( (\SY1|LRCK_1X_DIV\(0) & (\SY1|LRCK_1X_DIV\(4) & (\SY1|LRCK_1X_DIV\(1) & \SY1|LRCK_1X_DIV\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_LRCK_1X_DIV\(0),
	datab => \SY1|ALT_INV_LRCK_1X_DIV\(4),
	datac => \SY1|ALT_INV_LRCK_1X_DIV\(1),
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(3),
	dataf => \SY1|ALT_INV_LRCK_1X_DIV\(5),
	combout => \SY1|LessThan1~0_combout\);

-- Location: LABCELL_X35_Y5_N48
\SY1|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|LessThan1~1_combout\ = ( \SY1|LRCK_1X_DIV\(7) & ( \SY1|LRCK_1X_DIV\(2) & ( ((\SY1|LRCK_1X_DIV\(6)) # (\SY1|LessThan1~0_combout\)) # (\SY1|LRCK_1X_DIV\(8)) ) ) ) # ( !\SY1|LRCK_1X_DIV\(7) & ( \SY1|LRCK_1X_DIV\(2) & ( \SY1|LRCK_1X_DIV\(8) ) ) ) # ( 
-- \SY1|LRCK_1X_DIV\(7) & ( !\SY1|LRCK_1X_DIV\(2) & ( (\SY1|LRCK_1X_DIV\(6)) # (\SY1|LRCK_1X_DIV\(8)) ) ) ) # ( !\SY1|LRCK_1X_DIV\(7) & ( !\SY1|LRCK_1X_DIV\(2) & ( \SY1|LRCK_1X_DIV\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010111110101111101010101010101010111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_LRCK_1X_DIV\(8),
	datab => \SY1|ALT_INV_LessThan1~0_combout\,
	datac => \SY1|ALT_INV_LRCK_1X_DIV\(6),
	datae => \SY1|ALT_INV_LRCK_1X_DIV\(7),
	dataf => \SY1|ALT_INV_LRCK_1X_DIV\(2),
	combout => \SY1|LessThan1~1_combout\);

-- Location: FF_X35_Y5_N2
\SY1|LRCK_1X_DIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|Add1~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \SY1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|LRCK_1X_DIV\(0));

-- Location: LABCELL_X35_Y5_N3
\SY1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add1~21_sumout\ = SUM(( \SY1|LRCK_1X_DIV\(1) ) + ( GND ) + ( \SY1|Add1~30\ ))
-- \SY1|Add1~22\ = CARRY(( \SY1|LRCK_1X_DIV\(1) ) + ( GND ) + ( \SY1|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(1),
	cin => \SY1|Add1~30\,
	sumout => \SY1|Add1~21_sumout\,
	cout => \SY1|Add1~22\);

-- Location: FF_X35_Y5_N5
\SY1|LRCK_1X_DIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|Add1~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \SY1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|LRCK_1X_DIV\(1));

-- Location: LABCELL_X35_Y5_N6
\SY1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add1~13_sumout\ = SUM(( \SY1|LRCK_1X_DIV\(2) ) + ( GND ) + ( \SY1|Add1~22\ ))
-- \SY1|Add1~14\ = CARRY(( \SY1|LRCK_1X_DIV\(2) ) + ( GND ) + ( \SY1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(2),
	cin => \SY1|Add1~22\,
	sumout => \SY1|Add1~13_sumout\,
	cout => \SY1|Add1~14\);

-- Location: FF_X35_Y5_N8
\SY1|LRCK_1X_DIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|Add1~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \SY1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|LRCK_1X_DIV\(2));

-- Location: LABCELL_X35_Y5_N9
\SY1|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add1~33_sumout\ = SUM(( \SY1|LRCK_1X_DIV\(3) ) + ( GND ) + ( \SY1|Add1~14\ ))
-- \SY1|Add1~34\ = CARRY(( \SY1|LRCK_1X_DIV\(3) ) + ( GND ) + ( \SY1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(3),
	cin => \SY1|Add1~14\,
	sumout => \SY1|Add1~33_sumout\,
	cout => \SY1|Add1~34\);

-- Location: FF_X35_Y5_N10
\SY1|LRCK_1X_DIV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|Add1~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \SY1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|LRCK_1X_DIV\(3));

-- Location: LABCELL_X35_Y5_N12
\SY1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add1~25_sumout\ = SUM(( \SY1|LRCK_1X_DIV\(4) ) + ( GND ) + ( \SY1|Add1~34\ ))
-- \SY1|Add1~26\ = CARRY(( \SY1|LRCK_1X_DIV\(4) ) + ( GND ) + ( \SY1|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(4),
	cin => \SY1|Add1~34\,
	sumout => \SY1|Add1~25_sumout\,
	cout => \SY1|Add1~26\);

-- Location: FF_X35_Y5_N14
\SY1|LRCK_1X_DIV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \SY1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|LRCK_1X_DIV\(4));

-- Location: LABCELL_X35_Y5_N15
\SY1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add1~17_sumout\ = SUM(( \SY1|LRCK_1X_DIV\(5) ) + ( GND ) + ( \SY1|Add1~26\ ))
-- \SY1|Add1~18\ = CARRY(( \SY1|LRCK_1X_DIV\(5) ) + ( GND ) + ( \SY1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(5),
	cin => \SY1|Add1~26\,
	sumout => \SY1|Add1~17_sumout\,
	cout => \SY1|Add1~18\);

-- Location: FF_X35_Y5_N17
\SY1|LRCK_1X_DIV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \SY1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|LRCK_1X_DIV\(5));

-- Location: LABCELL_X35_Y5_N18
\SY1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add1~9_sumout\ = SUM(( \SY1|LRCK_1X_DIV\(6) ) + ( GND ) + ( \SY1|Add1~18\ ))
-- \SY1|Add1~10\ = CARRY(( \SY1|LRCK_1X_DIV\(6) ) + ( GND ) + ( \SY1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(6),
	cin => \SY1|Add1~18\,
	sumout => \SY1|Add1~9_sumout\,
	cout => \SY1|Add1~10\);

-- Location: FF_X35_Y5_N20
\SY1|LRCK_1X_DIV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|Add1~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \SY1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|LRCK_1X_DIV\(6));

-- Location: LABCELL_X35_Y5_N21
\SY1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add1~5_sumout\ = SUM(( \SY1|LRCK_1X_DIV\(7) ) + ( GND ) + ( \SY1|Add1~10\ ))
-- \SY1|Add1~6\ = CARRY(( \SY1|LRCK_1X_DIV\(7) ) + ( GND ) + ( \SY1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(7),
	cin => \SY1|Add1~10\,
	sumout => \SY1|Add1~5_sumout\,
	cout => \SY1|Add1~6\);

-- Location: FF_X35_Y5_N23
\SY1|LRCK_1X_DIV[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|Add1~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \SY1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|LRCK_1X_DIV\(7));

-- Location: LABCELL_X35_Y5_N24
\SY1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add1~1_sumout\ = SUM(( \SY1|LRCK_1X_DIV\(8) ) + ( GND ) + ( \SY1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(8),
	cin => \SY1|Add1~6\,
	sumout => \SY1|Add1~1_sumout\);

-- Location: FF_X35_Y5_N26
\SY1|LRCK_1X_DIV[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \SY1|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|LRCK_1X_DIV\(8));

-- Location: LABCELL_X35_Y5_N54
\SY1|LRCK_1X~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|LRCK_1X~0_combout\ = ( \SY1|LRCK_1X_DIV\(7) & ( \SY1|LRCK_1X~q\ & ( (!\SY1|LRCK_1X_DIV\(8) & (!\SY1|LRCK_1X_DIV\(6) & ((!\SY1|LessThan1~0_combout\) # (!\SY1|LRCK_1X_DIV\(2))))) ) ) ) # ( !\SY1|LRCK_1X_DIV\(7) & ( \SY1|LRCK_1X~q\ & ( 
-- !\SY1|LRCK_1X_DIV\(8) ) ) ) # ( \SY1|LRCK_1X_DIV\(7) & ( !\SY1|LRCK_1X~q\ & ( (((\SY1|LessThan1~0_combout\ & \SY1|LRCK_1X_DIV\(2))) # (\SY1|LRCK_1X_DIV\(6))) # (\SY1|LRCK_1X_DIV\(8)) ) ) ) # ( !\SY1|LRCK_1X_DIV\(7) & ( !\SY1|LRCK_1X~q\ & ( 
-- \SY1|LRCK_1X_DIV\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010111110111111110101010101010101010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_LRCK_1X_DIV\(8),
	datab => \SY1|ALT_INV_LessThan1~0_combout\,
	datac => \SY1|ALT_INV_LRCK_1X_DIV\(6),
	datad => \SY1|ALT_INV_LRCK_1X_DIV\(2),
	datae => \SY1|ALT_INV_LRCK_1X_DIV\(7),
	dataf => \SY1|ALT_INV_LRCK_1X~q\,
	combout => \SY1|LRCK_1X~0_combout\);

-- Location: LABCELL_X35_Y5_N30
\SY1|LRCK_1X~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|LRCK_1X~feeder_combout\ = ( \SY1|LRCK_1X~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \SY1|ALT_INV_LRCK_1X~0_combout\,
	combout => \SY1|LRCK_1X~feeder_combout\);

-- Location: FF_X35_Y5_N32
\SY1|LRCK_1X\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|LRCK_1X~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|LRCK_1X~q\);

-- Location: MLABCELL_X25_Y2_N54
\CONF1|u0|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~1_combout\ = ( \CONF1|u0|SD_COUNTER\(0) & ( \CONF1|u0|SD_COUNTER\(1) & ( (!\CONF1|u0|SD_COUNTER\(5) & ((!\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\) # ((!\CONF1|u0|SD_COUNTER\(3)) # (!\CONF1|u0|SD_COUNTER\(4))))) ) ) ) # ( 
-- !\CONF1|u0|SD_COUNTER\(0) & ( \CONF1|u0|SD_COUNTER\(1) & ( !\CONF1|u0|SD_COUNTER\(5) ) ) ) # ( \CONF1|u0|SD_COUNTER\(0) & ( !\CONF1|u0|SD_COUNTER\(1) & ( (!\CONF1|u0|SD_COUNTER\(5)) # ((\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\CONF1|u0|SD_COUNTER\(3) & 
-- \CONF1|u0|SD_COUNTER\(4)))) ) ) ) # ( !\CONF1|u0|SD_COUNTER\(0) & ( !\CONF1|u0|SD_COUNTER\(1) & ( (!\CONF1|u0|SD_COUNTER\(5)) # ((!\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & (!\CONF1|u0|SD_COUNTER\(3) & !\CONF1|u0|SD_COUNTER\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010101010101010101010101110101010101010101010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	datab => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(4),
	datae => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	combout => \CONF1|u0|Mux0~1_combout\);

-- Location: LABCELL_X22_Y2_N54
\CONF1|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|LessThan2~0_combout\ = ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\) # ((!\CONF1|LUT_INDEX\(1) & !\CONF1|LUT_INDEX\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010000000111100001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX\(1),
	datab => \CONF1|ALT_INV_LUT_INDEX\(2),
	datac => \CONF1|ALT_INV_LUT_INDEX\(5),
	datad => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	combout => \CONF1|LessThan2~0_combout\);

-- Location: LABCELL_X22_Y2_N27
\CONF1|mI2C_DATA[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|mI2C_DATA[22]~0_combout\ = ( !\CONF1|mSetup_ST.0000~q\ & ( (\KEY[0]~input_o\ & \CONF1|LessThan1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CONF1|ALT_INV_LessThan1~0_combout\,
	dataf => \CONF1|ALT_INV_mSetup_ST.0000~q\,
	combout => \CONF1|mI2C_DATA[22]~0_combout\);

-- Location: FF_X21_Y2_N16
\CONF1|mI2C_DATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|LessThan2~0_combout\,
	sload => VCC,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(18));

-- Location: LABCELL_X24_Y2_N21
\CONF1|u0|SD[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SD[22]~1_combout\ = ( \CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( (\CONF1|u0|SD[22]~0_combout\ & (\KEY[0]~input_o\ & (\CONF1|u0|SD_COUNTER\(1) & \CONF1|u0|SD_COUNTER\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD[22]~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	combout => \CONF1|u0|SD[22]~1_combout\);

-- Location: FF_X25_Y2_N2
\CONF1|u0|SD[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(18),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(18));

-- Location: LABCELL_X24_Y2_N57
\CONF1|u0|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~2_combout\ = ( \CONF1|u0|SD_COUNTER\(0) & ( (\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\) # (\CONF1|u0|SD\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|u0|ALT_INV_SD\(18),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	combout => \CONF1|u0|Mux0~2_combout\);

-- Location: MLABCELL_X21_Y2_N36
\CONF1|Ram0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~15_combout\ = ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ $ (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(5)))) # (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & 
-- (((\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(5))))) ) ) ) # ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (\CONF1|LUT_INDEX\(1) & (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & 
-- !\CONF1|LUT_INDEX\(5)))) ) ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(5))) # (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & 
-- (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110100000000000100000000000000101100000000001001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(5),
	datae => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~15_combout\);

-- Location: FF_X21_Y2_N37
\CONF1|mI2C_DATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~15_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(15));

-- Location: FF_X23_Y2_N14
\CONF1|u0|SD[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(15),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(15));

-- Location: MLABCELL_X21_Y2_N54
\CONF1|mI2C_DATA[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|mI2C_DATA[22]~1_combout\ = ( !\CONF1|LessThan2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CONF1|ALT_INV_LessThan2~0_combout\,
	combout => \CONF1|mI2C_DATA[22]~1_combout\);

-- Location: FF_X21_Y2_N55
\CONF1|mI2C_DATA[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|mI2C_DATA[22]~1_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(22));

-- Location: FF_X23_Y2_N50
\CONF1|u0|SD[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(22),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(22));

-- Location: MLABCELL_X21_Y2_N33
\CONF1|Ram0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~14_combout\ = ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\) # (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\))) ) ) ) # ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( 
-- \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(5))) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(5))) ) ) ) # ( 
-- \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ((\CONF1|LUT_INDEX[2]~DUPLICATE_q\) # (\CONF1|LUT_INDEX\(1)))) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & 
-- ((!\CONF1|LUT_INDEX[2]~DUPLICATE_q\))))) ) ) ) # ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX\(1)) # (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\)))) # 
-- (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (\CONF1|LUT_INDEX\(1) & (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101000011110100000000000000101101000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(5),
	datae => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~14_combout\);

-- Location: FF_X21_Y2_N34
\CONF1|mI2C_DATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~14_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(14));

-- Location: FF_X23_Y2_N59
\CONF1|u0|SD[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(14),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(14));

-- Location: MLABCELL_X25_Y2_N9
\CONF1|u0|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~3_combout\ = ( \CONF1|u0|SD_COUNTER\(0) & ( \CONF1|u0|SD_COUNTER\(3) & ( \CONF1|u0|SD\(22) ) ) ) # ( !\CONF1|u0|SD_COUNTER\(0) & ( \CONF1|u0|SD_COUNTER\(3) & ( \CONF1|u0|SD\(18) ) ) ) # ( \CONF1|u0|SD_COUNTER\(0) & ( 
-- !\CONF1|u0|SD_COUNTER\(3) & ( \CONF1|u0|SD\(15) ) ) ) # ( !\CONF1|u0|SD_COUNTER\(0) & ( !\CONF1|u0|SD_COUNTER\(3) & ( \CONF1|u0|SD\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD\(18),
	datab => \CONF1|u0|ALT_INV_SD\(15),
	datac => \CONF1|u0|ALT_INV_SD\(22),
	datad => \CONF1|u0|ALT_INV_SD\(14),
	datae => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	combout => \CONF1|u0|Mux0~3_combout\);

-- Location: MLABCELL_X21_Y2_N45
\CONF1|Ram0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~1_combout\ = ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (((\CONF1|LUT_INDEX\(5) & \CONF1|LUT_INDEX[3]~DUPLICATE_q\)) # (\CONF1|LUT_INDEX\(1)))) # (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & 
-- (!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX\(1) $ (\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(1) & ((!\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & 
-- \CONF1|LUT_INDEX[3]~DUPLICATE_q\)) # (\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\))))) # (\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(5)))) ) ) ) # ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( 
-- !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ((\CONF1|LUT_INDEX\(1)) # (\CONF1|LUT_INDEX[4]~DUPLICATE_q\)))) # (\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) 
-- ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX\(1))) # (\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\))))) # 
-- (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX\(1)) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101001110000011100000000101000101100011000000110001000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX\(5),
	datad => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datae => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~1_combout\);

-- Location: FF_X21_Y2_N46
\CONF1|mI2C_DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~1_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(10));

-- Location: FF_X23_Y2_N44
\CONF1|u0|SD[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(10),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(10));

-- Location: MLABCELL_X21_Y2_N48
\CONF1|Ram0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~0_combout\ = ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ $ (\CONF1|LUT_INDEX\(5))))) # (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) & 
-- (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(5)))) ) ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (((\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(5))))) # 
-- (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(5))) # (\CONF1|LUT_INDEX\(1) & ((!\CONF1|LUT_INDEX\(5)))))) ) ) ) # ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( 
-- (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\)) # (\CONF1|LUT_INDEX\(1) & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\))))) # (\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & 
-- ((\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(1) & ((!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(5))) # 
-- (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000001000101110000000101000010001010010101110000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(5),
	datae => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~0_combout\);

-- Location: FF_X21_Y2_N49
\CONF1|mI2C_DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~0_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(11));

-- Location: FF_X23_Y2_N16
\CONF1|u0|SD[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(11),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(11));

-- Location: MLABCELL_X21_Y2_N6
\CONF1|Ram0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~13_combout\ = ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (\CONF1|LUT_INDEX\(1))) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX[2]~DUPLICATE_q\))))) 
-- ) ) ) # ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX[2]~DUPLICATE_q\)) ) ) ) # ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( 
-- (!\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX\(1) & !\CONF1|LUT_INDEX[2]~DUPLICATE_q\)) ) ) ) # ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(1)) # 
-- (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\)))) # (\CONF1|LUT_INDEX\(5) & (((\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & \CONF1|LUT_INDEX[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000101001000100000000010100000000000000010101000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX\(5),
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datae => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~13_combout\);

-- Location: FF_X21_Y2_N7
\CONF1|mI2C_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~13_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(3));

-- Location: FF_X23_Y2_N29
\CONF1|u0|SD[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(3),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(3));

-- Location: MLABCELL_X21_Y2_N0
\CONF1|Ram0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~2_combout\ = ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ $ (!\CONF1|LUT_INDEX\(5))))) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & 
-- (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((\CONF1|LUT_INDEX\(5))))) ) ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(5))) ) ) ) # ( 
-- \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX[4]~DUPLICATE_q\) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( 
-- !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(5))))) # (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(5))) # 
-- (\CONF1|LUT_INDEX\(1) & ((!\CONF1|LUT_INDEX\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000101000000100011000000000010100000000000000100000010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(5),
	datae => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~2_combout\);

-- Location: FF_X21_Y2_N1
\CONF1|mI2C_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~2_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(4));

-- Location: FF_X23_Y2_N34
\CONF1|u0|SD[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(4),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(4));

-- Location: MLABCELL_X25_Y2_N3
\CONF1|u0|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~4_combout\ = ( \CONF1|u0|SD_COUNTER\(0) & ( \CONF1|u0|SD\(4) & ( (!\CONF1|u0|SD_COUNTER\(3)) # (\CONF1|u0|SD\(11)) ) ) ) # ( !\CONF1|u0|SD_COUNTER\(0) & ( \CONF1|u0|SD\(4) & ( (!\CONF1|u0|SD_COUNTER\(3) & ((\CONF1|u0|SD\(3)))) # 
-- (\CONF1|u0|SD_COUNTER\(3) & (\CONF1|u0|SD\(10))) ) ) ) # ( \CONF1|u0|SD_COUNTER\(0) & ( !\CONF1|u0|SD\(4) & ( (\CONF1|u0|SD_COUNTER\(3) & \CONF1|u0|SD\(11)) ) ) ) # ( !\CONF1|u0|SD_COUNTER\(0) & ( !\CONF1|u0|SD\(4) & ( (!\CONF1|u0|SD_COUNTER\(3) & 
-- ((\CONF1|u0|SD\(3)))) # (\CONF1|u0|SD_COUNTER\(3) & (\CONF1|u0|SD\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	datab => \CONF1|u0|ALT_INV_SD\(10),
	datac => \CONF1|u0|ALT_INV_SD\(11),
	datad => \CONF1|u0|ALT_INV_SD\(3),
	datae => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	dataf => \CONF1|u0|ALT_INV_SD\(4),
	combout => \CONF1|u0|Mux0~4_combout\);

-- Location: LABCELL_X19_Y2_N18
\CONF1|Ram0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~4_combout\ = ( \CONF1|LUT_INDEX\(1) & ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ $ (!\CONF1|LUT_INDEX\(0))))) ) ) ) # ( !\CONF1|LUT_INDEX\(1) & ( 
-- \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\) # (\CONF1|LUT_INDEX\(0))))) ) ) ) # ( \CONF1|LUT_INDEX\(1) & ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( 
-- (!\CONF1|LUT_INDEX\(0) & (((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX[4]~DUPLICATE_q\)))) # (\CONF1|LUT_INDEX\(0) & (!\CONF1|LUT_INDEX\(5))) ) ) ) # ( !\CONF1|LUT_INDEX\(1) & ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (\CONF1|LUT_INDEX\(0) & 
-- ((!\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX[4]~DUPLICATE_q\)) # (\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100100110000001010101000001000000010100010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX\(5),
	datab => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datac => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(0),
	datae => \CONF1|ALT_INV_LUT_INDEX\(1),
	dataf => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	combout => \CONF1|Ram0~4_combout\);

-- Location: FF_X19_Y2_N19
\CONF1|mI2C_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~4_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(0));

-- Location: FF_X23_Y2_N25
\CONF1|u0|SD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(0),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(0));

-- Location: LABCELL_X19_Y2_N6
\CONF1|Ram0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~3_combout\ = ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) $ (!\CONF1|LUT_INDEX\(3)))) # (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & 
-- ((!\CONF1|LUT_INDEX\(1)) # (\CONF1|LUT_INDEX\(3)))))) ) ) ) # ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (\CONF1|LUT_INDEX\(3) & ((\CONF1|LUT_INDEX\(5)) # (\CONF1|LUT_INDEX\(1))))) ) ) ) # ( 
-- \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) & ((!\CONF1|LUT_INDEX\(5)) # (!\CONF1|LUT_INDEX\(3))))) # (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(5) & 
-- (!\CONF1|LUT_INDEX\(1) $ (\CONF1|LUT_INDEX\(3))))) ) ) ) # ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) & !\CONF1|LUT_INDEX\(3)))) # 
-- (\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ $ (((\CONF1|LUT_INDEX\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101000000101110010001001000000000000000101010110000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX\(5),
	datad => \CONF1|ALT_INV_LUT_INDEX\(3),
	datae => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~3_combout\);

-- Location: FF_X21_Y2_N28
\CONF1|mI2C_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|Ram0~3_combout\,
	sload => VCC,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(7));

-- Location: FF_X23_Y2_N55
\CONF1|u0|SD[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(7),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(7));

-- Location: LABCELL_X24_Y2_N45
\CONF1|u0|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~5_combout\ = ( \CONF1|u0|SD_COUNTER\(0) & ( (!\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ & !\CONF1|u0|SD\(0)) ) ) # ( !\CONF1|u0|SD_COUNTER\(0) & ( (\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ & !\CONF1|u0|SD\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datac => \CONF1|u0|ALT_INV_SD\(0),
	datad => \CONF1|u0|ALT_INV_SD\(7),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	combout => \CONF1|u0|Mux0~5_combout\);

-- Location: MLABCELL_X25_Y2_N15
\CONF1|u0|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~6_combout\ = ( \CONF1|u0|Mux0~4_combout\ & ( \CONF1|u0|Mux0~5_combout\ & ( (!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & (((\CONF1|u0|SD_COUNTER\(2))))) # (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & ((!\CONF1|u0|SD_COUNTER\(2) & 
-- ((\CONF1|u0|Mux0~3_combout\))) # (\CONF1|u0|SD_COUNTER\(2) & (\CONF1|u0|Mux0~2_combout\)))) ) ) ) # ( !\CONF1|u0|Mux0~4_combout\ & ( \CONF1|u0|Mux0~5_combout\ & ( (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & ((!\CONF1|u0|SD_COUNTER\(2) & 
-- ((\CONF1|u0|Mux0~3_combout\))) # (\CONF1|u0|SD_COUNTER\(2) & (\CONF1|u0|Mux0~2_combout\)))) ) ) ) # ( \CONF1|u0|Mux0~4_combout\ & ( !\CONF1|u0|Mux0~5_combout\ & ( (!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\) # ((!\CONF1|u0|SD_COUNTER\(2) & 
-- ((\CONF1|u0|Mux0~3_combout\))) # (\CONF1|u0|SD_COUNTER\(2) & (\CONF1|u0|Mux0~2_combout\))) ) ) ) # ( !\CONF1|u0|Mux0~4_combout\ & ( !\CONF1|u0|Mux0~5_combout\ & ( (!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & (((!\CONF1|u0|SD_COUNTER\(2))))) # 
-- (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & ((!\CONF1|u0|SD_COUNTER\(2) & ((\CONF1|u0|Mux0~3_combout\))) # (\CONF1|u0|SD_COUNTER\(2) & (\CONF1|u0|Mux0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100010001101011111011101100000101000100010000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datab => \CONF1|u0|ALT_INV_Mux0~2_combout\,
	datac => \CONF1|u0|ALT_INV_Mux0~3_combout\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(2),
	datae => \CONF1|u0|ALT_INV_Mux0~4_combout\,
	dataf => \CONF1|u0|ALT_INV_Mux0~5_combout\,
	combout => \CONF1|u0|Mux0~6_combout\);

-- Location: LABCELL_X19_Y2_N54
\CONF1|Ram0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~7_combout\ = ( \CONF1|LUT_INDEX\(1) & ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ $ (((!\CONF1|LUT_INDEX\(0)) # (\CONF1|LUT_INDEX\(5)))))) # (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & 
-- (((\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(5))))) ) ) ) # ( !\CONF1|LUT_INDEX\(1) & ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX\(0) $ (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ $ 
-- (\CONF1|LUT_INDEX[4]~DUPLICATE_q\)))) ) ) ) # ( \CONF1|LUT_INDEX\(1) & ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(0) $ (((!\CONF1|LUT_INDEX\(5)) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\))))) # 
-- (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX\(0) $ (\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) ) # ( !\CONF1|LUT_INDEX\(1) & ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & 
-- (!\CONF1|LUT_INDEX\(0) $ (((!\CONF1|LUT_INDEX[4]~DUPLICATE_q\) # (\CONF1|LUT_INDEX\(5)))))) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX\(0))) # (\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX[4]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101110100010110011001000001101001000000000110001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX\(0),
	datab => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datac => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(5),
	datae => \CONF1|ALT_INV_LUT_INDEX\(1),
	dataf => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	combout => \CONF1|Ram0~7_combout\);

-- Location: FF_X19_Y2_N55
\CONF1|mI2C_DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~7_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(9));

-- Location: LABCELL_X23_Y2_N42
\CONF1|u0|SD[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SD[9]~feeder_combout\ = \CONF1|mI2C_DATA\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|ALT_INV_mI2C_DATA\(9),
	combout => \CONF1|u0|SD[9]~feeder_combout\);

-- Location: FF_X23_Y2_N43
\CONF1|u0|SD[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|u0|SD[9]~feeder_combout\,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(9));

-- Location: LABCELL_X19_Y2_N42
\CONF1|Ram0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~8_combout\ = ( \CONF1|LUT_INDEX\(1) & ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(0) & (!\CONF1|LUT_INDEX\(5) & ((\CONF1|LUT_INDEX[4]~DUPLICATE_q\) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) # (\CONF1|LUT_INDEX\(0) & 
-- (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(5) $ (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\)))) ) ) ) # ( !\CONF1|LUT_INDEX\(1) & ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX\(0) & 
-- ((\CONF1|LUT_INDEX[4]~DUPLICATE_q\)))) # (\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(0) $ (\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) ) # ( \CONF1|LUT_INDEX\(1) & ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( 
-- (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (((!\CONF1|LUT_INDEX\(0) & \CONF1|LUT_INDEX\(5))) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\))) ) ) ) # ( !\CONF1|LUT_INDEX\(1) & ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(5) & 
-- (((\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & \CONF1|LUT_INDEX[4]~DUPLICATE_q\)))) # (\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX\(0) & ((!\CONF1|LUT_INDEX[4]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000110000001110110000000000001001101000000010000110110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX\(0),
	datab => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datac => \CONF1|ALT_INV_LUT_INDEX\(5),
	datad => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datae => \CONF1|ALT_INV_LUT_INDEX\(1),
	dataf => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	combout => \CONF1|Ram0~8_combout\);

-- Location: FF_X19_Y2_N43
\CONF1|mI2C_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~8_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(8));

-- Location: FF_X23_Y2_N31
\CONF1|u0|SD[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(8),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(8));

-- Location: MLABCELL_X21_Y2_N24
\CONF1|Ram0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~10_combout\ = ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & (((!\CONF1|LUT_INDEX\(1) & !\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) # (\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & 
-- (!\CONF1|LUT_INDEX\(1) $ (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(1)) # 
-- (!\CONF1|LUT_INDEX\(5))))) # (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (((\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(5))))) ) ) ) # ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & 
-- ((!\CONF1|LUT_INDEX\(1) & ((!\CONF1|LUT_INDEX\(5)))) # (\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(5))))) ) ) ) # ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & 
-- (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ $ (((\CONF1|LUT_INDEX\(1) & \CONF1|LUT_INDEX[3]~DUPLICATE_q\))))) # (\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) & !\CONF1|LUT_INDEX[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100101000000000011000000001010100101100000001100000000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(5),
	datae => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~10_combout\);

-- Location: FF_X21_Y2_N25
\CONF1|mI2C_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~10_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(1));

-- Location: FF_X24_Y2_N35
\CONF1|u0|SD[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(1),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(1));

-- Location: LABCELL_X19_Y2_N51
\CONF1|Ram0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~9_combout\ = ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX\(3) & \CONF1|LUT_INDEX\(5))) # (\CONF1|LUT_INDEX\(1) & ((!\CONF1|LUT_INDEX\(5)))))) 
-- ) ) ) # ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(1) & ((!\CONF1|LUT_INDEX\(5)))) # (\CONF1|LUT_INDEX\(1) & (\CONF1|LUT_INDEX\(3) & \CONF1|LUT_INDEX\(5))))) ) ) ) # ( 
-- \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX\(3) & (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(1))) # (\CONF1|LUT_INDEX\(3) & ((\CONF1|LUT_INDEX\(1)))))) ) ) ) # ( 
-- !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(3) & (\CONF1|LUT_INDEX\(1) & \CONF1|LUT_INDEX\(5)))) # (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (\CONF1|LUT_INDEX\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011001010000110000000001010000000000010000101010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(3),
	datac => \CONF1|ALT_INV_LUT_INDEX\(1),
	datad => \CONF1|ALT_INV_LUT_INDEX\(5),
	datae => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~9_combout\);

-- Location: FF_X21_Y2_N40
\CONF1|mI2C_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|Ram0~9_combout\,
	sload => VCC,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(2));

-- Location: FF_X23_Y2_N46
\CONF1|u0|SD[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(2),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(2));

-- Location: LABCELL_X24_Y2_N33
\CONF1|u0|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~8_combout\ = ( \CONF1|u0|SD\(1) & ( \CONF1|u0|SD\(2) & ( (!\CONF1|u0|SD_COUNTER\(3)) # ((!\CONF1|u0|SD_COUNTER\(0) & ((\CONF1|u0|SD\(8)))) # (\CONF1|u0|SD_COUNTER\(0) & (\CONF1|u0|SD\(9)))) ) ) ) # ( !\CONF1|u0|SD\(1) & ( \CONF1|u0|SD\(2) & 
-- ( (!\CONF1|u0|SD_COUNTER\(0) & (\CONF1|u0|SD_COUNTER\(3) & ((\CONF1|u0|SD\(8))))) # (\CONF1|u0|SD_COUNTER\(0) & ((!\CONF1|u0|SD_COUNTER\(3)) # ((\CONF1|u0|SD\(9))))) ) ) ) # ( \CONF1|u0|SD\(1) & ( !\CONF1|u0|SD\(2) & ( (!\CONF1|u0|SD_COUNTER\(0) & 
-- ((!\CONF1|u0|SD_COUNTER\(3)) # ((\CONF1|u0|SD\(8))))) # (\CONF1|u0|SD_COUNTER\(0) & (\CONF1|u0|SD_COUNTER\(3) & (\CONF1|u0|SD\(9)))) ) ) ) # ( !\CONF1|u0|SD\(1) & ( !\CONF1|u0|SD\(2) & ( (\CONF1|u0|SD_COUNTER\(3) & ((!\CONF1|u0|SD_COUNTER\(0) & 
-- ((\CONF1|u0|SD\(8)))) # (\CONF1|u0|SD_COUNTER\(0) & (\CONF1|u0|SD\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datab => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	datac => \CONF1|u0|ALT_INV_SD\(9),
	datad => \CONF1|u0|ALT_INV_SD\(8),
	datae => \CONF1|u0|ALT_INV_SD\(1),
	dataf => \CONF1|u0|ALT_INV_SD\(2),
	combout => \CONF1|u0|Mux0~8_combout\);

-- Location: MLABCELL_X21_Y2_N21
\CONF1|Ram0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~6_combout\ = ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX\(1) & ((\CONF1|LUT_INDEX[2]~DUPLICATE_q\))) # (\CONF1|LUT_INDEX\(1) & (\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ $ (((\CONF1|LUT_INDEX[2]~DUPLICATE_q\) # (\CONF1|LUT_INDEX\(1)))))) ) ) ) # ( \CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( 
-- !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) & \CONF1|LUT_INDEX\(5))) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (\CONF1|LUT_INDEX\(1) & !\CONF1|LUT_INDEX\(5))))) # 
-- (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (((!\CONF1|LUT_INDEX\(5))))) ) ) ) # ( !\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (((!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(5))))) # 
-- (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(1)) # (\CONF1|LUT_INDEX\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010100101000111111000000000000000100101010001110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(5),
	datae => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~6_combout\);

-- Location: FF_X21_Y2_N22
\CONF1|mI2C_DATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~6_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(13));

-- Location: FF_X24_Y2_N52
\CONF1|u0|SD[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(13),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(13));

-- Location: MLABCELL_X21_Y2_N12
\CONF1|Ram0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~5_combout\ = ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(5) & (((!\CONF1|LUT_INDEX\(1) & \CONF1|LUT_INDEX[3]~DUPLICATE_q\)) # (\CONF1|LUT_INDEX[4]~DUPLICATE_q\))) ) ) ) # ( 
-- !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (\CONF1|LUT_INDEX\(1) & \CONF1|LUT_INDEX\(5))) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(5)))))) # 
-- (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(5) & ((!\CONF1|LUT_INDEX\(1)) # (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) ) ) ) # ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & 
-- ((!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ((\CONF1|LUT_INDEX\(5)))) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) & !\CONF1|LUT_INDEX\(5))))) # (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (((!\CONF1|LUT_INDEX\(5))))) ) ) ) # ( 
-- !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) $ (!\CONF1|LUT_INDEX\(5))))) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(1) & 
-- ((!\CONF1|LUT_INDEX\(5)))) # (\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001000010010111011010000001011110001000000101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(5),
	datae => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~5_combout\);

-- Location: FF_X21_Y2_N13
\CONF1|mI2C_DATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~5_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(12));

-- Location: FF_X24_Y2_N31
\CONF1|u0|SD[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(12),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(12));

-- Location: MLABCELL_X25_Y2_N21
\CONF1|u0|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~7_combout\ = ( \CONF1|u0|SD\(18) & ( \CONF1|u0|SD_COUNTER\(3) & ( \CONF1|u0|SD_COUNTER\(0) ) ) ) # ( \CONF1|u0|SD\(18) & ( !\CONF1|u0|SD_COUNTER\(3) & ( (!\CONF1|u0|SD_COUNTER\(0) & ((\CONF1|u0|SD\(12)))) # (\CONF1|u0|SD_COUNTER\(0) & 
-- (\CONF1|u0|SD\(13))) ) ) ) # ( !\CONF1|u0|SD\(18) & ( !\CONF1|u0|SD_COUNTER\(3) & ( (!\CONF1|u0|SD_COUNTER\(0) & ((\CONF1|u0|SD\(12)))) # (\CONF1|u0|SD_COUNTER\(0) & (\CONF1|u0|SD\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD\(13),
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datad => \CONF1|u0|ALT_INV_SD\(12),
	datae => \CONF1|u0|ALT_INV_SD\(18),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	combout => \CONF1|u0|Mux0~7_combout\);

-- Location: LABCELL_X19_Y2_N30
\CONF1|Ram0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~11_combout\ = ( \CONF1|LUT_INDEX\(5) & ( \CONF1|LUT_INDEX\(0) & ( (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(1)) # (\CONF1|LUT_INDEX\(3))))) ) ) ) # ( !\CONF1|LUT_INDEX\(5) & ( 
-- \CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) $ (((!\CONF1|LUT_INDEX[4]~DUPLICATE_q\) # (!\CONF1|LUT_INDEX\(3)))))) # (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (\CONF1|LUT_INDEX\(1) & (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & 
-- !\CONF1|LUT_INDEX\(3)))) ) ) ) # ( \CONF1|LUT_INDEX\(5) & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1) & (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(3)))) # (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & 
-- (\CONF1|LUT_INDEX\(1) & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(3)))) ) ) ) # ( !\CONF1|LUT_INDEX\(5) & ( !\CONF1|LUT_INDEX\(0) & ( (!\CONF1|LUT_INDEX\(3) & ((!\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (\CONF1|LUT_INDEX\(1) & 
-- !\CONF1|LUT_INDEX[4]~DUPLICATE_q\)) # (\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010000000000000010000001000000100011001010000100000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	datab => \CONF1|ALT_INV_LUT_INDEX\(1),
	datac => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(3),
	datae => \CONF1|ALT_INV_LUT_INDEX\(5),
	dataf => \CONF1|ALT_INV_LUT_INDEX\(0),
	combout => \CONF1|Ram0~11_combout\);

-- Location: FF_X21_Y2_N19
\CONF1|mI2C_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|Ram0~11_combout\,
	sload => VCC,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(6));

-- Location: FF_X23_Y2_N52
\CONF1|u0|SD[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(6),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(6));

-- Location: LABCELL_X19_Y2_N0
\CONF1|Ram0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|Ram0~12_combout\ = ( \CONF1|LUT_INDEX\(1) & ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(0))) # (\CONF1|LUT_INDEX\(5) & 
-- (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\)))) ) ) ) # ( !\CONF1|LUT_INDEX\(1) & ( \CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & !\CONF1|LUT_INDEX\(0))) # 
-- (\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(0))))) ) ) ) # ( \CONF1|LUT_INDEX\(1) & ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(5) & (!\CONF1|LUT_INDEX[3]~DUPLICATE_q\ $ (((\CONF1|LUT_INDEX[4]~DUPLICATE_q\ 
-- & !\CONF1|LUT_INDEX\(0)))))) ) ) ) # ( !\CONF1|LUT_INDEX\(1) & ( !\CONF1|LUT_INDEX[2]~DUPLICATE_q\ & ( (!\CONF1|LUT_INDEX\(5) & (\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & ((\CONF1|LUT_INDEX\(0)) # (\CONF1|LUT_INDEX[3]~DUPLICATE_q\)))) # (\CONF1|LUT_INDEX\(5) & 
-- (\CONF1|LUT_INDEX[3]~DUPLICATE_q\ & (!\CONF1|LUT_INDEX[4]~DUPLICATE_q\ & \CONF1|LUT_INDEX\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000011010100000101000100010000000000100000001000000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|ALT_INV_LUT_INDEX\(5),
	datab => \CONF1|ALT_INV_LUT_INDEX[3]~DUPLICATE_q\,
	datac => \CONF1|ALT_INV_LUT_INDEX[4]~DUPLICATE_q\,
	datad => \CONF1|ALT_INV_LUT_INDEX\(0),
	datae => \CONF1|ALT_INV_LUT_INDEX\(1),
	dataf => \CONF1|ALT_INV_LUT_INDEX[2]~DUPLICATE_q\,
	combout => \CONF1|Ram0~12_combout\);

-- Location: FF_X19_Y2_N2
\CONF1|mI2C_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|Ram0~12_combout\,
	ena => \CONF1|mI2C_DATA[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|mI2C_DATA\(5));

-- Location: FF_X25_Y2_N59
\CONF1|u0|SD[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|mI2C_DATA\(5),
	sload => VCC,
	ena => \CONF1|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SD\(5));

-- Location: MLABCELL_X25_Y2_N24
\CONF1|u0|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~9_combout\ = ( \CONF1|u0|SD\(5) & ( \CONF1|u0|SD_COUNTER\(3) & ( (!\CONF1|u0|SD_COUNTER\(0)) # (\CONF1|u0|SD\(6)) ) ) ) # ( !\CONF1|u0|SD\(5) & ( \CONF1|u0|SD_COUNTER\(3) & ( (\CONF1|u0|SD\(6) & \CONF1|u0|SD_COUNTER\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONF1|u0|ALT_INV_SD\(6),
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datae => \CONF1|u0|ALT_INV_SD\(5),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(3),
	combout => \CONF1|u0|Mux0~9_combout\);

-- Location: MLABCELL_X25_Y2_N42
\CONF1|u0|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Mux0~10_combout\ = ( \CONF1|u0|Mux0~7_combout\ & ( \CONF1|u0|Mux0~9_combout\ & ( (!\CONF1|u0|SD_COUNTER\(2)) # ((!\CONF1|u0|SD_COUNTER\(4) & (\CONF1|u0|Mux0~8_combout\)) # (\CONF1|u0|SD_COUNTER\(4) & ((\CONF1|u0|Mux0~0_combout\)))) ) ) ) # ( 
-- !\CONF1|u0|Mux0~7_combout\ & ( \CONF1|u0|Mux0~9_combout\ & ( (!\CONF1|u0|SD_COUNTER\(2) & (((!\CONF1|u0|SD_COUNTER\(4))))) # (\CONF1|u0|SD_COUNTER\(2) & ((!\CONF1|u0|SD_COUNTER\(4) & (\CONF1|u0|Mux0~8_combout\)) # (\CONF1|u0|SD_COUNTER\(4) & 
-- ((\CONF1|u0|Mux0~0_combout\))))) ) ) ) # ( \CONF1|u0|Mux0~7_combout\ & ( !\CONF1|u0|Mux0~9_combout\ & ( (!\CONF1|u0|SD_COUNTER\(2) & (((\CONF1|u0|SD_COUNTER\(4))))) # (\CONF1|u0|SD_COUNTER\(2) & ((!\CONF1|u0|SD_COUNTER\(4) & (\CONF1|u0|Mux0~8_combout\)) # 
-- (\CONF1|u0|SD_COUNTER\(4) & ((\CONF1|u0|Mux0~0_combout\))))) ) ) ) # ( !\CONF1|u0|Mux0~7_combout\ & ( !\CONF1|u0|Mux0~9_combout\ & ( (\CONF1|u0|SD_COUNTER\(2) & ((!\CONF1|u0|SD_COUNTER\(4) & (\CONF1|u0|Mux0~8_combout\)) # (\CONF1|u0|SD_COUNTER\(4) & 
-- ((\CONF1|u0|Mux0~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(2),
	datab => \CONF1|u0|ALT_INV_Mux0~8_combout\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER\(4),
	datad => \CONF1|u0|ALT_INV_Mux0~0_combout\,
	datae => \CONF1|u0|ALT_INV_Mux0~7_combout\,
	dataf => \CONF1|u0|ALT_INV_Mux0~9_combout\,
	combout => \CONF1|u0|Mux0~10_combout\);

-- Location: MLABCELL_X25_Y2_N48
\CONF1|u0|SDO~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SDO~0_combout\ = ( !\CONF1|u0|Mux0~1_combout\ & ( (!\CONF1|u0|Selector0~1_combout\ & ((!\CONF1|u0|SD_COUNTER\(5)) # ((!\CONF1|u0|SD_COUNTER\(1) & (!\CONF1|u0|Mux0~10_combout\)) # (\CONF1|u0|SD_COUNTER\(1) & ((!\CONF1|u0|Mux0~6_combout\)))))) ) ) 
-- # ( \CONF1|u0|Mux0~1_combout\ & ( (((\CONF1|u0|SDO~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100100011001100000011110000111111001000100010000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	datab => \CONF1|u0|ALT_INV_Selector0~1_combout\,
	datac => \CONF1|u0|ALT_INV_SDO~q\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datae => \CONF1|u0|ALT_INV_Mux0~1_combout\,
	dataf => \CONF1|u0|ALT_INV_Mux0~6_combout\,
	datag => \CONF1|u0|ALT_INV_Mux0~10_combout\,
	combout => \CONF1|u0|SDO~0_combout\);

-- Location: FF_X25_Y2_N50
\CONF1|u0|SDO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	d => \CONF1|u0|SDO~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SDO~q\);

-- Location: PLLOUTPUTCOUNTER_X0_Y21_N1
\Inst_vga_pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 7)
-- pragma translate_on
PORT MAP (
	nen0 => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN7\,
	tclk0 => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \Inst_vga_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \Inst_vga_pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk\);

-- Location: CLKCTRL_G2
\Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk\,
	outclk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\);

-- Location: MLABCELL_X39_Y29_N30
\Inst_VGA|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~37_sumout\ = SUM(( \Inst_VGA|Hcnt\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add1~38\ = CARRY(( \Inst_VGA|Hcnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(0),
	cin => GND,
	sumout => \Inst_VGA|Add1~37_sumout\,
	cout => \Inst_VGA|Add1~38\);

-- Location: MLABCELL_X39_Y29_N18
\Inst_VGA|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~0_combout\ = ( \Inst_VGA|Hcnt\(2) & ( \Inst_VGA|Hcnt\(3) & ( (\Inst_VGA|Hcnt\(0) & (\Inst_VGA|Hcnt\(4) & !\Inst_VGA|Hcnt\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(0),
	datab => \Inst_VGA|ALT_INV_Hcnt\(4),
	datac => \Inst_VGA|ALT_INV_Hcnt\(6),
	datae => \Inst_VGA|ALT_INV_Hcnt\(2),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(3),
	combout => \Inst_VGA|Equal0~0_combout\);

-- Location: MLABCELL_X39_Y29_N54
\Inst_VGA|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~5_sumout\ = SUM(( \Inst_VGA|Hcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add1~10\ ))
-- \Inst_VGA|Add1~6\ = CARRY(( \Inst_VGA|Hcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(8),
	cin => \Inst_VGA|Add1~10\,
	sumout => \Inst_VGA|Add1~5_sumout\,
	cout => \Inst_VGA|Add1~6\);

-- Location: MLABCELL_X39_Y29_N57
\Inst_VGA|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~1_sumout\ = SUM(( \Inst_VGA|Hcnt\(9) ) + ( GND ) + ( \Inst_VGA|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(9),
	cin => \Inst_VGA|Add1~6\,
	sumout => \Inst_VGA|Add1~1_sumout\);

-- Location: FF_X39_Y29_N59
\Inst_VGA|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~1_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(9));

-- Location: FF_X39_Y29_N55
\Inst_VGA|Hcnt[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~5_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt[8]~DUPLICATE_q\);

-- Location: FF_X39_Y29_N53
\Inst_VGA|Hcnt[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~9_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt[7]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y29_N0
\Inst_VGA|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~2_combout\ = ( \Inst_VGA|Hcnt[8]~DUPLICATE_q\ & ( !\Inst_VGA|Hcnt[7]~DUPLICATE_q\ & ( (\Inst_VGA|Equal0~0_combout\ & (\Inst_VGA|Hcnt\(9) & (\Inst_VGA|Hcnt\(1) & !\Inst_VGA|Hcnt\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal0~0_combout\,
	datab => \Inst_VGA|ALT_INV_Hcnt\(9),
	datac => \Inst_VGA|ALT_INV_Hcnt\(1),
	datad => \Inst_VGA|ALT_INV_Hcnt\(5),
	datae => \Inst_VGA|ALT_INV_Hcnt[8]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_Hcnt[7]~DUPLICATE_q\,
	combout => \Inst_VGA|Equal0~2_combout\);

-- Location: FF_X39_Y29_N31
\Inst_VGA|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~37_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(0));

-- Location: MLABCELL_X39_Y29_N33
\Inst_VGA|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~25_sumout\ = SUM(( \Inst_VGA|Hcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add1~38\ ))
-- \Inst_VGA|Add1~26\ = CARRY(( \Inst_VGA|Hcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(1),
	cin => \Inst_VGA|Add1~38\,
	sumout => \Inst_VGA|Add1~25_sumout\,
	cout => \Inst_VGA|Add1~26\);

-- Location: FF_X39_Y29_N35
\Inst_VGA|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~25_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(1));

-- Location: MLABCELL_X39_Y29_N36
\Inst_VGA|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~29_sumout\ = SUM(( \Inst_VGA|Hcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add1~26\ ))
-- \Inst_VGA|Add1~30\ = CARRY(( \Inst_VGA|Hcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(2),
	cin => \Inst_VGA|Add1~26\,
	sumout => \Inst_VGA|Add1~29_sumout\,
	cout => \Inst_VGA|Add1~30\);

-- Location: FF_X39_Y29_N38
\Inst_VGA|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~29_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(2));

-- Location: MLABCELL_X39_Y29_N39
\Inst_VGA|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~33_sumout\ = SUM(( \Inst_VGA|Hcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add1~30\ ))
-- \Inst_VGA|Add1~34\ = CARRY(( \Inst_VGA|Hcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(3),
	cin => \Inst_VGA|Add1~30\,
	sumout => \Inst_VGA|Add1~33_sumout\,
	cout => \Inst_VGA|Add1~34\);

-- Location: FF_X39_Y29_N41
\Inst_VGA|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~33_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(3));

-- Location: MLABCELL_X39_Y29_N42
\Inst_VGA|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~17_sumout\ = SUM(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add1~34\ ))
-- \Inst_VGA|Add1~18\ = CARRY(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(4),
	cin => \Inst_VGA|Add1~34\,
	sumout => \Inst_VGA|Add1~17_sumout\,
	cout => \Inst_VGA|Add1~18\);

-- Location: FF_X39_Y29_N43
\Inst_VGA|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~17_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(4));

-- Location: MLABCELL_X39_Y29_N45
\Inst_VGA|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~13_sumout\ = SUM(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add1~18\ ))
-- \Inst_VGA|Add1~14\ = CARRY(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(5),
	cin => \Inst_VGA|Add1~18\,
	sumout => \Inst_VGA|Add1~13_sumout\,
	cout => \Inst_VGA|Add1~14\);

-- Location: FF_X39_Y29_N47
\Inst_VGA|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~13_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(5));

-- Location: MLABCELL_X39_Y29_N48
\Inst_VGA|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~21_sumout\ = SUM(( \Inst_VGA|Hcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add1~14\ ))
-- \Inst_VGA|Add1~22\ = CARRY(( \Inst_VGA|Hcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(6),
	cin => \Inst_VGA|Add1~14\,
	sumout => \Inst_VGA|Add1~21_sumout\,
	cout => \Inst_VGA|Add1~22\);

-- Location: FF_X39_Y29_N50
\Inst_VGA|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~21_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(6));

-- Location: MLABCELL_X39_Y29_N51
\Inst_VGA|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~9_sumout\ = SUM(( \Inst_VGA|Hcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add1~22\ ))
-- \Inst_VGA|Add1~10\ = CARRY(( \Inst_VGA|Hcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(7),
	cin => \Inst_VGA|Add1~22\,
	sumout => \Inst_VGA|Add1~9_sumout\,
	cout => \Inst_VGA|Add1~10\);

-- Location: FF_X39_Y29_N52
\Inst_VGA|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~9_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(7));

-- Location: FF_X39_Y29_N56
\Inst_VGA|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~5_sumout\,
	sclr => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(8));

-- Location: MLABCELL_X39_Y29_N24
\Inst_VGA|process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_1~0_combout\ = ( \Inst_VGA|Hcnt\(7) & ( \Inst_VGA|Hcnt\(9) & ( ((!\Inst_VGA|Hcnt\(5) & (!\Inst_VGA|Hcnt\(6) & !\Inst_VGA|Hcnt\(4))) # (\Inst_VGA|Hcnt\(5) & (\Inst_VGA|Hcnt\(6) & \Inst_VGA|Hcnt\(4)))) # (\Inst_VGA|Hcnt\(8)) ) ) ) # ( 
-- !\Inst_VGA|Hcnt\(7) & ( \Inst_VGA|Hcnt\(9) ) ) # ( \Inst_VGA|Hcnt\(7) & ( !\Inst_VGA|Hcnt\(9) ) ) # ( !\Inst_VGA|Hcnt\(7) & ( !\Inst_VGA|Hcnt\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(8),
	datab => \Inst_VGA|ALT_INV_Hcnt\(5),
	datac => \Inst_VGA|ALT_INV_Hcnt\(6),
	datad => \Inst_VGA|ALT_INV_Hcnt\(4),
	datae => \Inst_VGA|ALT_INV_Hcnt\(7),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(9),
	combout => \Inst_VGA|process_1~0_combout\);

-- Location: FF_X39_Y29_N26
\Inst_VGA|Hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hsync~q\);

-- Location: LABCELL_X36_Y29_N30
\Inst_VGA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~37_sumout\ = SUM(( \Inst_VGA|Vcnt\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add0~38\ = CARRY(( \Inst_VGA|Vcnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(0),
	cin => GND,
	sumout => \Inst_VGA|Add0~37_sumout\,
	cout => \Inst_VGA|Add0~38\);

-- Location: LABCELL_X36_Y29_N33
\Inst_VGA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~21_sumout\ = SUM(( \Inst_VGA|Vcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add0~38\ ))
-- \Inst_VGA|Add0~22\ = CARRY(( \Inst_VGA|Vcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(1),
	cin => \Inst_VGA|Add0~38\,
	sumout => \Inst_VGA|Add0~21_sumout\,
	cout => \Inst_VGA|Add0~22\);

-- Location: FF_X36_Y29_N34
\Inst_VGA|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~21_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(1));

-- Location: LABCELL_X36_Y29_N36
\Inst_VGA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~25_sumout\ = SUM(( \Inst_VGA|Vcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add0~22\ ))
-- \Inst_VGA|Add0~26\ = CARRY(( \Inst_VGA|Vcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(2),
	cin => \Inst_VGA|Add0~22\,
	sumout => \Inst_VGA|Add0~25_sumout\,
	cout => \Inst_VGA|Add0~26\);

-- Location: FF_X36_Y29_N38
\Inst_VGA|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~25_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(2));

-- Location: FF_X36_Y29_N53
\Inst_VGA|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~9_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(7));

-- Location: LABCELL_X36_Y29_N39
\Inst_VGA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~29_sumout\ = SUM(( !\Inst_VGA|Vcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add0~26\ ))
-- \Inst_VGA|Add0~30\ = CARRY(( !\Inst_VGA|Vcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(3),
	cin => \Inst_VGA|Add0~26\,
	sumout => \Inst_VGA|Add0~29_sumout\,
	cout => \Inst_VGA|Add0~30\);

-- Location: LABCELL_X36_Y29_N18
\Inst_VGA|Vcnt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~1_combout\ = ( \Inst_VGA|Vcnt\(1) & ( !\Inst_VGA|Add0~29_sumout\ ) ) # ( !\Inst_VGA|Vcnt\(1) & ( (!\Inst_VGA|Add0~29_sumout\) # ((\Inst_VGA|Equal1~1_combout\ & (\Inst_VGA|Equal1~0_combout\ & \Inst_VGA|Vcnt\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000001111111110000000111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal1~1_combout\,
	datab => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	datac => \Inst_VGA|ALT_INV_Vcnt\(2),
	datad => \Inst_VGA|ALT_INV_Add0~29_sumout\,
	dataf => \Inst_VGA|ALT_INV_Vcnt\(1),
	combout => \Inst_VGA|Vcnt~1_combout\);

-- Location: FF_X36_Y29_N19
\Inst_VGA|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Vcnt~1_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(3));

-- Location: LABCELL_X36_Y29_N42
\Inst_VGA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~33_sumout\ = SUM(( \Inst_VGA|Vcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add0~30\ ))
-- \Inst_VGA|Add0~34\ = CARRY(( \Inst_VGA|Vcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(4),
	cin => \Inst_VGA|Add0~30\,
	sumout => \Inst_VGA|Add0~33_sumout\,
	cout => \Inst_VGA|Add0~34\);

-- Location: FF_X36_Y29_N44
\Inst_VGA|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~33_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(4));

-- Location: LABCELL_X36_Y29_N45
\Inst_VGA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~13_sumout\ = SUM(( \Inst_VGA|Vcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add0~34\ ))
-- \Inst_VGA|Add0~14\ = CARRY(( \Inst_VGA|Vcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(5),
	cin => \Inst_VGA|Add0~34\,
	sumout => \Inst_VGA|Add0~13_sumout\,
	cout => \Inst_VGA|Add0~14\);

-- Location: FF_X36_Y29_N46
\Inst_VGA|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~13_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(5));

-- Location: LABCELL_X36_Y29_N48
\Inst_VGA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~17_sumout\ = SUM(( \Inst_VGA|Vcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add0~14\ ))
-- \Inst_VGA|Add0~18\ = CARRY(( \Inst_VGA|Vcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(6),
	cin => \Inst_VGA|Add0~14\,
	sumout => \Inst_VGA|Add0~17_sumout\,
	cout => \Inst_VGA|Add0~18\);

-- Location: FF_X36_Y29_N49
\Inst_VGA|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~17_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(6));

-- Location: LABCELL_X36_Y29_N51
\Inst_VGA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~9_sumout\ = SUM(( \Inst_VGA|Vcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add0~18\ ))
-- \Inst_VGA|Add0~10\ = CARRY(( \Inst_VGA|Vcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(7),
	cin => \Inst_VGA|Add0~18\,
	sumout => \Inst_VGA|Add0~9_sumout\,
	cout => \Inst_VGA|Add0~10\);

-- Location: FF_X36_Y29_N52
\Inst_VGA|Vcnt[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~9_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt[7]~DUPLICATE_q\);

-- Location: FF_X36_Y29_N22
\Inst_VGA|Vcnt[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Vcnt~0_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt[9]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y29_N54
\Inst_VGA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~5_sumout\ = SUM(( \Inst_VGA|Vcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add0~10\ ))
-- \Inst_VGA|Add0~6\ = CARRY(( \Inst_VGA|Vcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(8),
	cin => \Inst_VGA|Add0~10\,
	sumout => \Inst_VGA|Add0~5_sumout\,
	cout => \Inst_VGA|Add0~6\);

-- Location: FF_X36_Y29_N55
\Inst_VGA|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~5_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(8));

-- Location: LABCELL_X37_Y29_N12
\Inst_VGA|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~0_combout\ = ( !\Inst_VGA|Vcnt[9]~DUPLICATE_q\ & ( !\Inst_VGA|Vcnt\(8) & ( (!\Inst_VGA|Vcnt[7]~DUPLICATE_q\ & !\Inst_VGA|Vcnt\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt[7]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_Vcnt\(5),
	datae => \Inst_VGA|ALT_INV_Vcnt[9]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_Vcnt\(8),
	combout => \Inst_VGA|Equal1~0_combout\);

-- Location: LABCELL_X36_Y29_N0
\Inst_VGA|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~2_combout\ = ( \Inst_VGA|Equal1~0_combout\ & ( (!\Inst_VGA|Vcnt\(1) & (\Inst_VGA|Equal1~1_combout\ & \Inst_VGA|Vcnt\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(1),
	datac => \Inst_VGA|ALT_INV_Equal1~1_combout\,
	datad => \Inst_VGA|ALT_INV_Vcnt\(2),
	dataf => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	combout => \Inst_VGA|Equal1~2_combout\);

-- Location: FF_X36_Y29_N31
\Inst_VGA|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~37_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(0));

-- Location: LABCELL_X36_Y29_N9
\Inst_VGA|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~1_combout\ = ( !\Inst_VGA|Vcnt\(3) & ( (!\Inst_VGA|Vcnt\(0) & (!\Inst_VGA|Vcnt\(4) & !\Inst_VGA|Vcnt\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(0),
	datac => \Inst_VGA|ALT_INV_Vcnt\(4),
	datad => \Inst_VGA|ALT_INV_Vcnt\(6),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(3),
	combout => \Inst_VGA|Equal1~1_combout\);

-- Location: LABCELL_X36_Y29_N57
\Inst_VGA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~1_sumout\ = SUM(( !\Inst_VGA|Vcnt\(9) ) + ( GND ) + ( \Inst_VGA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(9),
	cin => \Inst_VGA|Add0~6\,
	sumout => \Inst_VGA|Add0~1_sumout\);

-- Location: LABCELL_X36_Y29_N21
\Inst_VGA|Vcnt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~0_combout\ = ( \Inst_VGA|Vcnt\(1) & ( !\Inst_VGA|Add0~1_sumout\ ) ) # ( !\Inst_VGA|Vcnt\(1) & ( (!\Inst_VGA|Add0~1_sumout\) # ((\Inst_VGA|Equal1~1_combout\ & (\Inst_VGA|Equal1~0_combout\ & \Inst_VGA|Vcnt\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110001111100001111000111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal1~1_combout\,
	datab => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	datac => \Inst_VGA|ALT_INV_Add0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Vcnt\(2),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(1),
	combout => \Inst_VGA|Vcnt~0_combout\);

-- Location: FF_X36_Y29_N23
\Inst_VGA|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Vcnt~0_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(9));

-- Location: LABCELL_X36_Y29_N3
\Inst_VGA|process_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~0_combout\ = ( \Inst_VGA|Vcnt\(7) & ( (\Inst_VGA|Vcnt\(8) & (\Inst_VGA|Vcnt\(5) & \Inst_VGA|Vcnt\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Vcnt\(8),
	datac => \Inst_VGA|ALT_INV_Vcnt\(5),
	datad => \Inst_VGA|ALT_INV_Vcnt\(6),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(7),
	combout => \Inst_VGA|process_2~0_combout\);

-- Location: LABCELL_X36_Y29_N12
\Inst_VGA|process_2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~1_combout\ = ( \Inst_VGA|Vcnt\(2) & ( \Inst_VGA|Vcnt\(1) ) ) # ( !\Inst_VGA|Vcnt\(2) & ( \Inst_VGA|Vcnt\(1) & ( (!\Inst_VGA|Vcnt\(9)) # (((!\Inst_VGA|process_2~0_combout\) # (\Inst_VGA|Vcnt\(3))) # (\Inst_VGA|Vcnt\(4))) ) ) ) # ( 
-- \Inst_VGA|Vcnt\(2) & ( !\Inst_VGA|Vcnt\(1) ) ) # ( !\Inst_VGA|Vcnt\(2) & ( !\Inst_VGA|Vcnt\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(9),
	datab => \Inst_VGA|ALT_INV_Vcnt\(4),
	datac => \Inst_VGA|ALT_INV_process_2~0_combout\,
	datad => \Inst_VGA|ALT_INV_Vcnt\(3),
	datae => \Inst_VGA|ALT_INV_Vcnt\(2),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(1),
	combout => \Inst_VGA|process_2~1_combout\);

-- Location: FF_X36_Y29_N14
\Inst_VGA|Vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|process_2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vsync~q\);

-- Location: IOIBUF_X2_Y0_N58
\filterIn~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_filterIn,
	o => \filterIn~input_o\);

-- Location: LABCELL_X36_Y29_N6
\Inst_VGA|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan0~0_combout\ = ( !\Inst_VGA|Vcnt\(4) & ( (!\Inst_VGA|Vcnt\(0)) # (((!\Inst_VGA|Vcnt\(1)) # (!\Inst_VGA|Vcnt\(2))) # (\Inst_VGA|Vcnt\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111011111111111111101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(0),
	datab => \Inst_VGA|ALT_INV_Vcnt\(3),
	datac => \Inst_VGA|ALT_INV_Vcnt\(1),
	datad => \Inst_VGA|ALT_INV_Vcnt\(2),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(4),
	combout => \Inst_VGA|LessThan0~0_combout\);

-- Location: LABCELL_X36_Y29_N24
\Inst_VGA|activeArea~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~0_combout\ = ( !\Inst_VGA|Vcnt\(8) & ( \Inst_VGA|LessThan0~0_combout\ & ( \Inst_VGA|Vcnt\(9) ) ) ) # ( !\Inst_VGA|Vcnt\(8) & ( !\Inst_VGA|LessThan0~0_combout\ & ( (\Inst_VGA|Vcnt\(9) & ((!\Inst_VGA|Vcnt\(5)) # ((!\Inst_VGA|Vcnt\(7)) # 
-- (!\Inst_VGA|Vcnt\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(9),
	datab => \Inst_VGA|ALT_INV_Vcnt\(5),
	datac => \Inst_VGA|ALT_INV_Vcnt\(7),
	datad => \Inst_VGA|ALT_INV_Vcnt\(6),
	datae => \Inst_VGA|ALT_INV_Vcnt\(8),
	dataf => \Inst_VGA|ALT_INV_LessThan0~0_combout\,
	combout => \Inst_VGA|activeArea~0_combout\);

-- Location: MLABCELL_X39_Y29_N12
\Inst_VGA|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~1_combout\ = ( \Inst_VGA|Equal0~0_combout\ & ( (!\Inst_VGA|Hcnt[7]~DUPLICATE_q\ & (\Inst_VGA|Hcnt[8]~DUPLICATE_q\ & \Inst_VGA|Hcnt\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt[7]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_Hcnt[8]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_Hcnt\(1),
	dataf => \Inst_VGA|ALT_INV_Equal0~0_combout\,
	combout => \Inst_VGA|Equal0~1_combout\);

-- Location: MLABCELL_X39_Y29_N6
\Inst_VGA|activeArea~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~1_combout\ = ( \Inst_VGA|activeArea~q\ & ( \Inst_VGA|Equal0~1_combout\ & ( (!\Inst_VGA|Hcnt\(5)) # (\Inst_VGA|Hcnt\(9)) ) ) ) # ( !\Inst_VGA|activeArea~q\ & ( \Inst_VGA|Equal0~1_combout\ & ( (!\Inst_VGA|Hcnt\(5) & (\Inst_VGA|Hcnt\(9) 
-- & ((\Inst_VGA|Equal1~2_combout\) # (\Inst_VGA|activeArea~0_combout\)))) ) ) ) # ( \Inst_VGA|activeArea~q\ & ( !\Inst_VGA|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000010011001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_activeArea~0_combout\,
	datab => \Inst_VGA|ALT_INV_Hcnt\(5),
	datac => \Inst_VGA|ALT_INV_Equal1~2_combout\,
	datad => \Inst_VGA|ALT_INV_Hcnt\(9),
	datae => \Inst_VGA|ALT_INV_activeArea~q\,
	dataf => \Inst_VGA|ALT_INV_Equal0~1_combout\,
	combout => \Inst_VGA|activeArea~1_combout\);

-- Location: FF_X39_Y29_N8
\Inst_VGA|activeArea\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|activeArea~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|activeArea~q\);

-- Location: IOIBUF_X54_Y0_N35
\ov7670_pclk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_pclk,
	o => \ov7670_pclk~input_o\);

-- Location: CLKCTRL_G7
\ov7670_pclk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \ov7670_pclk~input_o\,
	outclk => \ov7670_pclk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X52_Y0_N52
\ov7670_vsync~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_vsync,
	o => \ov7670_vsync~input_o\);

-- Location: FF_X42_Y23_N56
\Inst_ov7670_capture|latched_vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_vsync~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_vsync~q\);

-- Location: IOIBUF_X58_Y0_N41
\ov7670_href~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_href,
	o => \ov7670_href~input_o\);

-- Location: FF_X45_Y23_N13
\Inst_ov7670_capture|latched_href\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_href~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_href~q\);

-- Location: LABCELL_X43_Y23_N51
\Inst_ov7670_capture|href_last~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~2_combout\ = ( !\Inst_ov7670_capture|latched_vsync~q\ & ( (!\Inst_ov7670_capture|href_last\(2) & \Inst_ov7670_capture|latched_href~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_href_last\(2),
	datad => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	combout => \Inst_ov7670_capture|href_last~2_combout\);

-- Location: FF_X43_Y23_N53
\Inst_ov7670_capture|href_last[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(0));

-- Location: FF_X43_Y23_N58
\Inst_ov7670_capture|href_last[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last[2]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y23_N24
\Inst_ov7670_capture|href_last~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~1_combout\ = ( !\Inst_ov7670_capture|href_last[2]~DUPLICATE_q\ & ( (\Inst_ov7670_capture|href_last\(0) & !\Inst_ov7670_capture|latched_vsync~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_href_last\(0),
	datad => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_href_last[2]~DUPLICATE_q\,
	combout => \Inst_ov7670_capture|href_last~1_combout\);

-- Location: FF_X43_Y23_N26
\Inst_ov7670_capture|href_last[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(1));

-- Location: LABCELL_X43_Y23_N57
\Inst_ov7670_capture|href_last~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~0_combout\ = ( \Inst_ov7670_capture|href_last\(1) & ( (!\Inst_ov7670_capture|latched_vsync~q\ & !\Inst_ov7670_capture|href_last\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	datad => \Inst_ov7670_capture|ALT_INV_href_last\(2),
	dataf => \Inst_ov7670_capture|ALT_INV_href_last\(1),
	combout => \Inst_ov7670_capture|href_last~0_combout\);

-- Location: FF_X43_Y23_N59
\Inst_ov7670_capture|href_last[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(2));

-- Location: FF_X43_Y23_N8
\Inst_ov7670_capture|href_hold~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_href~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_hold~DUPLICATE_q\);

-- Location: FF_X43_Y23_N7
\Inst_ov7670_capture|href_hold\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_href~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_hold~q\);

-- Location: LABCELL_X43_Y23_N18
\Inst_ov7670_capture|line~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~1_combout\ = ( \Inst_ov7670_capture|latched_href~q\ & ( !\Inst_ov7670_capture|href_hold~q\ $ (\Inst_ov7670_capture|line\(0)) ) ) # ( !\Inst_ov7670_capture|latched_href~q\ & ( \Inst_ov7670_capture|line\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_href_hold~q\,
	datad => \Inst_ov7670_capture|ALT_INV_line\(0),
	dataf => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	combout => \Inst_ov7670_capture|line~1_combout\);

-- Location: FF_X43_Y23_N20
\Inst_ov7670_capture|line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|line~1_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(0));

-- Location: LABCELL_X43_Y23_N36
\Inst_ov7670_capture|line~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~0_combout\ = ( \Inst_ov7670_capture|latched_href~q\ & ( !\Inst_ov7670_capture|line\(1) $ (((!\Inst_ov7670_capture|line\(0)) # (\Inst_ov7670_capture|href_hold~DUPLICATE_q\))) ) ) # ( !\Inst_ov7670_capture|latched_href~q\ & ( 
-- \Inst_ov7670_capture|line\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_href_hold~DUPLICATE_q\,
	datac => \Inst_ov7670_capture|ALT_INV_line\(0),
	datad => \Inst_ov7670_capture|ALT_INV_line\(1),
	dataf => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	combout => \Inst_ov7670_capture|line~0_combout\);

-- Location: FF_X43_Y23_N38
\Inst_ov7670_capture|line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|line~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(1));

-- Location: LABCELL_X43_Y23_N39
\Inst_ov7670_capture|we_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|we_reg~0_combout\ = ( \Inst_ov7670_capture|line\(1) & ( \Inst_ov7670_capture|href_last\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_href_last\(2),
	dataf => \Inst_ov7670_capture|ALT_INV_line\(1),
	combout => \Inst_ov7670_capture|we_reg~0_combout\);

-- Location: FF_X43_Y23_N41
\Inst_ov7670_capture|we_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|we_reg~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|we_reg~q\);

-- Location: LABCELL_X42_Y23_N0
\Inst_ov7670_capture|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~17_sumout\ = SUM(( \Inst_ov7670_capture|address\(0) ) + ( \Inst_ov7670_capture|we_reg~q\ ) + ( !VCC ))
-- \Inst_ov7670_capture|Add0~18\ = CARRY(( \Inst_ov7670_capture|address\(0) ) + ( \Inst_ov7670_capture|we_reg~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(0),
	cin => GND,
	sumout => \Inst_ov7670_capture|Add0~17_sumout\,
	cout => \Inst_ov7670_capture|Add0~18\);

-- Location: FF_X42_Y23_N2
\Inst_ov7670_capture|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~17_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(0));

-- Location: LABCELL_X42_Y23_N3
\Inst_ov7670_capture|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~21_sumout\ = SUM(( \Inst_ov7670_capture|address\(1) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~18\ ))
-- \Inst_ov7670_capture|Add0~22\ = CARRY(( \Inst_ov7670_capture|address\(1) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|ALT_INV_address\(1),
	cin => \Inst_ov7670_capture|Add0~18\,
	sumout => \Inst_ov7670_capture|Add0~21_sumout\,
	cout => \Inst_ov7670_capture|Add0~22\);

-- Location: FF_X42_Y23_N5
\Inst_ov7670_capture|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~21_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(1));

-- Location: LABCELL_X42_Y23_N6
\Inst_ov7670_capture|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~25_sumout\ = SUM(( \Inst_ov7670_capture|address\(2) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~22\ ))
-- \Inst_ov7670_capture|Add0~26\ = CARRY(( \Inst_ov7670_capture|address\(2) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(2),
	cin => \Inst_ov7670_capture|Add0~22\,
	sumout => \Inst_ov7670_capture|Add0~25_sumout\,
	cout => \Inst_ov7670_capture|Add0~26\);

-- Location: FF_X42_Y23_N7
\Inst_ov7670_capture|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~25_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(2));

-- Location: LABCELL_X42_Y23_N9
\Inst_ov7670_capture|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~29_sumout\ = SUM(( \Inst_ov7670_capture|address\(3) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~26\ ))
-- \Inst_ov7670_capture|Add0~30\ = CARRY(( \Inst_ov7670_capture|address\(3) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(3),
	cin => \Inst_ov7670_capture|Add0~26\,
	sumout => \Inst_ov7670_capture|Add0~29_sumout\,
	cout => \Inst_ov7670_capture|Add0~30\);

-- Location: FF_X42_Y23_N11
\Inst_ov7670_capture|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~29_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(3));

-- Location: LABCELL_X42_Y23_N12
\Inst_ov7670_capture|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~33_sumout\ = SUM(( \Inst_ov7670_capture|address\(4) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~30\ ))
-- \Inst_ov7670_capture|Add0~34\ = CARRY(( \Inst_ov7670_capture|address\(4) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(4),
	cin => \Inst_ov7670_capture|Add0~30\,
	sumout => \Inst_ov7670_capture|Add0~33_sumout\,
	cout => \Inst_ov7670_capture|Add0~34\);

-- Location: FF_X42_Y23_N13
\Inst_ov7670_capture|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~33_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(4));

-- Location: LABCELL_X42_Y23_N15
\Inst_ov7670_capture|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~37_sumout\ = SUM(( \Inst_ov7670_capture|address\(5) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~34\ ))
-- \Inst_ov7670_capture|Add0~38\ = CARRY(( \Inst_ov7670_capture|address\(5) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(5),
	cin => \Inst_ov7670_capture|Add0~34\,
	sumout => \Inst_ov7670_capture|Add0~37_sumout\,
	cout => \Inst_ov7670_capture|Add0~38\);

-- Location: FF_X42_Y23_N17
\Inst_ov7670_capture|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~37_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(5));

-- Location: LABCELL_X42_Y23_N18
\Inst_ov7670_capture|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~41_sumout\ = SUM(( \Inst_ov7670_capture|address\(6) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~38\ ))
-- \Inst_ov7670_capture|Add0~42\ = CARRY(( \Inst_ov7670_capture|address\(6) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(6),
	cin => \Inst_ov7670_capture|Add0~38\,
	sumout => \Inst_ov7670_capture|Add0~41_sumout\,
	cout => \Inst_ov7670_capture|Add0~42\);

-- Location: FF_X42_Y23_N20
\Inst_ov7670_capture|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~41_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(6));

-- Location: LABCELL_X42_Y23_N21
\Inst_ov7670_capture|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~45_sumout\ = SUM(( \Inst_ov7670_capture|address\(7) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~42\ ))
-- \Inst_ov7670_capture|Add0~46\ = CARRY(( \Inst_ov7670_capture|address\(7) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(7),
	cin => \Inst_ov7670_capture|Add0~42\,
	sumout => \Inst_ov7670_capture|Add0~45_sumout\,
	cout => \Inst_ov7670_capture|Add0~46\);

-- Location: FF_X42_Y23_N22
\Inst_ov7670_capture|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~45_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(7));

-- Location: LABCELL_X42_Y23_N24
\Inst_ov7670_capture|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~49_sumout\ = SUM(( \Inst_ov7670_capture|address\(8) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~46\ ))
-- \Inst_ov7670_capture|Add0~50\ = CARRY(( \Inst_ov7670_capture|address\(8) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(8),
	cin => \Inst_ov7670_capture|Add0~46\,
	sumout => \Inst_ov7670_capture|Add0~49_sumout\,
	cout => \Inst_ov7670_capture|Add0~50\);

-- Location: FF_X42_Y23_N25
\Inst_ov7670_capture|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~49_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(8));

-- Location: LABCELL_X42_Y23_N27
\Inst_ov7670_capture|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~53_sumout\ = SUM(( \Inst_ov7670_capture|address\(9) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~50\ ))
-- \Inst_ov7670_capture|Add0~54\ = CARRY(( \Inst_ov7670_capture|address\(9) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(9),
	cin => \Inst_ov7670_capture|Add0~50\,
	sumout => \Inst_ov7670_capture|Add0~53_sumout\,
	cout => \Inst_ov7670_capture|Add0~54\);

-- Location: FF_X42_Y23_N28
\Inst_ov7670_capture|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~53_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(9));

-- Location: LABCELL_X42_Y23_N30
\Inst_ov7670_capture|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~57_sumout\ = SUM(( \Inst_ov7670_capture|address\(10) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~54\ ))
-- \Inst_ov7670_capture|Add0~58\ = CARRY(( \Inst_ov7670_capture|address\(10) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(10),
	cin => \Inst_ov7670_capture|Add0~54\,
	sumout => \Inst_ov7670_capture|Add0~57_sumout\,
	cout => \Inst_ov7670_capture|Add0~58\);

-- Location: FF_X42_Y23_N31
\Inst_ov7670_capture|address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~57_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(10));

-- Location: LABCELL_X42_Y23_N33
\Inst_ov7670_capture|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~61_sumout\ = SUM(( \Inst_ov7670_capture|address[11]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~58\ ))
-- \Inst_ov7670_capture|Add0~62\ = CARRY(( \Inst_ov7670_capture|address[11]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address[11]~DUPLICATE_q\,
	cin => \Inst_ov7670_capture|Add0~58\,
	sumout => \Inst_ov7670_capture|Add0~61_sumout\,
	cout => \Inst_ov7670_capture|Add0~62\);

-- Location: FF_X42_Y23_N34
\Inst_ov7670_capture|address[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~61_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[11]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y23_N36
\Inst_ov7670_capture|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~65_sumout\ = SUM(( \Inst_ov7670_capture|address\(12) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~62\ ))
-- \Inst_ov7670_capture|Add0~66\ = CARRY(( \Inst_ov7670_capture|address\(12) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(12),
	cin => \Inst_ov7670_capture|Add0~62\,
	sumout => \Inst_ov7670_capture|Add0~65_sumout\,
	cout => \Inst_ov7670_capture|Add0~66\);

-- Location: FF_X42_Y23_N37
\Inst_ov7670_capture|address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~65_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(12));

-- Location: LABCELL_X42_Y23_N39
\Inst_ov7670_capture|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~5_sumout\ = SUM(( \Inst_ov7670_capture|address[13]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~66\ ))
-- \Inst_ov7670_capture|Add0~6\ = CARRY(( \Inst_ov7670_capture|address[13]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	cin => \Inst_ov7670_capture|Add0~66\,
	sumout => \Inst_ov7670_capture|Add0~5_sumout\,
	cout => \Inst_ov7670_capture|Add0~6\);

-- Location: FF_X42_Y23_N41
\Inst_ov7670_capture|address[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~5_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[13]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y23_N42
\Inst_ov7670_capture|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~9_sumout\ = SUM(( \Inst_ov7670_capture|address\(14) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~6\ ))
-- \Inst_ov7670_capture|Add0~10\ = CARRY(( \Inst_ov7670_capture|address\(14) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(14),
	cin => \Inst_ov7670_capture|Add0~6\,
	sumout => \Inst_ov7670_capture|Add0~9_sumout\,
	cout => \Inst_ov7670_capture|Add0~10\);

-- Location: FF_X42_Y23_N44
\Inst_ov7670_capture|address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~9_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(14));

-- Location: LABCELL_X42_Y23_N45
\Inst_ov7670_capture|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~13_sumout\ = SUM(( \Inst_ov7670_capture|address\(15) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~10\ ))
-- \Inst_ov7670_capture|Add0~14\ = CARRY(( \Inst_ov7670_capture|address\(15) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	cin => \Inst_ov7670_capture|Add0~10\,
	sumout => \Inst_ov7670_capture|Add0~13_sumout\,
	cout => \Inst_ov7670_capture|Add0~14\);

-- Location: FF_X42_Y23_N46
\Inst_ov7670_capture|address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~13_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(15));

-- Location: LABCELL_X42_Y23_N48
\Inst_ov7670_capture|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~1_sumout\ = SUM(( \Inst_ov7670_capture|address\(16) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(16),
	cin => \Inst_ov7670_capture|Add0~14\,
	sumout => \Inst_ov7670_capture|Add0~1_sumout\);

-- Location: FF_X42_Y23_N50
\Inst_ov7670_capture|address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~1_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(16));

-- Location: FF_X43_Y23_N40
\Inst_ov7670_capture|we_reg~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|we_reg~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|we_reg~DUPLICATE_q\);

-- Location: LABCELL_X42_Y22_N24
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = ( \Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|we_reg~DUPLICATE_q\ & ( (!\Inst_ov7670_capture|address\(14) & 
-- (\Inst_ov7670_capture|address\(16) & \Inst_ov7670_capture|address[13]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(14),
	datac => \Inst_ov7670_capture|ALT_INV_address\(16),
	datad => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: IOIBUF_X60_Y0_N35
\ov7670_data[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(7),
	o => \ov7670_data[7]~input_o\);

-- Location: FF_X45_Y23_N53
\Inst_ov7670_capture|latched_d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[7]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(7));

-- Location: LABCELL_X45_Y23_N45
\Inst_ov7670_capture|d_latch[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[7]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(7),
	combout => \Inst_ov7670_capture|d_latch[7]~feeder_combout\);

-- Location: FF_X45_Y23_N47
\Inst_ov7670_capture|d_latch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[7]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(7));

-- Location: FF_X45_Y23_N44
\Inst_ov7670_capture|d_latch[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(7),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(15));

-- Location: FF_X42_Y23_N1
\Inst_ov7670_capture|address[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~17_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

-- Location: FF_X42_Y23_N10
\Inst_ov7670_capture|address[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~29_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[3]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y26_N0
\Inst_Address_Generator|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~29_sumout\ = SUM(( \Inst_Address_Generator|val\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_Address_Generator|Add0~30\ = CARRY(( \Inst_Address_Generator|val\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(0),
	cin => GND,
	sumout => \Inst_Address_Generator|Add0~29_sumout\,
	cout => \Inst_Address_Generator|Add0~30\);

-- Location: MLABCELL_X39_Y26_N3
\Inst_Address_Generator|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~33_sumout\ = SUM(( \Inst_Address_Generator|val\(1) ) + ( GND ) + ( \Inst_Address_Generator|Add0~30\ ))
-- \Inst_Address_Generator|Add0~34\ = CARRY(( \Inst_Address_Generator|val\(1) ) + ( GND ) + ( \Inst_Address_Generator|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(1),
	cin => \Inst_Address_Generator|Add0~30\,
	sumout => \Inst_Address_Generator|Add0~33_sumout\,
	cout => \Inst_Address_Generator|Add0~34\);

-- Location: FF_X39_Y26_N4
\Inst_Address_Generator|val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~33_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(1));

-- Location: MLABCELL_X39_Y26_N6
\Inst_Address_Generator|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~37_sumout\ = SUM(( \Inst_Address_Generator|val\(2) ) + ( GND ) + ( \Inst_Address_Generator|Add0~34\ ))
-- \Inst_Address_Generator|Add0~38\ = CARRY(( \Inst_Address_Generator|val\(2) ) + ( GND ) + ( \Inst_Address_Generator|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(2),
	cin => \Inst_Address_Generator|Add0~34\,
	sumout => \Inst_Address_Generator|Add0~37_sumout\,
	cout => \Inst_Address_Generator|Add0~38\);

-- Location: FF_X39_Y26_N8
\Inst_Address_Generator|val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~37_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(2));

-- Location: MLABCELL_X39_Y26_N9
\Inst_Address_Generator|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~41_sumout\ = SUM(( \Inst_Address_Generator|val\(3) ) + ( GND ) + ( \Inst_Address_Generator|Add0~38\ ))
-- \Inst_Address_Generator|Add0~42\ = CARRY(( \Inst_Address_Generator|val\(3) ) + ( GND ) + ( \Inst_Address_Generator|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(3),
	cin => \Inst_Address_Generator|Add0~38\,
	sumout => \Inst_Address_Generator|Add0~41_sumout\,
	cout => \Inst_Address_Generator|Add0~42\);

-- Location: FF_X39_Y26_N10
\Inst_Address_Generator|val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~41_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(3));

-- Location: MLABCELL_X39_Y26_N12
\Inst_Address_Generator|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~45_sumout\ = SUM(( \Inst_Address_Generator|val\(4) ) + ( GND ) + ( \Inst_Address_Generator|Add0~42\ ))
-- \Inst_Address_Generator|Add0~46\ = CARRY(( \Inst_Address_Generator|val\(4) ) + ( GND ) + ( \Inst_Address_Generator|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(4),
	cin => \Inst_Address_Generator|Add0~42\,
	sumout => \Inst_Address_Generator|Add0~45_sumout\,
	cout => \Inst_Address_Generator|Add0~46\);

-- Location: FF_X39_Y26_N13
\Inst_Address_Generator|val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~45_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(4));

-- Location: MLABCELL_X39_Y26_N15
\Inst_Address_Generator|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~49_sumout\ = SUM(( \Inst_Address_Generator|val\(5) ) + ( GND ) + ( \Inst_Address_Generator|Add0~46\ ))
-- \Inst_Address_Generator|Add0~50\ = CARRY(( \Inst_Address_Generator|val\(5) ) + ( GND ) + ( \Inst_Address_Generator|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(5),
	cin => \Inst_Address_Generator|Add0~46\,
	sumout => \Inst_Address_Generator|Add0~49_sumout\,
	cout => \Inst_Address_Generator|Add0~50\);

-- Location: FF_X39_Y26_N16
\Inst_Address_Generator|val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~49_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(5));

-- Location: MLABCELL_X39_Y26_N18
\Inst_Address_Generator|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~53_sumout\ = SUM(( \Inst_Address_Generator|val\(6) ) + ( GND ) + ( \Inst_Address_Generator|Add0~50\ ))
-- \Inst_Address_Generator|Add0~54\ = CARRY(( \Inst_Address_Generator|val\(6) ) + ( GND ) + ( \Inst_Address_Generator|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(6),
	cin => \Inst_Address_Generator|Add0~50\,
	sumout => \Inst_Address_Generator|Add0~53_sumout\,
	cout => \Inst_Address_Generator|Add0~54\);

-- Location: FF_X39_Y26_N20
\Inst_Address_Generator|val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~53_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(6));

-- Location: MLABCELL_X39_Y26_N21
\Inst_Address_Generator|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~57_sumout\ = SUM(( \Inst_Address_Generator|val\(7) ) + ( GND ) + ( \Inst_Address_Generator|Add0~54\ ))
-- \Inst_Address_Generator|Add0~58\ = CARRY(( \Inst_Address_Generator|val\(7) ) + ( GND ) + ( \Inst_Address_Generator|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(7),
	cin => \Inst_Address_Generator|Add0~54\,
	sumout => \Inst_Address_Generator|Add0~57_sumout\,
	cout => \Inst_Address_Generator|Add0~58\);

-- Location: FF_X39_Y26_N22
\Inst_Address_Generator|val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~57_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(7));

-- Location: MLABCELL_X39_Y26_N24
\Inst_Address_Generator|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~61_sumout\ = SUM(( \Inst_Address_Generator|val\(8) ) + ( GND ) + ( \Inst_Address_Generator|Add0~58\ ))
-- \Inst_Address_Generator|Add0~62\ = CARRY(( \Inst_Address_Generator|val\(8) ) + ( GND ) + ( \Inst_Address_Generator|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(8),
	cin => \Inst_Address_Generator|Add0~58\,
	sumout => \Inst_Address_Generator|Add0~61_sumout\,
	cout => \Inst_Address_Generator|Add0~62\);

-- Location: FF_X39_Y26_N26
\Inst_Address_Generator|val[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~61_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(8));

-- Location: MLABCELL_X39_Y26_N27
\Inst_Address_Generator|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~65_sumout\ = SUM(( \Inst_Address_Generator|val\(9) ) + ( GND ) + ( \Inst_Address_Generator|Add0~62\ ))
-- \Inst_Address_Generator|Add0~66\ = CARRY(( \Inst_Address_Generator|val\(9) ) + ( GND ) + ( \Inst_Address_Generator|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(9),
	cin => \Inst_Address_Generator|Add0~62\,
	sumout => \Inst_Address_Generator|Add0~65_sumout\,
	cout => \Inst_Address_Generator|Add0~66\);

-- Location: FF_X39_Y26_N28
\Inst_Address_Generator|val[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~65_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(9));

-- Location: MLABCELL_X39_Y26_N30
\Inst_Address_Generator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~25_sumout\ = SUM(( \Inst_Address_Generator|val\(10) ) + ( GND ) + ( \Inst_Address_Generator|Add0~66\ ))
-- \Inst_Address_Generator|Add0~26\ = CARRY(( \Inst_Address_Generator|val\(10) ) + ( GND ) + ( \Inst_Address_Generator|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(10),
	cin => \Inst_Address_Generator|Add0~66\,
	sumout => \Inst_Address_Generator|Add0~25_sumout\,
	cout => \Inst_Address_Generator|Add0~26\);

-- Location: FF_X39_Y26_N31
\Inst_Address_Generator|val[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~25_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(10));

-- Location: MLABCELL_X39_Y26_N33
\Inst_Address_Generator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~21_sumout\ = SUM(( \Inst_Address_Generator|val\(11) ) + ( GND ) + ( \Inst_Address_Generator|Add0~26\ ))
-- \Inst_Address_Generator|Add0~22\ = CARRY(( \Inst_Address_Generator|val\(11) ) + ( GND ) + ( \Inst_Address_Generator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(11),
	cin => \Inst_Address_Generator|Add0~26\,
	sumout => \Inst_Address_Generator|Add0~21_sumout\,
	cout => \Inst_Address_Generator|Add0~22\);

-- Location: FF_X39_Y26_N35
\Inst_Address_Generator|val[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~21_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(11));

-- Location: MLABCELL_X39_Y26_N36
\Inst_Address_Generator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~17_sumout\ = SUM(( \Inst_Address_Generator|val\(12) ) + ( GND ) + ( \Inst_Address_Generator|Add0~22\ ))
-- \Inst_Address_Generator|Add0~18\ = CARRY(( \Inst_Address_Generator|val\(12) ) + ( GND ) + ( \Inst_Address_Generator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(12),
	cin => \Inst_Address_Generator|Add0~22\,
	sumout => \Inst_Address_Generator|Add0~17_sumout\,
	cout => \Inst_Address_Generator|Add0~18\);

-- Location: FF_X39_Y26_N37
\Inst_Address_Generator|val[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~17_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(12));

-- Location: FF_X39_Y26_N34
\Inst_Address_Generator|val[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~21_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[11]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y26_N39
\Inst_Address_Generator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~13_sumout\ = SUM(( \Inst_Address_Generator|val\(13) ) + ( GND ) + ( \Inst_Address_Generator|Add0~18\ ))
-- \Inst_Address_Generator|Add0~14\ = CARRY(( \Inst_Address_Generator|val\(13) ) + ( GND ) + ( \Inst_Address_Generator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	cin => \Inst_Address_Generator|Add0~18\,
	sumout => \Inst_Address_Generator|Add0~13_sumout\,
	cout => \Inst_Address_Generator|Add0~14\);

-- Location: FF_X39_Y26_N40
\Inst_Address_Generator|val[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~13_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(13));

-- Location: LABCELL_X40_Y26_N48
\Inst_Address_Generator|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|LessThan0~0_combout\ = ( \Inst_Address_Generator|val[11]~DUPLICATE_q\ & ( \Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(10)) # (\Inst_Address_Generator|val\(12)) ) ) ) # ( 
-- !\Inst_Address_Generator|val[11]~DUPLICATE_q\ & ( \Inst_Address_Generator|val\(13) & ( \Inst_Address_Generator|val\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(12),
	datac => \Inst_Address_Generator|ALT_INV_val\(10),
	datae => \Inst_Address_Generator|ALT_INV_val[11]~DUPLICATE_q\,
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \Inst_Address_Generator|LessThan0~0_combout\);

-- Location: MLABCELL_X39_Y26_N42
\Inst_Address_Generator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~9_sumout\ = SUM(( \Inst_Address_Generator|val\(14) ) + ( GND ) + ( \Inst_Address_Generator|Add0~14\ ))
-- \Inst_Address_Generator|Add0~10\ = CARRY(( \Inst_Address_Generator|val\(14) ) + ( GND ) + ( \Inst_Address_Generator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(14),
	cin => \Inst_Address_Generator|Add0~14\,
	sumout => \Inst_Address_Generator|Add0~9_sumout\,
	cout => \Inst_Address_Generator|Add0~10\);

-- Location: FF_X39_Y26_N44
\Inst_Address_Generator|val[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~9_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(14));

-- Location: MLABCELL_X39_Y26_N45
\Inst_Address_Generator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~5_sumout\ = SUM(( \Inst_Address_Generator|val\(15) ) + ( GND ) + ( \Inst_Address_Generator|Add0~10\ ))
-- \Inst_Address_Generator|Add0~6\ = CARRY(( \Inst_Address_Generator|val\(15) ) + ( GND ) + ( \Inst_Address_Generator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	cin => \Inst_Address_Generator|Add0~10\,
	sumout => \Inst_Address_Generator|Add0~5_sumout\,
	cout => \Inst_Address_Generator|Add0~6\);

-- Location: FF_X39_Y26_N46
\Inst_Address_Generator|val[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~5_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(15));

-- Location: MLABCELL_X39_Y26_N48
\Inst_Address_Generator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~1_sumout\ = SUM(( \Inst_Address_Generator|val\(16) ) + ( GND ) + ( \Inst_Address_Generator|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(16),
	cin => \Inst_Address_Generator|Add0~6\,
	sumout => \Inst_Address_Generator|Add0~1_sumout\);

-- Location: FF_X39_Y26_N49
\Inst_Address_Generator|val[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~1_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(16));

-- Location: MLABCELL_X39_Y26_N54
\Inst_Address_Generator|val[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[0]~1_combout\ = ( \Inst_Address_Generator|val\(16) & ( \Inst_VGA|Vsync~q\ & ( (!\Inst_Address_Generator|LessThan0~0_combout\ & (!\Inst_Address_Generator|val\(14) & (\Inst_VGA|activeArea~q\ & !\Inst_Address_Generator|val\(15)))) 
-- ) ) ) # ( !\Inst_Address_Generator|val\(16) & ( \Inst_VGA|Vsync~q\ & ( \Inst_VGA|activeArea~q\ ) ) ) # ( \Inst_Address_Generator|val\(16) & ( !\Inst_VGA|Vsync~q\ ) ) # ( !\Inst_Address_Generator|val\(16) & ( !\Inst_VGA|Vsync~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_LessThan0~0_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val\(14),
	datac => \Inst_VGA|ALT_INV_activeArea~q\,
	datad => \Inst_Address_Generator|ALT_INV_val\(15),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_VGA|ALT_INV_Vsync~q\,
	combout => \Inst_Address_Generator|val[0]~1_combout\);

-- Location: FF_X39_Y26_N1
\Inst_Address_Generator|val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~29_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(0));

-- Location: M10K_X49_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N45
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = ( \Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|we_reg~DUPLICATE_q\ & ( (\Inst_ov7670_capture|address\(14) & 
-- (!\Inst_ov7670_capture|address[13]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(14),
	datac => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(16),
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: M10K_X49_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: FF_X42_Y23_N43
\Inst_ov7670_capture|address[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~9_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[14]~DUPLICATE_q\);

-- Location: FF_X42_Y23_N49
\Inst_ov7670_capture|address[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~1_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[16]~DUPLICATE_q\);

-- Location: FF_X42_Y23_N40
\Inst_ov7670_capture|address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~5_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(13));

-- Location: LABCELL_X43_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = ( \Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(13) & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (\Inst_ov7670_capture|address\(15) & !\Inst_ov7670_capture|address[14]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: M10K_X58_Y25_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: FF_X39_Y26_N43
\Inst_Address_Generator|val[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~9_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[14]~DUPLICATE_q\);

-- Location: FF_X40_Y26_N55
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val[14]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: FF_X40_Y26_N25
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LABCELL_X43_Y23_N21
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = ( \Inst_ov7670_capture|address\(13) & ( (\Inst_ov7670_capture|address\(15) & (\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & 
-- (\Inst_ov7670_capture|we_reg~q\ & \Inst_ov7670_capture|address[16]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(15),
	datab => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datac => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datad => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: M10K_X58_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y25_N54
\Inst_RGB|red[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[3]~14_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	combout => \Inst_RGB|red[3]~14_combout\);

-- Location: LABCELL_X43_Y23_N12
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = ( !\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(13) & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (\Inst_ov7670_capture|address\(15) & \Inst_ov7670_capture|address[14]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: M10K_X49_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y23_N9
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = ( !\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( (!\Inst_ov7670_capture|address\(13) & (\Inst_ov7670_capture|we_reg~q\ & 
-- (!\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(13),
	datab => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(15),
	datae => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: M10K_X49_Y36_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y21_N51
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = ( \Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|address[13]~DUPLICATE_q\ & ( (!\Inst_ov7670_capture|address\(16) & 
-- (!\Inst_ov7670_capture|address\(14) & \Inst_ov7670_capture|we_reg~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(14),
	datad => \Inst_ov7670_capture|ALT_INV_we_reg~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: M10K_X49_Y32_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y23_N54
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( (\Inst_ov7670_capture|address\(15) & (\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & (\Inst_ov7670_capture|address\(13) 
-- & !\Inst_ov7670_capture|address[16]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(15),
	datab => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(13),
	datad => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: M10K_X58_Y34_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LABCELL_X50_Y29_N27
\Inst_RGB|red[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[3]~15_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	combout => \Inst_RGB|red[3]~15_combout\);

-- Location: FF_X35_Y29_N37
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LABCELL_X43_Y23_N48
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( (!\Inst_ov7670_capture|address\(15) & (!\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & 
-- (!\Inst_ov7670_capture|address\(13) & !\Inst_ov7670_capture|address[14]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(15),
	datab => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(13),
	datad => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: M10K_X58_Y27_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y23_N30
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = ( \Inst_ov7670_capture|we_reg~DUPLICATE_q\ & ( \Inst_ov7670_capture|address\(13) & ( (!\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & 
-- (!\Inst_ov7670_capture|address\(15) & \Inst_ov7670_capture|address[14]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_we_reg~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: M10K_X58_Y33_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N30
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = ( \Inst_ov7670_capture|address\(14) & ( \Inst_ov7670_capture|we_reg~DUPLICATE_q\ & ( (!\Inst_ov7670_capture|address\(16) & (!\Inst_ov7670_capture|address\(15) 
-- & !\Inst_ov7670_capture|address[13]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(16),
	datab => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address\(14),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: M10K_X49_Y31_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y22_N51
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = ( \Inst_ov7670_capture|address[13]~DUPLICATE_q\ & ( \Inst_ov7670_capture|we_reg~DUPLICATE_q\ & ( (!\Inst_ov7670_capture|address\(16) & 
-- (!\Inst_ov7670_capture|address\(15) & !\Inst_ov7670_capture|address\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(16),
	datab => \Inst_ov7670_capture|ALT_INV_address\(15),
	datac => \Inst_ov7670_capture|ALT_INV_address\(14),
	datae => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: M10K_X58_Y35_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y25_N0
\Inst_RGB|red[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[3]~13_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|red[3]~13_combout\);

-- Location: LABCELL_X43_Y22_N27
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = ( !\Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|we_reg~DUPLICATE_q\ & ( (!\Inst_ov7670_capture|address\(13) & 
-- (!\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & \Inst_ov7670_capture|address[16]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(13),
	datac => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: M10K_X69_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y23_N27
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = ( \Inst_ov7670_capture|address\(13) & ( (!\Inst_ov7670_capture|address\(15) & (\Inst_ov7670_capture|we_reg~q\ & 
-- (!\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & \Inst_ov7670_capture|address[16]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(15),
	datab => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: M10K_X69_Y28_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y23_N45
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = ( \Inst_ov7670_capture|address[14]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(13) & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & !\Inst_ov7670_capture|address\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(15),
	datae => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: M10K_X49_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y23_N57
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = ( !\Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|we_reg~q\ & ( (\Inst_ov7670_capture|address\(14) & 
-- (\Inst_ov7670_capture|address[13]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(14),
	datac => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(16),
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: M10K_X58_Y31_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y25_N30
\Inst_RGB|red[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[3]~12_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	combout => \Inst_RGB|red[3]~12_combout\);

-- Location: LABCELL_X55_Y25_N12
\Inst_RGB|red[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[3]~16_combout\ = ( \Inst_RGB|red[3]~13_combout\ & ( \Inst_RGB|red[3]~12_combout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # ((!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_RGB|red[3]~15_combout\))) # (\Inst_Address_Generator|val\(16) & (\Inst_RGB|red[3]~14_combout\))) ) ) ) # ( !\Inst_RGB|red[3]~13_combout\ & ( \Inst_RGB|red[3]~12_combout\ & ( (!\Inst_Address_Generator|val\(16) & (((\Inst_RGB|red[3]~15_combout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (\Inst_Address_Generator|val\(16) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # 
-- (\Inst_RGB|red[3]~14_combout\))) ) ) ) # ( \Inst_RGB|red[3]~13_combout\ & ( !\Inst_RGB|red[3]~12_combout\ & ( (!\Inst_Address_Generator|val\(16) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # 
-- (\Inst_RGB|red[3]~15_combout\)))) # (\Inst_Address_Generator|val\(16) & (\Inst_RGB|red[3]~14_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) ) ) ) # ( !\Inst_RGB|red[3]~13_combout\ & ( 
-- !\Inst_RGB|red[3]~12_combout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|red[3]~15_combout\))) # (\Inst_Address_Generator|val\(16) & 
-- (\Inst_RGB|red[3]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_red[3]~14_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val\(16),
	datac => \Inst_RGB|ALT_INV_red[3]~15_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_RGB|ALT_INV_red[3]~13_combout\,
	dataf => \Inst_RGB|ALT_INV_red[3]~12_combout\,
	combout => \Inst_RGB|red[3]~16_combout\);

-- Location: LABCELL_X36_Y23_N24
\Inst_RGB|red[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[3]~17_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_RGB|red[3]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_activeArea~q\,
	datac => \Inst_RGB|ALT_INV_red[3]~16_combout\,
	combout => \Inst_RGB|red[3]~17_combout\);

-- Location: LABCELL_X40_Y26_N30
\Inst_Address_Generator|val~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val~0_combout\ = ( \Inst_Address_Generator|val[14]~DUPLICATE_q\ & ( \Inst_Address_Generator|LessThan0~0_combout\ & ( (\Inst_VGA|activeArea~q\ & !\Inst_Address_Generator|val\(16)) ) ) ) # ( 
-- !\Inst_Address_Generator|val[14]~DUPLICATE_q\ & ( \Inst_Address_Generator|LessThan0~0_combout\ & ( (\Inst_VGA|activeArea~q\ & !\Inst_Address_Generator|val\(16)) ) ) ) # ( \Inst_Address_Generator|val[14]~DUPLICATE_q\ & ( 
-- !\Inst_Address_Generator|LessThan0~0_combout\ & ( (\Inst_VGA|activeArea~q\ & !\Inst_Address_Generator|val\(16)) ) ) ) # ( !\Inst_Address_Generator|val[14]~DUPLICATE_q\ & ( !\Inst_Address_Generator|LessThan0~0_combout\ & ( (\Inst_VGA|activeArea~q\ & 
-- ((!\Inst_Address_Generator|val\(16)) # (!\Inst_Address_Generator|val\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_activeArea~q\,
	datab => \Inst_Address_Generator|ALT_INV_val\(16),
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	datae => \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\,
	dataf => \Inst_Address_Generator|ALT_INV_LessThan0~0_combout\,
	combout => \Inst_Address_Generator|val~0_combout\);

-- Location: MLABCELL_X39_Y28_N0
\Inst_RGB|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~117_sumout\ = SUM(( \Inst_RGB|hCount\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_RGB|Add1~118\ = CARRY(( \Inst_RGB|hCount\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(0),
	cin => GND,
	sumout => \Inst_RGB|Add1~117_sumout\,
	cout => \Inst_RGB|Add1~118\);

-- Location: FF_X39_Y28_N1
\Inst_RGB|hCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~117_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(0));

-- Location: MLABCELL_X39_Y28_N3
\Inst_RGB|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~121_sumout\ = SUM(( \Inst_RGB|hCount\(1) ) + ( GND ) + ( \Inst_RGB|Add1~118\ ))
-- \Inst_RGB|Add1~122\ = CARRY(( \Inst_RGB|hCount\(1) ) + ( GND ) + ( \Inst_RGB|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(1),
	cin => \Inst_RGB|Add1~118\,
	sumout => \Inst_RGB|Add1~121_sumout\,
	cout => \Inst_RGB|Add1~122\);

-- Location: FF_X39_Y28_N5
\Inst_RGB|hCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~121_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(1));

-- Location: MLABCELL_X39_Y28_N6
\Inst_RGB|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~77_sumout\ = SUM(( \Inst_RGB|hCount\(2) ) + ( GND ) + ( \Inst_RGB|Add1~122\ ))
-- \Inst_RGB|Add1~78\ = CARRY(( \Inst_RGB|hCount\(2) ) + ( GND ) + ( \Inst_RGB|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(2),
	cin => \Inst_RGB|Add1~122\,
	sumout => \Inst_RGB|Add1~77_sumout\,
	cout => \Inst_RGB|Add1~78\);

-- Location: FF_X39_Y28_N7
\Inst_RGB|hCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~77_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(2));

-- Location: MLABCELL_X39_Y28_N9
\Inst_RGB|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~73_sumout\ = SUM(( \Inst_RGB|hCount\(3) ) + ( GND ) + ( \Inst_RGB|Add1~78\ ))
-- \Inst_RGB|Add1~74\ = CARRY(( \Inst_RGB|hCount\(3) ) + ( GND ) + ( \Inst_RGB|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(3),
	cin => \Inst_RGB|Add1~78\,
	sumout => \Inst_RGB|Add1~73_sumout\,
	cout => \Inst_RGB|Add1~74\);

-- Location: FF_X39_Y28_N11
\Inst_RGB|hCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~73_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(3));

-- Location: MLABCELL_X39_Y28_N12
\Inst_RGB|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~65_sumout\ = SUM(( \Inst_RGB|hCount\(4) ) + ( GND ) + ( \Inst_RGB|Add1~74\ ))
-- \Inst_RGB|Add1~66\ = CARRY(( \Inst_RGB|hCount\(4) ) + ( GND ) + ( \Inst_RGB|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_hCount\(4),
	cin => \Inst_RGB|Add1~74\,
	sumout => \Inst_RGB|Add1~65_sumout\,
	cout => \Inst_RGB|Add1~66\);

-- Location: FF_X39_Y28_N14
\Inst_RGB|hCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~65_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(4));

-- Location: MLABCELL_X39_Y28_N15
\Inst_RGB|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~53_sumout\ = SUM(( \Inst_RGB|hCount\(5) ) + ( GND ) + ( \Inst_RGB|Add1~66\ ))
-- \Inst_RGB|Add1~54\ = CARRY(( \Inst_RGB|hCount\(5) ) + ( GND ) + ( \Inst_RGB|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(5),
	cin => \Inst_RGB|Add1~66\,
	sumout => \Inst_RGB|Add1~53_sumout\,
	cout => \Inst_RGB|Add1~54\);

-- Location: FF_X39_Y28_N16
\Inst_RGB|hCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~53_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(5));

-- Location: MLABCELL_X39_Y28_N18
\Inst_RGB|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~9_sumout\ = SUM(( \Inst_RGB|hCount\(6) ) + ( GND ) + ( \Inst_RGB|Add1~54\ ))
-- \Inst_RGB|Add1~10\ = CARRY(( \Inst_RGB|hCount\(6) ) + ( GND ) + ( \Inst_RGB|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(6),
	cin => \Inst_RGB|Add1~54\,
	sumout => \Inst_RGB|Add1~9_sumout\,
	cout => \Inst_RGB|Add1~10\);

-- Location: FF_X39_Y28_N19
\Inst_RGB|hCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~9_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(6));

-- Location: MLABCELL_X39_Y28_N21
\Inst_RGB|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~13_sumout\ = SUM(( \Inst_RGB|hCount\(7) ) + ( GND ) + ( \Inst_RGB|Add1~10\ ))
-- \Inst_RGB|Add1~14\ = CARRY(( \Inst_RGB|hCount\(7) ) + ( GND ) + ( \Inst_RGB|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(7),
	cin => \Inst_RGB|Add1~10\,
	sumout => \Inst_RGB|Add1~13_sumout\,
	cout => \Inst_RGB|Add1~14\);

-- Location: FF_X39_Y28_N22
\Inst_RGB|hCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~13_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(7));

-- Location: MLABCELL_X39_Y28_N24
\Inst_RGB|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~5_sumout\ = SUM(( \Inst_RGB|hCount\(8) ) + ( GND ) + ( \Inst_RGB|Add1~14\ ))
-- \Inst_RGB|Add1~6\ = CARRY(( \Inst_RGB|hCount\(8) ) + ( GND ) + ( \Inst_RGB|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_hCount\(8),
	cin => \Inst_RGB|Add1~14\,
	sumout => \Inst_RGB|Add1~5_sumout\,
	cout => \Inst_RGB|Add1~6\);

-- Location: FF_X39_Y28_N25
\Inst_RGB|hCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~5_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(8));

-- Location: MLABCELL_X39_Y28_N27
\Inst_RGB|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~1_sumout\ = SUM(( \Inst_RGB|hCount\(9) ) + ( GND ) + ( \Inst_RGB|Add1~6\ ))
-- \Inst_RGB|Add1~2\ = CARRY(( \Inst_RGB|hCount\(9) ) + ( GND ) + ( \Inst_RGB|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(9),
	cin => \Inst_RGB|Add1~6\,
	sumout => \Inst_RGB|Add1~1_sumout\,
	cout => \Inst_RGB|Add1~2\);

-- Location: FF_X39_Y28_N28
\Inst_RGB|hCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~1_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(9));

-- Location: MLABCELL_X39_Y28_N30
\Inst_RGB|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~29_sumout\ = SUM(( \Inst_RGB|hCount\(10) ) + ( GND ) + ( \Inst_RGB|Add1~2\ ))
-- \Inst_RGB|Add1~30\ = CARRY(( \Inst_RGB|hCount\(10) ) + ( GND ) + ( \Inst_RGB|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(10),
	cin => \Inst_RGB|Add1~2\,
	sumout => \Inst_RGB|Add1~29_sumout\,
	cout => \Inst_RGB|Add1~30\);

-- Location: FF_X39_Y28_N31
\Inst_RGB|hCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~29_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(10));

-- Location: MLABCELL_X39_Y28_N33
\Inst_RGB|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~25_sumout\ = SUM(( \Inst_RGB|hCount\(11) ) + ( GND ) + ( \Inst_RGB|Add1~30\ ))
-- \Inst_RGB|Add1~26\ = CARRY(( \Inst_RGB|hCount\(11) ) + ( GND ) + ( \Inst_RGB|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(11),
	cin => \Inst_RGB|Add1~30\,
	sumout => \Inst_RGB|Add1~25_sumout\,
	cout => \Inst_RGB|Add1~26\);

-- Location: FF_X39_Y28_N34
\Inst_RGB|hCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~25_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(11));

-- Location: MLABCELL_X39_Y28_N36
\Inst_RGB|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~21_sumout\ = SUM(( \Inst_RGB|hCount\(12) ) + ( GND ) + ( \Inst_RGB|Add1~26\ ))
-- \Inst_RGB|Add1~22\ = CARRY(( \Inst_RGB|hCount\(12) ) + ( GND ) + ( \Inst_RGB|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_hCount\(12),
	cin => \Inst_RGB|Add1~26\,
	sumout => \Inst_RGB|Add1~21_sumout\,
	cout => \Inst_RGB|Add1~22\);

-- Location: FF_X39_Y28_N37
\Inst_RGB|hCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~21_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(12));

-- Location: MLABCELL_X39_Y28_N39
\Inst_RGB|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~17_sumout\ = SUM(( \Inst_RGB|hCount\(13) ) + ( GND ) + ( \Inst_RGB|Add1~22\ ))
-- \Inst_RGB|Add1~18\ = CARRY(( \Inst_RGB|hCount\(13) ) + ( GND ) + ( \Inst_RGB|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(13),
	cin => \Inst_RGB|Add1~22\,
	sumout => \Inst_RGB|Add1~17_sumout\,
	cout => \Inst_RGB|Add1~18\);

-- Location: FF_X39_Y28_N40
\Inst_RGB|hCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~17_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(13));

-- Location: LABCELL_X37_Y28_N42
\Inst_RGB|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal0~1_combout\ = ( !\Inst_RGB|hCount\(7) & ( !\Inst_RGB|hCount\(6) & ( (!\Inst_RGB|hCount\(11) & (!\Inst_RGB|hCount\(13) & (!\Inst_RGB|hCount\(10) & !\Inst_RGB|hCount\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(11),
	datab => \Inst_RGB|ALT_INV_hCount\(13),
	datac => \Inst_RGB|ALT_INV_hCount\(10),
	datad => \Inst_RGB|ALT_INV_hCount\(12),
	datae => \Inst_RGB|ALT_INV_hCount\(7),
	dataf => \Inst_RGB|ALT_INV_hCount\(6),
	combout => \Inst_RGB|Equal0~1_combout\);

-- Location: MLABCELL_X39_Y28_N42
\Inst_RGB|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~41_sumout\ = SUM(( \Inst_RGB|hCount\(14) ) + ( GND ) + ( \Inst_RGB|Add1~18\ ))
-- \Inst_RGB|Add1~42\ = CARRY(( \Inst_RGB|hCount\(14) ) + ( GND ) + ( \Inst_RGB|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_hCount\(14),
	cin => \Inst_RGB|Add1~18\,
	sumout => \Inst_RGB|Add1~41_sumout\,
	cout => \Inst_RGB|Add1~42\);

-- Location: FF_X39_Y28_N43
\Inst_RGB|hCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~41_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(14));

-- Location: MLABCELL_X39_Y28_N45
\Inst_RGB|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~37_sumout\ = SUM(( \Inst_RGB|hCount\(15) ) + ( GND ) + ( \Inst_RGB|Add1~42\ ))
-- \Inst_RGB|Add1~38\ = CARRY(( \Inst_RGB|hCount\(15) ) + ( GND ) + ( \Inst_RGB|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(15),
	cin => \Inst_RGB|Add1~42\,
	sumout => \Inst_RGB|Add1~37_sumout\,
	cout => \Inst_RGB|Add1~38\);

-- Location: FF_X39_Y28_N47
\Inst_RGB|hCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~37_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(15));

-- Location: MLABCELL_X39_Y28_N48
\Inst_RGB|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~33_sumout\ = SUM(( \Inst_RGB|hCount\(16) ) + ( GND ) + ( \Inst_RGB|Add1~38\ ))
-- \Inst_RGB|Add1~34\ = CARRY(( \Inst_RGB|hCount\(16) ) + ( GND ) + ( \Inst_RGB|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(16),
	cin => \Inst_RGB|Add1~38\,
	sumout => \Inst_RGB|Add1~33_sumout\,
	cout => \Inst_RGB|Add1~34\);

-- Location: FF_X39_Y28_N50
\Inst_RGB|hCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~33_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(16));

-- Location: MLABCELL_X39_Y28_N51
\Inst_RGB|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~49_sumout\ = SUM(( \Inst_RGB|hCount\(17) ) + ( GND ) + ( \Inst_RGB|Add1~34\ ))
-- \Inst_RGB|Add1~50\ = CARRY(( \Inst_RGB|hCount\(17) ) + ( GND ) + ( \Inst_RGB|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(17),
	cin => \Inst_RGB|Add1~34\,
	sumout => \Inst_RGB|Add1~49_sumout\,
	cout => \Inst_RGB|Add1~50\);

-- Location: FF_X39_Y28_N52
\Inst_RGB|hCount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~49_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(17));

-- Location: MLABCELL_X39_Y28_N54
\Inst_RGB|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~101_sumout\ = SUM(( \Inst_RGB|hCount\(18) ) + ( GND ) + ( \Inst_RGB|Add1~50\ ))
-- \Inst_RGB|Add1~102\ = CARRY(( \Inst_RGB|hCount\(18) ) + ( GND ) + ( \Inst_RGB|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(18),
	cin => \Inst_RGB|Add1~50\,
	sumout => \Inst_RGB|Add1~101_sumout\,
	cout => \Inst_RGB|Add1~102\);

-- Location: FF_X39_Y28_N56
\Inst_RGB|hCount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~101_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(18));

-- Location: MLABCELL_X39_Y28_N57
\Inst_RGB|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~105_sumout\ = SUM(( \Inst_RGB|hCount\(19) ) + ( GND ) + ( \Inst_RGB|Add1~102\ ))
-- \Inst_RGB|Add1~106\ = CARRY(( \Inst_RGB|hCount\(19) ) + ( GND ) + ( \Inst_RGB|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(19),
	cin => \Inst_RGB|Add1~102\,
	sumout => \Inst_RGB|Add1~105_sumout\,
	cout => \Inst_RGB|Add1~106\);

-- Location: FF_X39_Y28_N58
\Inst_RGB|hCount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~105_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(19));

-- Location: MLABCELL_X39_Y27_N0
\Inst_RGB|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~109_sumout\ = SUM(( \Inst_RGB|hCount\(20) ) + ( GND ) + ( \Inst_RGB|Add1~106\ ))
-- \Inst_RGB|Add1~110\ = CARRY(( \Inst_RGB|hCount\(20) ) + ( GND ) + ( \Inst_RGB|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(20),
	cin => \Inst_RGB|Add1~106\,
	sumout => \Inst_RGB|Add1~109_sumout\,
	cout => \Inst_RGB|Add1~110\);

-- Location: FF_X39_Y27_N2
\Inst_RGB|hCount[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~109_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(20));

-- Location: MLABCELL_X39_Y27_N3
\Inst_RGB|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~113_sumout\ = SUM(( \Inst_RGB|hCount\(21) ) + ( GND ) + ( \Inst_RGB|Add1~110\ ))
-- \Inst_RGB|Add1~114\ = CARRY(( \Inst_RGB|hCount\(21) ) + ( GND ) + ( \Inst_RGB|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(21),
	cin => \Inst_RGB|Add1~110\,
	sumout => \Inst_RGB|Add1~113_sumout\,
	cout => \Inst_RGB|Add1~114\);

-- Location: FF_X39_Y27_N5
\Inst_RGB|hCount[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~113_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(21));

-- Location: MLABCELL_X39_Y27_N6
\Inst_RGB|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~125_sumout\ = SUM(( \Inst_RGB|hCount\(22) ) + ( GND ) + ( \Inst_RGB|Add1~114\ ))
-- \Inst_RGB|Add1~126\ = CARRY(( \Inst_RGB|hCount\(22) ) + ( GND ) + ( \Inst_RGB|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_hCount\(22),
	cin => \Inst_RGB|Add1~114\,
	sumout => \Inst_RGB|Add1~125_sumout\,
	cout => \Inst_RGB|Add1~126\);

-- Location: FF_X39_Y27_N8
\Inst_RGB|hCount[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~125_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(22));

-- Location: MLABCELL_X39_Y27_N9
\Inst_RGB|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~61_sumout\ = SUM(( \Inst_RGB|hCount\(23) ) + ( GND ) + ( \Inst_RGB|Add1~126\ ))
-- \Inst_RGB|Add1~62\ = CARRY(( \Inst_RGB|hCount\(23) ) + ( GND ) + ( \Inst_RGB|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(23),
	cin => \Inst_RGB|Add1~126\,
	sumout => \Inst_RGB|Add1~61_sumout\,
	cout => \Inst_RGB|Add1~62\);

-- Location: FF_X39_Y27_N11
\Inst_RGB|hCount[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~61_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(23));

-- Location: MLABCELL_X39_Y27_N12
\Inst_RGB|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~69_sumout\ = SUM(( \Inst_RGB|hCount\(24) ) + ( GND ) + ( \Inst_RGB|Add1~62\ ))
-- \Inst_RGB|Add1~70\ = CARRY(( \Inst_RGB|hCount\(24) ) + ( GND ) + ( \Inst_RGB|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_hCount\(24),
	cin => \Inst_RGB|Add1~62\,
	sumout => \Inst_RGB|Add1~69_sumout\,
	cout => \Inst_RGB|Add1~70\);

-- Location: FF_X39_Y27_N14
\Inst_RGB|hCount[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~69_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(24));

-- Location: MLABCELL_X39_Y27_N15
\Inst_RGB|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~57_sumout\ = SUM(( \Inst_RGB|hCount\(25) ) + ( GND ) + ( \Inst_RGB|Add1~70\ ))
-- \Inst_RGB|Add1~58\ = CARRY(( \Inst_RGB|hCount\(25) ) + ( GND ) + ( \Inst_RGB|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(25),
	cin => \Inst_RGB|Add1~70\,
	sumout => \Inst_RGB|Add1~57_sumout\,
	cout => \Inst_RGB|Add1~58\);

-- Location: FF_X39_Y27_N17
\Inst_RGB|hCount[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~57_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(25));

-- Location: MLABCELL_X39_Y27_N18
\Inst_RGB|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~97_sumout\ = SUM(( \Inst_RGB|hCount\(26) ) + ( GND ) + ( \Inst_RGB|Add1~58\ ))
-- \Inst_RGB|Add1~98\ = CARRY(( \Inst_RGB|hCount\(26) ) + ( GND ) + ( \Inst_RGB|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(26),
	cin => \Inst_RGB|Add1~58\,
	sumout => \Inst_RGB|Add1~97_sumout\,
	cout => \Inst_RGB|Add1~98\);

-- Location: FF_X39_Y27_N20
\Inst_RGB|hCount[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~97_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(26));

-- Location: MLABCELL_X39_Y27_N21
\Inst_RGB|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~45_sumout\ = SUM(( \Inst_RGB|hCount\(27) ) + ( GND ) + ( \Inst_RGB|Add1~98\ ))
-- \Inst_RGB|Add1~46\ = CARRY(( \Inst_RGB|hCount\(27) ) + ( GND ) + ( \Inst_RGB|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_hCount\(27),
	cin => \Inst_RGB|Add1~98\,
	sumout => \Inst_RGB|Add1~45_sumout\,
	cout => \Inst_RGB|Add1~46\);

-- Location: FF_X39_Y27_N22
\Inst_RGB|hCount[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~45_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(27));

-- Location: FF_X39_Y28_N46
\Inst_RGB|hCount[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~37_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount[15]~DUPLICATE_q\);

-- Location: FF_X39_Y28_N49
\Inst_RGB|hCount[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~33_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount[16]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y27_N27
\Inst_RGB|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal0~2_combout\ = ( \Inst_RGB|hCount\(5) & ( !\Inst_RGB|hCount\(14) & ( (!\Inst_RGB|hCount\(27) & (!\Inst_RGB|hCount\(17) & (!\Inst_RGB|hCount[15]~DUPLICATE_q\ & !\Inst_RGB|hCount[16]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(27),
	datab => \Inst_RGB|ALT_INV_hCount\(17),
	datac => \Inst_RGB|ALT_INV_hCount[15]~DUPLICATE_q\,
	datad => \Inst_RGB|ALT_INV_hCount[16]~DUPLICATE_q\,
	datae => \Inst_RGB|ALT_INV_hCount\(5),
	dataf => \Inst_RGB|ALT_INV_hCount\(14),
	combout => \Inst_RGB|Equal0~2_combout\);

-- Location: FF_X39_Y28_N10
\Inst_RGB|hCount[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~73_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount[3]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y27_N48
\Inst_RGB|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal0~3_combout\ = ( \Inst_RGB|hCount\(4) & ( !\Inst_RGB|hCount\(24) & ( (\Inst_RGB|hCount\(2) & (!\Inst_RGB|hCount\(25) & (\Inst_RGB|hCount[3]~DUPLICATE_q\ & !\Inst_RGB|hCount\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(2),
	datab => \Inst_RGB|ALT_INV_hCount\(25),
	datac => \Inst_RGB|ALT_INV_hCount[3]~DUPLICATE_q\,
	datad => \Inst_RGB|ALT_INV_hCount\(23),
	datae => \Inst_RGB|ALT_INV_hCount\(4),
	dataf => \Inst_RGB|ALT_INV_hCount\(24),
	combout => \Inst_RGB|Equal0~3_combout\);

-- Location: MLABCELL_X39_Y27_N24
\Inst_RGB|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~81_sumout\ = SUM(( \Inst_RGB|hCount\(28) ) + ( GND ) + ( \Inst_RGB|Add1~46\ ))
-- \Inst_RGB|Add1~82\ = CARRY(( \Inst_RGB|hCount\(28) ) + ( GND ) + ( \Inst_RGB|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_hCount\(28),
	cin => \Inst_RGB|Add1~46\,
	sumout => \Inst_RGB|Add1~81_sumout\,
	cout => \Inst_RGB|Add1~82\);

-- Location: FF_X39_Y27_N25
\Inst_RGB|hCount[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~81_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(28));

-- Location: MLABCELL_X39_Y27_N27
\Inst_RGB|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~85_sumout\ = SUM(( \Inst_RGB|hCount\(29) ) + ( GND ) + ( \Inst_RGB|Add1~82\ ))
-- \Inst_RGB|Add1~86\ = CARRY(( \Inst_RGB|hCount\(29) ) + ( GND ) + ( \Inst_RGB|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(29),
	cin => \Inst_RGB|Add1~82\,
	sumout => \Inst_RGB|Add1~85_sumout\,
	cout => \Inst_RGB|Add1~86\);

-- Location: FF_X39_Y27_N29
\Inst_RGB|hCount[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~85_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(29));

-- Location: MLABCELL_X39_Y27_N30
\Inst_RGB|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~89_sumout\ = SUM(( \Inst_RGB|hCount\(30) ) + ( GND ) + ( \Inst_RGB|Add1~86\ ))
-- \Inst_RGB|Add1~90\ = CARRY(( \Inst_RGB|hCount\(30) ) + ( GND ) + ( \Inst_RGB|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_hCount\(30),
	cin => \Inst_RGB|Add1~86\,
	sumout => \Inst_RGB|Add1~89_sumout\,
	cout => \Inst_RGB|Add1~90\);

-- Location: FF_X39_Y27_N32
\Inst_RGB|hCount[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~89_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(30));

-- Location: MLABCELL_X39_Y27_N33
\Inst_RGB|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add1~93_sumout\ = SUM(( \Inst_RGB|hCount\(31) ) + ( GND ) + ( \Inst_RGB|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(31),
	cin => \Inst_RGB|Add1~90\,
	sumout => \Inst_RGB|Add1~93_sumout\);

-- Location: FF_X39_Y27_N35
\Inst_RGB|hCount[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add1~93_sumout\,
	sclr => \Inst_RGB|Equal0~6_combout\,
	ena => \Inst_Address_Generator|val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|hCount\(31));

-- Location: MLABCELL_X39_Y27_N42
\Inst_RGB|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal0~4_combout\ = ( !\Inst_RGB|hCount\(18) & ( !\Inst_RGB|hCount\(31) & ( (!\Inst_RGB|hCount\(26) & (!\Inst_RGB|hCount\(28) & (!\Inst_RGB|hCount\(29) & !\Inst_RGB|hCount\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(26),
	datab => \Inst_RGB|ALT_INV_hCount\(28),
	datac => \Inst_RGB|ALT_INV_hCount\(29),
	datad => \Inst_RGB|ALT_INV_hCount\(30),
	datae => \Inst_RGB|ALT_INV_hCount\(18),
	dataf => \Inst_RGB|ALT_INV_hCount\(31),
	combout => \Inst_RGB|Equal0~4_combout\);

-- Location: MLABCELL_X39_Y27_N36
\Inst_RGB|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal0~5_combout\ = ( !\Inst_RGB|hCount\(21) & ( !\Inst_RGB|hCount\(19) & ( (\Inst_RGB|hCount\(1) & (!\Inst_RGB|hCount\(22) & (!\Inst_RGB|hCount\(20) & \Inst_RGB|hCount\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_hCount\(1),
	datab => \Inst_RGB|ALT_INV_hCount\(22),
	datac => \Inst_RGB|ALT_INV_hCount\(20),
	datad => \Inst_RGB|ALT_INV_hCount\(0),
	datae => \Inst_RGB|ALT_INV_hCount\(21),
	dataf => \Inst_RGB|ALT_INV_hCount\(19),
	combout => \Inst_RGB|Equal0~5_combout\);

-- Location: LABCELL_X37_Y28_N36
\Inst_RGB|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal0~0_combout\ = ( \Inst_RGB|hCount\(8) & ( !\Inst_RGB|hCount\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_hCount\(9),
	dataf => \Inst_RGB|ALT_INV_hCount\(8),
	combout => \Inst_RGB|Equal0~0_combout\);

-- Location: MLABCELL_X39_Y27_N54
\Inst_RGB|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal0~6_combout\ = ( \Inst_RGB|Equal0~5_combout\ & ( \Inst_RGB|Equal0~0_combout\ & ( (\Inst_RGB|Equal0~1_combout\ & (\Inst_RGB|Equal0~2_combout\ & (\Inst_RGB|Equal0~3_combout\ & \Inst_RGB|Equal0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal0~1_combout\,
	datab => \Inst_RGB|ALT_INV_Equal0~2_combout\,
	datac => \Inst_RGB|ALT_INV_Equal0~3_combout\,
	datad => \Inst_RGB|ALT_INV_Equal0~4_combout\,
	datae => \Inst_RGB|ALT_INV_Equal0~5_combout\,
	dataf => \Inst_RGB|ALT_INV_Equal0~0_combout\,
	combout => \Inst_RGB|Equal0~6_combout\);

-- Location: LABCELL_X36_Y28_N0
\Inst_RGB|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~81_sumout\ = SUM(( \Inst_RGB|vCount\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_RGB|Add2~82\ = CARRY(( \Inst_RGB|vCount\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(0),
	cin => GND,
	sumout => \Inst_RGB|Add2~81_sumout\,
	cout => \Inst_RGB|Add2~82\);

-- Location: LABCELL_X37_Y28_N9
\Inst_RGB|vCount[0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[0]~20_combout\ = ( \Inst_RGB|vCount\(0) & ( \Inst_RGB|Add2~81_sumout\ ) ) # ( !\Inst_RGB|vCount\(0) & ( \Inst_RGB|Add2~81_sumout\ & ( (\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal1~6_combout\) # 
-- (\Inst_RGB|Equal0~6_combout\))) ) ) ) # ( \Inst_RGB|vCount\(0) & ( !\Inst_RGB|Add2~81_sumout\ & ( (!\Inst_RGB|Equal0~6_combout\) # ((!\Inst_Address_Generator|val~0_combout\) # (\Inst_RGB|Equal1~6_combout\)) ) ) ) # ( !\Inst_RGB|vCount\(0) & ( 
-- !\Inst_RGB|Add2~81_sumout\ & ( (\Inst_Address_Generator|val~0_combout\ & \Inst_RGB|Equal1~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111110101111111100000101000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datad => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datae => \Inst_RGB|ALT_INV_vCount\(0),
	dataf => \Inst_RGB|ALT_INV_Add2~81_sumout\,
	combout => \Inst_RGB|vCount[0]~20_combout\);

-- Location: FF_X37_Y28_N11
\Inst_RGB|vCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(0));

-- Location: LABCELL_X36_Y28_N3
\Inst_RGB|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~85_sumout\ = SUM(( \Inst_RGB|vCount\(1) ) + ( GND ) + ( \Inst_RGB|Add2~82\ ))
-- \Inst_RGB|Add2~86\ = CARRY(( \Inst_RGB|vCount\(1) ) + ( GND ) + ( \Inst_RGB|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(1),
	cin => \Inst_RGB|Add2~82\,
	sumout => \Inst_RGB|Add2~85_sumout\,
	cout => \Inst_RGB|Add2~86\);

-- Location: LABCELL_X37_Y28_N12
\Inst_RGB|vCount[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[1]~21_combout\ = ( \Inst_RGB|Add2~85_sumout\ & ( ((\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal0~6_combout\) # (\Inst_RGB|Equal1~6_combout\)))) # (\Inst_RGB|vCount\(1)) ) ) # ( !\Inst_RGB|Add2~85_sumout\ & ( 
-- (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(1))))) # (\Inst_Address_Generator|val~0_combout\ & (((!\Inst_RGB|Equal0~6_combout\ & \Inst_RGB|vCount\(1))) # (\Inst_RGB|Equal1~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111101000100011111110100010011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datad => \Inst_RGB|ALT_INV_vCount\(1),
	dataf => \Inst_RGB|ALT_INV_Add2~85_sumout\,
	combout => \Inst_RGB|vCount[1]~21_combout\);

-- Location: FF_X37_Y28_N13
\Inst_RGB|vCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(1));

-- Location: LABCELL_X36_Y28_N6
\Inst_RGB|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~89_sumout\ = SUM(( \Inst_RGB|vCount\(2) ) + ( GND ) + ( \Inst_RGB|Add2~86\ ))
-- \Inst_RGB|Add2~90\ = CARRY(( \Inst_RGB|vCount\(2) ) + ( GND ) + ( \Inst_RGB|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(2),
	cin => \Inst_RGB|Add2~86\,
	sumout => \Inst_RGB|Add2~89_sumout\,
	cout => \Inst_RGB|Add2~90\);

-- Location: LABCELL_X37_Y28_N15
\Inst_RGB|vCount[2]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[2]~22_combout\ = ( \Inst_RGB|Equal0~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(2))))) # (\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|Add2~89_sumout\)) # (\Inst_RGB|Equal1~6_combout\))) ) ) # ( 
-- !\Inst_RGB|Equal0~6_combout\ & ( ((\Inst_RGB|Equal1~6_combout\ & \Inst_Address_Generator|val~0_combout\)) # (\Inst_RGB|vCount\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~89_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(2),
	dataf => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	combout => \Inst_RGB|vCount[2]~22_combout\);

-- Location: FF_X37_Y28_N17
\Inst_RGB|vCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(2));

-- Location: LABCELL_X36_Y28_N9
\Inst_RGB|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~93_sumout\ = SUM(( \Inst_RGB|vCount\(3) ) + ( GND ) + ( \Inst_RGB|Add2~90\ ))
-- \Inst_RGB|Add2~94\ = CARRY(( \Inst_RGB|vCount\(3) ) + ( GND ) + ( \Inst_RGB|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_vCount\(3),
	cin => \Inst_RGB|Add2~90\,
	sumout => \Inst_RGB|Add2~93_sumout\,
	cout => \Inst_RGB|Add2~94\);

-- Location: LABCELL_X37_Y28_N30
\Inst_RGB|vCount[3]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[3]~23_combout\ = ( \Inst_RGB|Equal0~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(3))))) # (\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|Add2~93_sumout\)) # (\Inst_RGB|Equal1~6_combout\))) ) ) # ( 
-- !\Inst_RGB|Equal0~6_combout\ & ( ((\Inst_RGB|Equal1~6_combout\ & \Inst_Address_Generator|val~0_combout\)) # (\Inst_RGB|vCount\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~93_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(3),
	dataf => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	combout => \Inst_RGB|vCount[3]~23_combout\);

-- Location: FF_X37_Y28_N32
\Inst_RGB|vCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(3));

-- Location: LABCELL_X36_Y28_N12
\Inst_RGB|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~97_sumout\ = SUM(( \Inst_RGB|vCount\(4) ) + ( GND ) + ( \Inst_RGB|Add2~94\ ))
-- \Inst_RGB|Add2~98\ = CARRY(( \Inst_RGB|vCount\(4) ) + ( GND ) + ( \Inst_RGB|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_vCount\(4),
	cin => \Inst_RGB|Add2~94\,
	sumout => \Inst_RGB|Add2~97_sumout\,
	cout => \Inst_RGB|Add2~98\);

-- Location: LABCELL_X37_Y28_N33
\Inst_RGB|vCount[0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[0]~24_combout\ = ( \Inst_RGB|Equal0~6_combout\ & ( \Inst_Address_Generator|val~0_combout\ ) ) # ( !\Inst_RGB|Equal0~6_combout\ & ( (\Inst_Address_Generator|val~0_combout\ & \Inst_RGB|Equal1~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datad => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	dataf => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	combout => \Inst_RGB|vCount[0]~24_combout\);

-- Location: FF_X36_Y28_N13
\Inst_RGB|vCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add2~97_sumout\,
	ena => \Inst_RGB|vCount[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(4));

-- Location: LABCELL_X36_Y28_N15
\Inst_RGB|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~101_sumout\ = SUM(( \Inst_RGB|vCount\(5) ) + ( GND ) + ( \Inst_RGB|Add2~98\ ))
-- \Inst_RGB|Add2~102\ = CARRY(( \Inst_RGB|vCount\(5) ) + ( GND ) + ( \Inst_RGB|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(5),
	cin => \Inst_RGB|Add2~98\,
	sumout => \Inst_RGB|Add2~101_sumout\,
	cout => \Inst_RGB|Add2~102\);

-- Location: FF_X36_Y28_N17
\Inst_RGB|vCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add2~101_sumout\,
	ena => \Inst_RGB|vCount[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(5));

-- Location: LABCELL_X36_Y28_N18
\Inst_RGB|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~105_sumout\ = SUM(( \Inst_RGB|vCount\(6) ) + ( GND ) + ( \Inst_RGB|Add2~102\ ))
-- \Inst_RGB|Add2~106\ = CARRY(( \Inst_RGB|vCount\(6) ) + ( GND ) + ( \Inst_RGB|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_vCount\(6),
	cin => \Inst_RGB|Add2~102\,
	sumout => \Inst_RGB|Add2~105_sumout\,
	cout => \Inst_RGB|Add2~106\);

-- Location: FF_X36_Y28_N19
\Inst_RGB|vCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add2~105_sumout\,
	ena => \Inst_RGB|vCount[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(6));

-- Location: LABCELL_X36_Y28_N21
\Inst_RGB|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~109_sumout\ = SUM(( \Inst_RGB|vCount[7]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~106\ ))
-- \Inst_RGB|Add2~110\ = CARRY(( \Inst_RGB|vCount[7]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_vCount[7]~DUPLICATE_q\,
	cin => \Inst_RGB|Add2~106\,
	sumout => \Inst_RGB|Add2~109_sumout\,
	cout => \Inst_RGB|Add2~110\);

-- Location: FF_X36_Y28_N23
\Inst_RGB|vCount[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add2~109_sumout\,
	ena => \Inst_RGB|vCount[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount[7]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y28_N24
\Inst_RGB|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~113_sumout\ = SUM(( \Inst_RGB|vCount\(8) ) + ( GND ) + ( \Inst_RGB|Add2~110\ ))
-- \Inst_RGB|Add2~114\ = CARRY(( \Inst_RGB|vCount\(8) ) + ( GND ) + ( \Inst_RGB|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_vCount\(8),
	cin => \Inst_RGB|Add2~110\,
	sumout => \Inst_RGB|Add2~113_sumout\,
	cout => \Inst_RGB|Add2~114\);

-- Location: LABCELL_X37_Y28_N54
\Inst_RGB|vCount[8]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[8]~25_combout\ = ( \Inst_RGB|Add2~113_sumout\ & ( ((\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal0~6_combout\) # (\Inst_RGB|Equal1~6_combout\)))) # (\Inst_RGB|vCount\(8)) ) ) # ( !\Inst_RGB|Add2~113_sumout\ & ( 
-- (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(8))))) # (\Inst_Address_Generator|val~0_combout\ & (((!\Inst_RGB|Equal0~6_combout\ & \Inst_RGB|vCount\(8))) # (\Inst_RGB|Equal1~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111101000100011111110100010011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datad => \Inst_RGB|ALT_INV_vCount\(8),
	dataf => \Inst_RGB|ALT_INV_Add2~113_sumout\,
	combout => \Inst_RGB|vCount[8]~25_combout\);

-- Location: FF_X37_Y28_N56
\Inst_RGB|vCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(8));

-- Location: LABCELL_X36_Y28_N27
\Inst_RGB|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~117_sumout\ = SUM(( \Inst_RGB|vCount\(9) ) + ( GND ) + ( \Inst_RGB|Add2~114\ ))
-- \Inst_RGB|Add2~118\ = CARRY(( \Inst_RGB|vCount\(9) ) + ( GND ) + ( \Inst_RGB|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(9),
	cin => \Inst_RGB|Add2~114\,
	sumout => \Inst_RGB|Add2~117_sumout\,
	cout => \Inst_RGB|Add2~118\);

-- Location: LABCELL_X37_Y28_N57
\Inst_RGB|vCount[9]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[9]~26_combout\ = ( \Inst_RGB|Equal0~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(9))))) # (\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|Add2~117_sumout\)) # (\Inst_RGB|Equal1~6_combout\))) ) ) # 
-- ( !\Inst_RGB|Equal0~6_combout\ & ( ((\Inst_RGB|Equal1~6_combout\ & \Inst_Address_Generator|val~0_combout\)) # (\Inst_RGB|vCount\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~117_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(9),
	dataf => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	combout => \Inst_RGB|vCount[9]~26_combout\);

-- Location: FF_X37_Y28_N59
\Inst_RGB|vCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[9]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(9));

-- Location: LABCELL_X36_Y28_N30
\Inst_RGB|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~121_sumout\ = SUM(( \Inst_RGB|vCount\(10) ) + ( GND ) + ( \Inst_RGB|Add2~118\ ))
-- \Inst_RGB|Add2~122\ = CARRY(( \Inst_RGB|vCount\(10) ) + ( GND ) + ( \Inst_RGB|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(10),
	cin => \Inst_RGB|Add2~118\,
	sumout => \Inst_RGB|Add2~121_sumout\,
	cout => \Inst_RGB|Add2~122\);

-- Location: LABCELL_X37_Y28_N0
\Inst_RGB|vCount[10]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[10]~27_combout\ = ( \Inst_RGB|Add2~121_sumout\ & ( ((\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal0~6_combout\) # (\Inst_RGB|Equal1~6_combout\)))) # (\Inst_RGB|vCount\(10)) ) ) # ( !\Inst_RGB|Add2~121_sumout\ & ( 
-- (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(10))))) # (\Inst_Address_Generator|val~0_combout\ & (((!\Inst_RGB|Equal0~6_combout\ & \Inst_RGB|vCount\(10))) # (\Inst_RGB|Equal1~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111101000100011111110100010011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datad => \Inst_RGB|ALT_INV_vCount\(10),
	dataf => \Inst_RGB|ALT_INV_Add2~121_sumout\,
	combout => \Inst_RGB|vCount[10]~27_combout\);

-- Location: FF_X37_Y28_N2
\Inst_RGB|vCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[10]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(10));

-- Location: LABCELL_X36_Y28_N33
\Inst_RGB|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~125_sumout\ = SUM(( \Inst_RGB|vCount\(11) ) + ( GND ) + ( \Inst_RGB|Add2~122\ ))
-- \Inst_RGB|Add2~126\ = CARRY(( \Inst_RGB|vCount\(11) ) + ( GND ) + ( \Inst_RGB|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_vCount\(11),
	cin => \Inst_RGB|Add2~122\,
	sumout => \Inst_RGB|Add2~125_sumout\,
	cout => \Inst_RGB|Add2~126\);

-- Location: LABCELL_X37_Y28_N3
\Inst_RGB|vCount[11]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[11]~28_combout\ = ( \Inst_RGB|Equal0~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(11))))) # (\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|Add2~125_sumout\)) # (\Inst_RGB|Equal1~6_combout\))) ) ) 
-- # ( !\Inst_RGB|Equal0~6_combout\ & ( ((\Inst_RGB|Equal1~6_combout\ & \Inst_Address_Generator|val~0_combout\)) # (\Inst_RGB|vCount\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~125_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(11),
	dataf => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	combout => \Inst_RGB|vCount[11]~28_combout\);

-- Location: FF_X37_Y28_N5
\Inst_RGB|vCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[11]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(11));

-- Location: FF_X36_Y28_N22
\Inst_RGB|vCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|Add2~109_sumout\,
	ena => \Inst_RGB|vCount[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(7));

-- Location: LABCELL_X37_Y28_N18
\Inst_RGB|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal1~5_combout\ = ( !\Inst_RGB|vCount\(10) & ( \Inst_RGB|vCount\(7) & ( (!\Inst_RGB|vCount\(11) & (\Inst_RGB|vCount\(6) & (!\Inst_RGB|vCount\(8) & !\Inst_RGB|vCount\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_vCount\(11),
	datab => \Inst_RGB|ALT_INV_vCount\(6),
	datac => \Inst_RGB|ALT_INV_vCount\(8),
	datad => \Inst_RGB|ALT_INV_vCount\(9),
	datae => \Inst_RGB|ALT_INV_vCount\(10),
	dataf => \Inst_RGB|ALT_INV_vCount\(7),
	combout => \Inst_RGB|Equal1~5_combout\);

-- Location: LABCELL_X36_Y28_N36
\Inst_RGB|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~57_sumout\ = SUM(( \Inst_RGB|vCount[12]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~126\ ))
-- \Inst_RGB|Add2~58\ = CARRY(( \Inst_RGB|vCount[12]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount[12]~DUPLICATE_q\,
	cin => \Inst_RGB|Add2~126\,
	sumout => \Inst_RGB|Add2~57_sumout\,
	cout => \Inst_RGB|Add2~58\);

-- Location: FF_X35_Y28_N41
\Inst_RGB|vCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(12));

-- Location: LABCELL_X35_Y28_N39
\Inst_RGB|vCount[12]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[12]~14_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(12)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(12))))) # 
-- (\Inst_Address_Generator|val~0_combout\ & ((!\Inst_RGB|Equal0~6_combout\ & ((\Inst_RGB|vCount\(12)))) # (\Inst_RGB|Equal0~6_combout\ & (\Inst_RGB|Add2~57_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datab => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~57_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(12),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[12]~14_combout\);

-- Location: FF_X35_Y28_N40
\Inst_RGB|vCount[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[12]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount[12]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y28_N39
\Inst_RGB|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~61_sumout\ = SUM(( \Inst_RGB|vCount\(13) ) + ( GND ) + ( \Inst_RGB|Add2~58\ ))
-- \Inst_RGB|Add2~62\ = CARRY(( \Inst_RGB|vCount\(13) ) + ( GND ) + ( \Inst_RGB|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(13),
	cin => \Inst_RGB|Add2~58\,
	sumout => \Inst_RGB|Add2~61_sumout\,
	cout => \Inst_RGB|Add2~62\);

-- Location: LABCELL_X37_Y28_N24
\Inst_RGB|vCount[13]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[13]~15_combout\ = ( \Inst_RGB|vCount\(13) & ( \Inst_RGB|Equal0~6_combout\ & ( ((!\Inst_Address_Generator|val~0_combout\) # (\Inst_RGB|Equal1~6_combout\)) # (\Inst_RGB|Add2~61_sumout\) ) ) ) # ( !\Inst_RGB|vCount\(13) & ( 
-- \Inst_RGB|Equal0~6_combout\ & ( (\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal1~6_combout\) # (\Inst_RGB|Add2~61_sumout\))) ) ) ) # ( \Inst_RGB|vCount\(13) & ( !\Inst_RGB|Equal0~6_combout\ ) ) # ( !\Inst_RGB|vCount\(13) & ( 
-- !\Inst_RGB|Equal0~6_combout\ & ( (\Inst_RGB|Equal1~6_combout\ & \Inst_Address_Generator|val~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Add2~61_sumout\,
	datac => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datad => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datae => \Inst_RGB|ALT_INV_vCount\(13),
	dataf => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	combout => \Inst_RGB|vCount[13]~15_combout\);

-- Location: FF_X37_Y28_N25
\Inst_RGB|vCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[13]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(13));

-- Location: LABCELL_X36_Y28_N42
\Inst_RGB|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~65_sumout\ = SUM(( \Inst_RGB|vCount[14]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~62\ ))
-- \Inst_RGB|Add2~66\ = CARRY(( \Inst_RGB|vCount[14]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount[14]~DUPLICATE_q\,
	cin => \Inst_RGB|Add2~62\,
	sumout => \Inst_RGB|Add2~65_sumout\,
	cout => \Inst_RGB|Add2~66\);

-- Location: FF_X35_Y28_N29
\Inst_RGB|vCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[14]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(14));

-- Location: LABCELL_X35_Y28_N27
\Inst_RGB|vCount[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[14]~16_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(14)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(14))))) # 
-- (\Inst_Address_Generator|val~0_combout\ & ((!\Inst_RGB|Equal0~6_combout\ & ((\Inst_RGB|vCount\(14)))) # (\Inst_RGB|Equal0~6_combout\ & (\Inst_RGB|Add2~65_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datab => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~65_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(14),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[14]~16_combout\);

-- Location: FF_X35_Y28_N28
\Inst_RGB|vCount[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[14]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount[14]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y28_N45
\Inst_RGB|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~69_sumout\ = SUM(( \Inst_RGB|vCount[15]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~66\ ))
-- \Inst_RGB|Add2~70\ = CARRY(( \Inst_RGB|vCount[15]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount[15]~DUPLICATE_q\,
	cin => \Inst_RGB|Add2~66\,
	sumout => \Inst_RGB|Add2~69_sumout\,
	cout => \Inst_RGB|Add2~70\);

-- Location: FF_X35_Y28_N44
\Inst_RGB|vCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(15));

-- Location: LABCELL_X35_Y28_N42
\Inst_RGB|vCount[15]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[15]~17_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(15)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(15))))) # 
-- (\Inst_Address_Generator|val~0_combout\ & ((!\Inst_RGB|Equal0~6_combout\ & ((\Inst_RGB|vCount\(15)))) # (\Inst_RGB|Equal0~6_combout\ & (\Inst_RGB|Add2~69_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datab => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~69_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(15),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[15]~17_combout\);

-- Location: FF_X35_Y28_N43
\Inst_RGB|vCount[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount[15]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y28_N48
\Inst_RGB|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~73_sumout\ = SUM(( \Inst_RGB|vCount[16]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~70\ ))
-- \Inst_RGB|Add2~74\ = CARRY(( \Inst_RGB|vCount[16]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount[16]~DUPLICATE_q\,
	cin => \Inst_RGB|Add2~70\,
	sumout => \Inst_RGB|Add2~73_sumout\,
	cout => \Inst_RGB|Add2~74\);

-- Location: FF_X35_Y28_N47
\Inst_RGB|vCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(16));

-- Location: LABCELL_X35_Y28_N45
\Inst_RGB|vCount[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[16]~18_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(16)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(16))))) # 
-- (\Inst_Address_Generator|val~0_combout\ & ((!\Inst_RGB|Equal0~6_combout\ & ((\Inst_RGB|vCount\(16)))) # (\Inst_RGB|Equal0~6_combout\ & (\Inst_RGB|Add2~73_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datab => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~73_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(16),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[16]~18_combout\);

-- Location: FF_X35_Y28_N46
\Inst_RGB|vCount[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[16]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount[16]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y28_N51
\Inst_RGB|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~77_sumout\ = SUM(( \Inst_RGB|vCount\(17) ) + ( GND ) + ( \Inst_RGB|Add2~74\ ))
-- \Inst_RGB|Add2~78\ = CARRY(( \Inst_RGB|vCount\(17) ) + ( GND ) + ( \Inst_RGB|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(17),
	cin => \Inst_RGB|Add2~74\,
	sumout => \Inst_RGB|Add2~77_sumout\,
	cout => \Inst_RGB|Add2~78\);

-- Location: LABCELL_X35_Y28_N24
\Inst_RGB|vCount[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[17]~19_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(17)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(17))))) # 
-- (\Inst_Address_Generator|val~0_combout\ & ((!\Inst_RGB|Equal0~6_combout\ & ((\Inst_RGB|vCount\(17)))) # (\Inst_RGB|Equal0~6_combout\ & (\Inst_RGB|Add2~77_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datab => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~77_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(17),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[17]~19_combout\);

-- Location: FF_X35_Y28_N25
\Inst_RGB|vCount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[17]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(17));

-- Location: LABCELL_X36_Y28_N54
\Inst_RGB|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~33_sumout\ = SUM(( \Inst_RGB|vCount[18]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~78\ ))
-- \Inst_RGB|Add2~34\ = CARRY(( \Inst_RGB|vCount[18]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_vCount[18]~DUPLICATE_q\,
	cin => \Inst_RGB|Add2~78\,
	sumout => \Inst_RGB|Add2~33_sumout\,
	cout => \Inst_RGB|Add2~34\);

-- Location: FF_X35_Y28_N35
\Inst_RGB|vCount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(18));

-- Location: LABCELL_X35_Y28_N33
\Inst_RGB|vCount[18]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[18]~8_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(18)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(18))))) # 
-- (\Inst_Address_Generator|val~0_combout\ & ((!\Inst_RGB|Equal0~6_combout\ & ((\Inst_RGB|vCount\(18)))) # (\Inst_RGB|Equal0~6_combout\ & (\Inst_RGB|Add2~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datab => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~33_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(18),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[18]~8_combout\);

-- Location: FF_X35_Y28_N34
\Inst_RGB|vCount[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount[18]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y28_N57
\Inst_RGB|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~37_sumout\ = SUM(( \Inst_RGB|vCount\(19) ) + ( GND ) + ( \Inst_RGB|Add2~34\ ))
-- \Inst_RGB|Add2~38\ = CARRY(( \Inst_RGB|vCount\(19) ) + ( GND ) + ( \Inst_RGB|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(19),
	cin => \Inst_RGB|Add2~34\,
	sumout => \Inst_RGB|Add2~37_sumout\,
	cout => \Inst_RGB|Add2~38\);

-- Location: LABCELL_X35_Y28_N48
\Inst_RGB|vCount[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[19]~9_combout\ = ( \Inst_RGB|vCount\(19) & ( \Inst_RGB|Equal1~6_combout\ ) ) # ( !\Inst_RGB|vCount\(19) & ( \Inst_RGB|Equal1~6_combout\ & ( \Inst_Address_Generator|val~0_combout\ ) ) ) # ( \Inst_RGB|vCount\(19) & ( 
-- !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_RGB|Equal0~6_combout\) # ((!\Inst_Address_Generator|val~0_combout\) # (\Inst_RGB|Add2~37_sumout\)) ) ) ) # ( !\Inst_RGB|vCount\(19) & ( !\Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|Equal0~6_combout\ & 
-- (\Inst_Address_Generator|val~0_combout\ & \Inst_RGB|Add2~37_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011111111001111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datad => \Inst_RGB|ALT_INV_Add2~37_sumout\,
	datae => \Inst_RGB|ALT_INV_vCount\(19),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[19]~9_combout\);

-- Location: FF_X35_Y28_N49
\Inst_RGB|vCount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(19));

-- Location: LABCELL_X36_Y27_N0
\Inst_RGB|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~41_sumout\ = SUM(( \Inst_RGB|vCount\(20) ) + ( GND ) + ( \Inst_RGB|Add2~38\ ))
-- \Inst_RGB|Add2~42\ = CARRY(( \Inst_RGB|vCount\(20) ) + ( GND ) + ( \Inst_RGB|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_vCount\(20),
	cin => \Inst_RGB|Add2~38\,
	sumout => \Inst_RGB|Add2~41_sumout\,
	cout => \Inst_RGB|Add2~42\);

-- Location: LABCELL_X36_Y27_N45
\Inst_RGB|vCount[20]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[20]~10_combout\ = ( \Inst_RGB|Add2~41_sumout\ & ( ((\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal1~6_combout\) # (\Inst_RGB|Equal0~6_combout\)))) # (\Inst_RGB|vCount\(20)) ) ) # ( !\Inst_RGB|Add2~41_sumout\ & ( 
-- (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(20))))) # (\Inst_Address_Generator|val~0_combout\ & (((!\Inst_RGB|Equal0~6_combout\ & \Inst_RGB|vCount\(20))) # (\Inst_RGB|Equal1~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111101111000000111110111100010011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datad => \Inst_RGB|ALT_INV_vCount\(20),
	dataf => \Inst_RGB|ALT_INV_Add2~41_sumout\,
	combout => \Inst_RGB|vCount[20]~10_combout\);

-- Location: FF_X36_Y27_N46
\Inst_RGB|vCount[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(20));

-- Location: LABCELL_X36_Y27_N3
\Inst_RGB|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~45_sumout\ = SUM(( \Inst_RGB|vCount[21]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~42\ ))
-- \Inst_RGB|Add2~46\ = CARRY(( \Inst_RGB|vCount[21]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount[21]~DUPLICATE_q\,
	cin => \Inst_RGB|Add2~42\,
	sumout => \Inst_RGB|Add2~45_sumout\,
	cout => \Inst_RGB|Add2~46\);

-- Location: FF_X35_Y28_N8
\Inst_RGB|vCount[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[21]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(21));

-- Location: LABCELL_X35_Y28_N6
\Inst_RGB|vCount[21]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[21]~11_combout\ = ( \Inst_RGB|vCount\(21) & ( \Inst_RGB|Equal1~6_combout\ ) ) # ( !\Inst_RGB|vCount\(21) & ( \Inst_RGB|Equal1~6_combout\ & ( \Inst_Address_Generator|val~0_combout\ ) ) ) # ( \Inst_RGB|vCount\(21) & ( 
-- !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\) # ((!\Inst_RGB|Equal0~6_combout\) # (\Inst_RGB|Add2~45_sumout\)) ) ) ) # ( !\Inst_RGB|vCount\(21) & ( !\Inst_RGB|Equal1~6_combout\ & ( (\Inst_Address_Generator|val~0_combout\ & 
-- (\Inst_RGB|Equal0~6_combout\ & \Inst_RGB|Add2~45_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111011111110111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datab => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~45_sumout\,
	datae => \Inst_RGB|ALT_INV_vCount\(21),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[21]~11_combout\);

-- Location: FF_X35_Y28_N7
\Inst_RGB|vCount[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[21]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount[21]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y27_N6
\Inst_RGB|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~49_sumout\ = SUM(( \Inst_RGB|vCount[22]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~46\ ))
-- \Inst_RGB|Add2~50\ = CARRY(( \Inst_RGB|vCount[22]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_vCount[22]~DUPLICATE_q\,
	cin => \Inst_RGB|Add2~46\,
	sumout => \Inst_RGB|Add2~49_sumout\,
	cout => \Inst_RGB|Add2~50\);

-- Location: FF_X35_Y28_N38
\Inst_RGB|vCount[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[22]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(22));

-- Location: LABCELL_X35_Y28_N36
\Inst_RGB|vCount[22]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[22]~12_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(22)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(22))))) # 
-- (\Inst_Address_Generator|val~0_combout\ & ((!\Inst_RGB|Equal0~6_combout\ & ((\Inst_RGB|vCount\(22)))) # (\Inst_RGB|Equal0~6_combout\ & (\Inst_RGB|Add2~49_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datab => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~49_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(22),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[22]~12_combout\);

-- Location: FF_X35_Y28_N37
\Inst_RGB|vCount[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[22]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount[22]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y27_N9
\Inst_RGB|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~53_sumout\ = SUM(( \Inst_RGB|vCount\(23) ) + ( GND ) + ( \Inst_RGB|Add2~50\ ))
-- \Inst_RGB|Add2~54\ = CARRY(( \Inst_RGB|vCount\(23) ) + ( GND ) + ( \Inst_RGB|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(23),
	cin => \Inst_RGB|Add2~50\,
	sumout => \Inst_RGB|Add2~53_sumout\,
	cout => \Inst_RGB|Add2~54\);

-- Location: LABCELL_X36_Y27_N36
\Inst_RGB|vCount[23]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[23]~13_combout\ = ( \Inst_RGB|Add2~53_sumout\ & ( ((\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal1~6_combout\) # (\Inst_RGB|Equal0~6_combout\)))) # (\Inst_RGB|vCount\(23)) ) ) # ( !\Inst_RGB|Add2~53_sumout\ & ( 
-- (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(23))))) # (\Inst_Address_Generator|val~0_combout\ & (((!\Inst_RGB|Equal0~6_combout\ & \Inst_RGB|vCount\(23))) # (\Inst_RGB|Equal1~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111101111000000111110111100010011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datad => \Inst_RGB|ALT_INV_vCount\(23),
	dataf => \Inst_RGB|ALT_INV_Add2~53_sumout\,
	combout => \Inst_RGB|vCount[23]~13_combout\);

-- Location: FF_X36_Y27_N37
\Inst_RGB|vCount[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[23]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(23));

-- Location: LABCELL_X36_Y27_N12
\Inst_RGB|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~9_sumout\ = SUM(( \Inst_RGB|vCount\(24) ) + ( GND ) + ( \Inst_RGB|Add2~54\ ))
-- \Inst_RGB|Add2~10\ = CARRY(( \Inst_RGB|vCount\(24) ) + ( GND ) + ( \Inst_RGB|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_vCount\(24),
	cin => \Inst_RGB|Add2~54\,
	sumout => \Inst_RGB|Add2~9_sumout\,
	cout => \Inst_RGB|Add2~10\);

-- Location: LABCELL_X35_Y27_N48
\Inst_RGB|vCount[24]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[24]~2_combout\ = ( \Inst_RGB|vCount\(24) & ( \Inst_RGB|Add2~9_sumout\ ) ) # ( !\Inst_RGB|vCount\(24) & ( \Inst_RGB|Add2~9_sumout\ & ( (\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal1~6_combout\) # 
-- (\Inst_RGB|Equal0~6_combout\))) ) ) ) # ( \Inst_RGB|vCount\(24) & ( !\Inst_RGB|Add2~9_sumout\ & ( (!\Inst_Address_Generator|val~0_combout\) # ((!\Inst_RGB|Equal0~6_combout\) # (\Inst_RGB|Equal1~6_combout\)) ) ) ) # ( !\Inst_RGB|vCount\(24) & ( 
-- !\Inst_RGB|Add2~9_sumout\ & ( (\Inst_Address_Generator|val~0_combout\ & \Inst_RGB|Equal1~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111001111111100000011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datad => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datae => \Inst_RGB|ALT_INV_vCount\(24),
	dataf => \Inst_RGB|ALT_INV_Add2~9_sumout\,
	combout => \Inst_RGB|vCount[24]~2_combout\);

-- Location: FF_X35_Y27_N49
\Inst_RGB|vCount[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[24]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(24));

-- Location: LABCELL_X36_Y27_N15
\Inst_RGB|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~13_sumout\ = SUM(( \Inst_RGB|vCount\(25) ) + ( GND ) + ( \Inst_RGB|Add2~10\ ))
-- \Inst_RGB|Add2~14\ = CARRY(( \Inst_RGB|vCount\(25) ) + ( GND ) + ( \Inst_RGB|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_vCount\(25),
	cin => \Inst_RGB|Add2~10\,
	sumout => \Inst_RGB|Add2~13_sumout\,
	cout => \Inst_RGB|Add2~14\);

-- Location: LABCELL_X36_Y27_N48
\Inst_RGB|vCount[25]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[25]~3_combout\ = ( \Inst_RGB|Add2~13_sumout\ & ( ((\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal1~6_combout\) # (\Inst_RGB|Equal0~6_combout\)))) # (\Inst_RGB|vCount\(25)) ) ) # ( !\Inst_RGB|Add2~13_sumout\ & ( 
-- (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(25))))) # (\Inst_Address_Generator|val~0_combout\ & (((!\Inst_RGB|Equal0~6_combout\ & \Inst_RGB|vCount\(25))) # (\Inst_RGB|Equal1~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111101111000000111110111100010011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datad => \Inst_RGB|ALT_INV_vCount\(25),
	dataf => \Inst_RGB|ALT_INV_Add2~13_sumout\,
	combout => \Inst_RGB|vCount[25]~3_combout\);

-- Location: FF_X36_Y27_N50
\Inst_RGB|vCount[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[25]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(25));

-- Location: LABCELL_X36_Y27_N18
\Inst_RGB|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~17_sumout\ = SUM(( \Inst_RGB|vCount\(26) ) + ( GND ) + ( \Inst_RGB|Add2~14\ ))
-- \Inst_RGB|Add2~18\ = CARRY(( \Inst_RGB|vCount\(26) ) + ( GND ) + ( \Inst_RGB|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(26),
	cin => \Inst_RGB|Add2~14\,
	sumout => \Inst_RGB|Add2~17_sumout\,
	cout => \Inst_RGB|Add2~18\);

-- Location: LABCELL_X36_Y27_N51
\Inst_RGB|vCount[26]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[26]~4_combout\ = ( \Inst_RGB|Add2~17_sumout\ & ( ((\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal1~6_combout\) # (\Inst_RGB|Equal0~6_combout\)))) # (\Inst_RGB|vCount\(26)) ) ) # ( !\Inst_RGB|Add2~17_sumout\ & ( 
-- (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(26))))) # (\Inst_Address_Generator|val~0_combout\ & (((!\Inst_RGB|Equal0~6_combout\ & \Inst_RGB|vCount\(26))) # (\Inst_RGB|Equal1~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111101111000000111110111100010011111111110001001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datad => \Inst_RGB|ALT_INV_vCount\(26),
	dataf => \Inst_RGB|ALT_INV_Add2~17_sumout\,
	combout => \Inst_RGB|vCount[26]~4_combout\);

-- Location: FF_X36_Y27_N53
\Inst_RGB|vCount[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[26]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(26));

-- Location: LABCELL_X36_Y27_N21
\Inst_RGB|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~21_sumout\ = SUM(( \Inst_RGB|vCount\(27) ) + ( GND ) + ( \Inst_RGB|Add2~18\ ))
-- \Inst_RGB|Add2~22\ = CARRY(( \Inst_RGB|vCount\(27) ) + ( GND ) + ( \Inst_RGB|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(27),
	cin => \Inst_RGB|Add2~18\,
	sumout => \Inst_RGB|Add2~21_sumout\,
	cout => \Inst_RGB|Add2~22\);

-- Location: LABCELL_X36_Y27_N42
\Inst_RGB|vCount[27]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[27]~5_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(27)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_RGB|Equal0~6_combout\ & (((\Inst_RGB|vCount\(27))))) # 
-- (\Inst_RGB|Equal0~6_combout\ & ((!\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|vCount\(27)))) # (\Inst_Address_Generator|val~0_combout\ & (\Inst_RGB|Add2~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~21_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(27),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[27]~5_combout\);

-- Location: FF_X36_Y27_N44
\Inst_RGB|vCount[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[27]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(27));

-- Location: LABCELL_X36_Y27_N24
\Inst_RGB|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~25_sumout\ = SUM(( \Inst_RGB|vCount\(28) ) + ( GND ) + ( \Inst_RGB|Add2~22\ ))
-- \Inst_RGB|Add2~26\ = CARRY(( \Inst_RGB|vCount\(28) ) + ( GND ) + ( \Inst_RGB|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(28),
	cin => \Inst_RGB|Add2~22\,
	sumout => \Inst_RGB|Add2~25_sumout\,
	cout => \Inst_RGB|Add2~26\);

-- Location: LABCELL_X35_Y27_N45
\Inst_RGB|vCount[28]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[28]~6_combout\ = ( \Inst_RGB|vCount\(28) & ( \Inst_RGB|Add2~25_sumout\ ) ) # ( !\Inst_RGB|vCount\(28) & ( \Inst_RGB|Add2~25_sumout\ & ( (\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|Equal1~6_combout\) # 
-- (\Inst_RGB|Equal0~6_combout\))) ) ) ) # ( \Inst_RGB|vCount\(28) & ( !\Inst_RGB|Add2~25_sumout\ & ( (!\Inst_RGB|Equal0~6_combout\) # ((!\Inst_Address_Generator|val~0_combout\) # (\Inst_RGB|Equal1~6_combout\)) ) ) ) # ( !\Inst_RGB|vCount\(28) & ( 
-- !\Inst_RGB|Add2~25_sumout\ & ( (\Inst_RGB|Equal1~6_combout\ & \Inst_Address_Generator|val~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111110111111101100000111000001111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datab => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datae => \Inst_RGB|ALT_INV_vCount\(28),
	dataf => \Inst_RGB|ALT_INV_Add2~25_sumout\,
	combout => \Inst_RGB|vCount[28]~6_combout\);

-- Location: FF_X35_Y27_N46
\Inst_RGB|vCount[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[28]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(28));

-- Location: LABCELL_X36_Y27_N27
\Inst_RGB|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~29_sumout\ = SUM(( \Inst_RGB|vCount\(29) ) + ( GND ) + ( \Inst_RGB|Add2~26\ ))
-- \Inst_RGB|Add2~30\ = CARRY(( \Inst_RGB|vCount\(29) ) + ( GND ) + ( \Inst_RGB|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(29),
	cin => \Inst_RGB|Add2~26\,
	sumout => \Inst_RGB|Add2~29_sumout\,
	cout => \Inst_RGB|Add2~30\);

-- Location: LABCELL_X36_Y27_N39
\Inst_RGB|vCount[29]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[29]~7_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(29)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_RGB|Equal0~6_combout\ & (((\Inst_RGB|vCount\(29))))) # 
-- (\Inst_RGB|Equal0~6_combout\ & ((!\Inst_Address_Generator|val~0_combout\ & ((\Inst_RGB|vCount\(29)))) # (\Inst_Address_Generator|val~0_combout\ & (\Inst_RGB|Add2~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~29_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(29),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[29]~7_combout\);

-- Location: FF_X36_Y27_N41
\Inst_RGB|vCount[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[29]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(29));

-- Location: LABCELL_X36_Y27_N54
\Inst_RGB|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal1~1_combout\ = ( !\Inst_RGB|vCount\(24) & ( !\Inst_RGB|vCount\(28) & ( (!\Inst_RGB|vCount\(25) & (!\Inst_RGB|vCount\(29) & (!\Inst_RGB|vCount\(26) & !\Inst_RGB|vCount\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_vCount\(25),
	datab => \Inst_RGB|ALT_INV_vCount\(29),
	datac => \Inst_RGB|ALT_INV_vCount\(26),
	datad => \Inst_RGB|ALT_INV_vCount\(27),
	datae => \Inst_RGB|ALT_INV_vCount\(24),
	dataf => \Inst_RGB|ALT_INV_vCount\(28),
	combout => \Inst_RGB|Equal1~1_combout\);

-- Location: LABCELL_X35_Y28_N54
\Inst_RGB|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal1~2_combout\ = ( !\Inst_RGB|vCount\(22) & ( !\Inst_RGB|vCount\(23) & ( (!\Inst_RGB|vCount\(20) & (!\Inst_RGB|vCount\(19) & (!\Inst_RGB|vCount\(18) & !\Inst_RGB|vCount\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_vCount\(20),
	datab => \Inst_RGB|ALT_INV_vCount\(19),
	datac => \Inst_RGB|ALT_INV_vCount\(18),
	datad => \Inst_RGB|ALT_INV_vCount\(21),
	datae => \Inst_RGB|ALT_INV_vCount\(22),
	dataf => \Inst_RGB|ALT_INV_vCount\(23),
	combout => \Inst_RGB|Equal1~2_combout\);

-- Location: LABCELL_X37_Y28_N48
\Inst_RGB|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal1~4_combout\ = ( \Inst_RGB|vCount\(3) & ( \Inst_RGB|vCount\(0) & ( (!\Inst_RGB|vCount\(4) & (\Inst_RGB|vCount\(2) & (\Inst_RGB|vCount\(5) & \Inst_RGB|vCount\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_vCount\(4),
	datab => \Inst_RGB|ALT_INV_vCount\(2),
	datac => \Inst_RGB|ALT_INV_vCount\(5),
	datad => \Inst_RGB|ALT_INV_vCount\(1),
	datae => \Inst_RGB|ALT_INV_vCount\(3),
	dataf => \Inst_RGB|ALT_INV_vCount\(0),
	combout => \Inst_RGB|Equal1~4_combout\);

-- Location: FF_X35_Y28_N4
\Inst_RGB|vCount[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount[30]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y27_N30
\Inst_RGB|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~1_sumout\ = SUM(( \Inst_RGB|vCount[30]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~30\ ))
-- \Inst_RGB|Add2~2\ = CARRY(( \Inst_RGB|vCount[30]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_RGB|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount[30]~DUPLICATE_q\,
	cin => \Inst_RGB|Add2~30\,
	sumout => \Inst_RGB|Add2~1_sumout\,
	cout => \Inst_RGB|Add2~2\);

-- Location: LABCELL_X35_Y28_N3
\Inst_RGB|vCount[30]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[30]~0_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(30)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(30))))) # 
-- (\Inst_Address_Generator|val~0_combout\ & ((!\Inst_RGB|Equal0~6_combout\ & ((\Inst_RGB|vCount\(30)))) # (\Inst_RGB|Equal0~6_combout\ & (\Inst_RGB|Add2~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111011000000011111101101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datab => \Inst_RGB|ALT_INV_Add2~1_sumout\,
	datac => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datad => \Inst_RGB|ALT_INV_vCount\(30),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[30]~0_combout\);

-- Location: FF_X35_Y28_N5
\Inst_RGB|vCount[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[30]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(30));

-- Location: LABCELL_X36_Y27_N33
\Inst_RGB|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Add2~5_sumout\ = SUM(( \Inst_RGB|vCount\(31) ) + ( GND ) + ( \Inst_RGB|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(31),
	cin => \Inst_RGB|Add2~2\,
	sumout => \Inst_RGB|Add2~5_sumout\);

-- Location: LABCELL_X35_Y28_N30
\Inst_RGB|vCount[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|vCount[31]~1_combout\ = ( \Inst_RGB|Equal1~6_combout\ & ( (\Inst_RGB|vCount\(31)) # (\Inst_Address_Generator|val~0_combout\) ) ) # ( !\Inst_RGB|Equal1~6_combout\ & ( (!\Inst_Address_Generator|val~0_combout\ & (((\Inst_RGB|vCount\(31))))) # 
-- (\Inst_Address_Generator|val~0_combout\ & ((!\Inst_RGB|Equal0~6_combout\ & ((\Inst_RGB|vCount\(31)))) # (\Inst_RGB|Equal0~6_combout\ & (\Inst_RGB|Add2~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datab => \Inst_RGB|ALT_INV_Equal0~6_combout\,
	datac => \Inst_RGB|ALT_INV_Add2~5_sumout\,
	datad => \Inst_RGB|ALT_INV_vCount\(31),
	dataf => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	combout => \Inst_RGB|vCount[31]~1_combout\);

-- Location: FF_X35_Y28_N31
\Inst_RGB|vCount[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|vCount[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|vCount\(31));

-- Location: LABCELL_X35_Y28_N0
\Inst_RGB|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal1~0_combout\ = (!\Inst_RGB|vCount\(30) & !\Inst_RGB|vCount\(31))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_vCount\(30),
	datad => \Inst_RGB|ALT_INV_vCount\(31),
	combout => \Inst_RGB|Equal1~0_combout\);

-- Location: LABCELL_X35_Y28_N12
\Inst_RGB|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal1~3_combout\ = ( !\Inst_RGB|vCount\(13) & ( !\Inst_RGB|vCount\(12) & ( (!\Inst_RGB|vCount\(17) & (!\Inst_RGB|vCount\(16) & (!\Inst_RGB|vCount\(14) & !\Inst_RGB|vCount\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_vCount\(17),
	datab => \Inst_RGB|ALT_INV_vCount\(16),
	datac => \Inst_RGB|ALT_INV_vCount\(14),
	datad => \Inst_RGB|ALT_INV_vCount\(15),
	datae => \Inst_RGB|ALT_INV_vCount\(13),
	dataf => \Inst_RGB|ALT_INV_vCount\(12),
	combout => \Inst_RGB|Equal1~3_combout\);

-- Location: LABCELL_X35_Y28_N18
\Inst_RGB|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|Equal1~6_combout\ = ( \Inst_RGB|Equal1~0_combout\ & ( \Inst_RGB|Equal1~3_combout\ & ( (\Inst_RGB|Equal1~5_combout\ & (\Inst_RGB|Equal1~1_combout\ & (\Inst_RGB|Equal1~2_combout\ & \Inst_RGB|Equal1~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_Equal1~5_combout\,
	datab => \Inst_RGB|ALT_INV_Equal1~1_combout\,
	datac => \Inst_RGB|ALT_INV_Equal1~2_combout\,
	datad => \Inst_RGB|ALT_INV_Equal1~4_combout\,
	datae => \Inst_RGB|ALT_INV_Equal1~0_combout\,
	dataf => \Inst_RGB|ALT_INV_Equal1~3_combout\,
	combout => \Inst_RGB|Equal1~6_combout\);

-- Location: IOIBUF_X58_Y0_N75
\ov7670_data[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(2),
	o => \ov7670_data[2]~input_o\);

-- Location: FF_X46_Y23_N20
\Inst_ov7670_capture|latched_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(2));

-- Location: LABCELL_X45_Y23_N33
\Inst_ov7670_capture|d_latch[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[2]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(2),
	combout => \Inst_ov7670_capture|d_latch[2]~feeder_combout\);

-- Location: FF_X45_Y23_N35
\Inst_ov7670_capture|d_latch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[2]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(2));

-- Location: LABCELL_X45_Y23_N30
\Inst_ov7670_capture|d_latch[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[10]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_d_latch\(2),
	combout => \Inst_ov7670_capture|d_latch[10]~feeder_combout\);

-- Location: FF_X45_Y23_N32
\Inst_ov7670_capture|d_latch[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[10]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(10));

-- Location: M10K_X41_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y18_N12
\Inst_RGB|green[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[3]~14_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	combout => \Inst_RGB|green[3]~14_combout\);

-- Location: M10K_X49_Y14_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y18_N57
\Inst_RGB|green[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[3]~15_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	combout => \Inst_RGB|green[3]~15_combout\);

-- Location: M10K_X49_Y18_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y18_N18
\Inst_RGB|green[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[3]~13_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	combout => \Inst_RGB|green[3]~13_combout\);

-- Location: M10K_X49_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y18_N24
\Inst_RGB|green[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[3]~12_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	combout => \Inst_RGB|green[3]~12_combout\);

-- Location: MLABCELL_X52_Y18_N39
\Inst_RGB|green[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[3]~16_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|green[3]~12_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|green[3]~15_combout\))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|green[3]~14_combout\)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|green[3]~12_combout\ & ( (\Inst_RGB|green[3]~13_combout\) # 
-- (\Inst_Address_Generator|val\(16)) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|green[3]~12_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|green[3]~15_combout\))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|green[3]~14_combout\)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|green[3]~12_combout\ & ( (!\Inst_Address_Generator|val\(16) & 
-- \Inst_RGB|green[3]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(16),
	datab => \Inst_RGB|ALT_INV_green[3]~14_combout\,
	datac => \Inst_RGB|ALT_INV_green[3]~15_combout\,
	datad => \Inst_RGB|ALT_INV_green[3]~13_combout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \Inst_RGB|ALT_INV_green[3]~12_combout\,
	combout => \Inst_RGB|green[3]~16_combout\);

-- Location: LABCELL_X36_Y23_N21
\Inst_RGB|green[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[3]~17_combout\ = ( \Inst_RGB|green[3]~16_combout\ & ( \Inst_VGA|activeArea~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_activeArea~q\,
	dataf => \Inst_RGB|ALT_INV_green[3]~16_combout\,
	combout => \Inst_RGB|green[3]~17_combout\);

-- Location: IOIBUF_X54_Y0_N52
\ov7670_data[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(4),
	o => \ov7670_data[4]~input_o\);

-- Location: LABCELL_X45_Y23_N48
\Inst_ov7670_capture|latched_d[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[4]~feeder_combout\ = ( \ov7670_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[4]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[4]~feeder_combout\);

-- Location: FF_X45_Y23_N50
\Inst_ov7670_capture|latched_d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(4));

-- Location: LABCELL_X45_Y23_N57
\Inst_ov7670_capture|d_latch[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[4]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(4),
	combout => \Inst_ov7670_capture|d_latch[4]~feeder_combout\);

-- Location: FF_X45_Y23_N59
\Inst_ov7670_capture|d_latch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[4]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(4));

-- Location: M10K_X69_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N0
\Inst_RGB|blue[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[3]~13_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	combout => \Inst_RGB|blue[3]~13_combout\);

-- Location: M10K_X69_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N6
\Inst_RGB|blue[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[3]~14_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\,
	combout => \Inst_RGB|blue[3]~14_combout\);

-- Location: M10K_X49_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N54
\Inst_RGB|blue[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[3]~12_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	combout => \Inst_RGB|blue[3]~12_combout\);

-- Location: M10K_X49_Y10_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N12
\Inst_RGB|blue[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[3]~15_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\,
	combout => \Inst_RGB|blue[3]~15_combout\);

-- Location: LABCELL_X55_Y16_N42
\Inst_RGB|blue[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[3]~16_combout\ = ( \Inst_Address_Generator|val\(16) & ( \Inst_RGB|blue[3]~15_combout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|blue[3]~12_combout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|blue[3]~14_combout\)) ) ) ) # ( !\Inst_Address_Generator|val\(16) & ( \Inst_RGB|blue[3]~15_combout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_RGB|blue[3]~13_combout\) ) ) ) # ( \Inst_Address_Generator|val\(16) & ( !\Inst_RGB|blue[3]~15_combout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|blue[3]~12_combout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|blue[3]~14_combout\)) ) ) ) # ( !\Inst_Address_Generator|val\(16) & ( !\Inst_RGB|blue[3]~15_combout\ & ( (\Inst_RGB|blue[3]~13_combout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_blue[3]~13_combout\,
	datab => \Inst_RGB|ALT_INV_blue[3]~14_combout\,
	datac => \Inst_RGB|ALT_INV_blue[3]~12_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_RGB|ALT_INV_blue[3]~15_combout\,
	combout => \Inst_RGB|blue[3]~16_combout\);

-- Location: LABCELL_X36_Y23_N18
\Inst_RGB|blue[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[3]~17_combout\ = ( \Inst_RGB|blue[3]~16_combout\ & ( \Inst_VGA|activeArea~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_activeArea~q\,
	dataf => \Inst_RGB|ALT_INV_blue[3]~16_combout\,
	combout => \Inst_RGB|blue[3]~17_combout\);

-- Location: LABCELL_X36_Y23_N0
\Inst_RGB|countControl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|countControl~0_combout\ = ( \Inst_RGB|countControl~q\ & ( \Inst_RGB|blue[3]~17_combout\ & ( (!\Inst_RGB|red[3]~17_combout\) # ((!\Inst_RGB|green[3]~17_combout\) # (!\Inst_Address_Generator|val~0_combout\)) ) ) ) # ( !\Inst_RGB|countControl~q\ & 
-- ( \Inst_RGB|blue[3]~17_combout\ & ( (\Inst_RGB|Equal1~6_combout\ & \Inst_Address_Generator|val~0_combout\) ) ) ) # ( \Inst_RGB|countControl~q\ & ( !\Inst_RGB|blue[3]~17_combout\ ) ) # ( !\Inst_RGB|countControl~q\ & ( !\Inst_RGB|blue[3]~17_combout\ & ( 
-- (\Inst_RGB|Equal1~6_combout\ & \Inst_Address_Generator|val~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111111111111100000000001100111111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_red[3]~17_combout\,
	datab => \Inst_RGB|ALT_INV_Equal1~6_combout\,
	datac => \Inst_RGB|ALT_INV_green[3]~17_combout\,
	datad => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datae => \Inst_RGB|ALT_INV_countControl~q\,
	dataf => \Inst_RGB|ALT_INV_blue[3]~17_combout\,
	combout => \Inst_RGB|countControl~0_combout\);

-- Location: FF_X36_Y23_N2
\Inst_RGB|countControl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|countControl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|countControl~q\);

-- Location: LABCELL_X36_Y23_N48
\Inst_RGB|blueOut[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blueOut[0]~0_combout\ = ( \Inst_RGB|blueOut\(0) & ( \Inst_RGB|blue[3]~17_combout\ & ( (!\Inst_Address_Generator|val~0_combout\) # (((\Inst_RGB|red[3]~17_combout\ & \Inst_RGB|green[3]~17_combout\)) # (\Inst_RGB|countControl~q\)) ) ) ) # ( 
-- !\Inst_RGB|blueOut\(0) & ( \Inst_RGB|blue[3]~17_combout\ & ( (\Inst_RGB|red[3]~17_combout\ & (\Inst_Address_Generator|val~0_combout\ & (!\Inst_RGB|countControl~q\ & \Inst_RGB|green[3]~17_combout\))) ) ) ) # ( \Inst_RGB|blueOut\(0) & ( 
-- !\Inst_RGB|blue[3]~17_combout\ & ( (!\Inst_Address_Generator|val~0_combout\) # (\Inst_RGB|countControl~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000100001100111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_red[3]~17_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_countControl~q\,
	datad => \Inst_RGB|ALT_INV_green[3]~17_combout\,
	datae => \Inst_RGB|ALT_INV_blueOut\(0),
	dataf => \Inst_RGB|ALT_INV_blue[3]~17_combout\,
	combout => \Inst_RGB|blueOut[0]~0_combout\);

-- Location: FF_X36_Y23_N49
\Inst_RGB|blueOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGB|blueOut[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|blueOut\(0));

-- Location: LABCELL_X45_Y23_N18
\Inst_ov7670_capture|d_latch[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[12]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_d_latch\(4),
	combout => \Inst_ov7670_capture|d_latch[12]~feeder_combout\);

-- Location: FF_X45_Y23_N20
\Inst_ov7670_capture|d_latch[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[12]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(12));

-- Location: M10K_X58_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y25_N18
\Inst_RGB|red[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[0]~3_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	combout => \Inst_RGB|red[0]~3_combout\);

-- Location: M10K_X49_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y25_N6
\Inst_RGB|red[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[0]~1_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	combout => \Inst_RGB|red[0]~1_combout\);

-- Location: M10K_X76_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y25_N24
\Inst_RGB|red[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[0]~0_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	combout => \Inst_RGB|red[0]~0_combout\);

-- Location: M10K_X76_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y25_N36
\Inst_RGB|red[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[0]~2_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	combout => \Inst_RGB|red[0]~2_combout\);

-- Location: LABCELL_X55_Y25_N48
\Inst_RGB|R[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~0_combout\ = ( \Inst_RGB|red[0]~2_combout\ & ( \Inst_Address_Generator|val\(16) & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_RGB|red[0]~0_combout\) ) ) ) # ( 
-- !\Inst_RGB|red[0]~2_combout\ & ( \Inst_Address_Generator|val\(16) & ( (\Inst_RGB|red[0]~0_combout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( \Inst_RGB|red[0]~2_combout\ & ( 
-- !\Inst_Address_Generator|val\(16) & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|red[0]~1_combout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|red[0]~3_combout\)) ) ) ) # ( !\Inst_RGB|red[0]~2_combout\ & ( !\Inst_Address_Generator|val\(16) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|red[0]~1_combout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|red[0]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_red[0]~3_combout\,
	datab => \Inst_RGB|ALT_INV_red[0]~1_combout\,
	datac => \Inst_RGB|ALT_INV_red[0]~0_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_RGB|ALT_INV_red[0]~2_combout\,
	dataf => \Inst_Address_Generator|ALT_INV_val\(16),
	combout => \Inst_RGB|R[0]~0_combout\);

-- Location: LABCELL_X36_Y23_N42
\Inst_RGB|R[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~1_combout\ = ( \Inst_VGA|activeArea~q\ & ( (!\filterIn~input_o\ & ((\Inst_RGB|R[0]~0_combout\))) # (\filterIn~input_o\ & (\Inst_RGB|blueOut\(0))) ) ) # ( !\Inst_VGA|activeArea~q\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datab => \Inst_RGB|ALT_INV_blueOut\(0),
	datac => \Inst_RGB|ALT_INV_R[0]~0_combout\,
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	combout => \Inst_RGB|R[0]~1_combout\);

-- Location: IOIBUF_X58_Y0_N58
\ov7670_data[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(5),
	o => \ov7670_data[5]~input_o\);

-- Location: FF_X45_Y23_N16
\Inst_ov7670_capture|latched_d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(5));

-- Location: LABCELL_X45_Y23_N21
\Inst_ov7670_capture|d_latch[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[5]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(5),
	combout => \Inst_ov7670_capture|d_latch[5]~feeder_combout\);

-- Location: FF_X45_Y23_N23
\Inst_ov7670_capture|d_latch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[5]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(5));

-- Location: LABCELL_X45_Y23_N0
\Inst_ov7670_capture|d_latch[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[13]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_d_latch\(5),
	combout => \Inst_ov7670_capture|d_latch[13]~feeder_combout\);

-- Location: FF_X45_Y23_N2
\Inst_ov7670_capture|d_latch[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[13]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(13));

-- Location: M10K_X58_Y36_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: FF_X42_Y23_N35
\Inst_ov7670_capture|address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~61_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(11));

-- Location: M10K_X41_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y35_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N36
\Inst_RGB|red[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[1]~6_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|red[1]~6_combout\);

-- Location: M10K_X49_Y34_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y38_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y32_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y30_N27
\Inst_RGB|red[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[1]~7_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	combout => \Inst_RGB|red[1]~7_combout\);

-- Location: M10K_X41_Y36_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y35_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y33_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N42
\Inst_RGB|red[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[1]~5_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	combout => \Inst_RGB|red[1]~5_combout\);

-- Location: M10K_X49_Y30_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y38_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y30_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N24
\Inst_RGB|red[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[1]~4_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	combout => \Inst_RGB|red[1]~4_combout\);

-- Location: LABCELL_X40_Y30_N54
\Inst_RGB|R[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~2_combout\ = ( \Inst_Address_Generator|val\(16) & ( \Inst_RGB|red[1]~4_combout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_RGB|red[1]~6_combout\) ) ) ) # ( 
-- !\Inst_Address_Generator|val\(16) & ( \Inst_RGB|red[1]~4_combout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|red[1]~5_combout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|red[1]~7_combout\)) ) ) ) # ( \Inst_Address_Generator|val\(16) & ( !\Inst_RGB|red[1]~4_combout\ & ( (\Inst_RGB|red[1]~6_combout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( !\Inst_Address_Generator|val\(16) & ( !\Inst_RGB|red[1]~4_combout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|red[1]~5_combout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|red[1]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_red[1]~6_combout\,
	datab => \Inst_RGB|ALT_INV_red[1]~7_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_RGB|ALT_INV_red[1]~5_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_RGB|ALT_INV_red[1]~4_combout\,
	combout => \Inst_RGB|R[1]~2_combout\);

-- Location: LABCELL_X36_Y23_N45
\Inst_RGB|R[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~3_combout\ = ( \Inst_VGA|activeArea~q\ & ( (!\filterIn~input_o\ & ((\Inst_RGB|R[1]~2_combout\))) # (\filterIn~input_o\ & (\Inst_RGB|blueOut\(0))) ) ) # ( !\Inst_VGA|activeArea~q\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datab => \Inst_RGB|ALT_INV_blueOut\(0),
	datad => \Inst_RGB|ALT_INV_R[1]~2_combout\,
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	combout => \Inst_RGB|R[1]~3_combout\);

-- Location: IOIBUF_X60_Y0_N52
\ov7670_data[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(6),
	o => \ov7670_data[6]~input_o\);

-- Location: LABCELL_X45_Y23_N12
\Inst_ov7670_capture|latched_d[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[6]~feeder_combout\ = ( \ov7670_data[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[6]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[6]~feeder_combout\);

-- Location: FF_X45_Y23_N14
\Inst_ov7670_capture|latched_d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(6));

-- Location: LABCELL_X45_Y23_N3
\Inst_ov7670_capture|d_latch[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[6]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(6),
	combout => \Inst_ov7670_capture|d_latch[6]~feeder_combout\);

-- Location: FF_X45_Y23_N5
\Inst_ov7670_capture|d_latch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[6]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(6));

-- Location: FF_X45_Y23_N38
\Inst_ov7670_capture|d_latch[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(6),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(14));

-- Location: M10K_X58_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N48
\Inst_RGB|red[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[2]~10_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|red[2]~10_combout\);

-- Location: M10K_X49_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N30
\Inst_RGB|red[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[2]~11_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	combout => \Inst_RGB|red[2]~11_combout\);

-- Location: M10K_X41_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N18
\Inst_RGB|red[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[2]~9_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	combout => \Inst_RGB|red[2]~9_combout\);

-- Location: M10K_X58_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N24
\Inst_RGB|red[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|red[2]~8_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	combout => \Inst_RGB|red[2]~8_combout\);

-- Location: LABCELL_X55_Y16_N36
\Inst_RGB|R[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~4_combout\ = ( \Inst_Address_Generator|val\(16) & ( \Inst_RGB|red[2]~8_combout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_RGB|red[2]~10_combout\) ) ) ) # ( 
-- !\Inst_Address_Generator|val\(16) & ( \Inst_RGB|red[2]~8_combout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|red[2]~9_combout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|red[2]~11_combout\)) ) ) ) # ( \Inst_Address_Generator|val\(16) & ( !\Inst_RGB|red[2]~8_combout\ & ( (\Inst_RGB|red[2]~10_combout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( !\Inst_Address_Generator|val\(16) & ( !\Inst_RGB|red[2]~8_combout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|red[2]~9_combout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|red[2]~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_red[2]~10_combout\,
	datab => \Inst_RGB|ALT_INV_red[2]~11_combout\,
	datac => \Inst_RGB|ALT_INV_red[2]~9_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_RGB|ALT_INV_red[2]~8_combout\,
	combout => \Inst_RGB|R[2]~4_combout\);

-- Location: LABCELL_X36_Y23_N12
\Inst_RGB|R[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~5_combout\ = ( \Inst_VGA|activeArea~q\ & ( (!\filterIn~input_o\ & ((\Inst_RGB|R[2]~4_combout\))) # (\filterIn~input_o\ & (\Inst_RGB|blueOut\(0))) ) ) # ( !\Inst_VGA|activeArea~q\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datab => \Inst_RGB|ALT_INV_blueOut\(0),
	datac => \Inst_RGB|ALT_INV_R[2]~4_combout\,
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	combout => \Inst_RGB|R[2]~5_combout\);

-- Location: LABCELL_X36_Y23_N6
\Inst_RGB|R[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~6_combout\ = ( \Inst_VGA|activeArea~q\ & ( (!\filterIn~input_o\ & ((\Inst_RGB|red[3]~16_combout\))) # (\filterIn~input_o\ & (\Inst_RGB|blueOut\(0))) ) ) # ( !\Inst_VGA|activeArea~q\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datab => \Inst_RGB|ALT_INV_blueOut\(0),
	datac => \Inst_RGB|ALT_INV_red[3]~16_combout\,
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	combout => \Inst_RGB|R[3]~6_combout\);

-- Location: M10K_X26_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y18_N0
\Inst_RGB|green[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[0]~2_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	combout => \Inst_RGB|green[0]~2_combout\);

-- Location: M10K_X38_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y18_N30
\Inst_RGB|green[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[0]~1_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	combout => \Inst_RGB|green[0]~1_combout\);

-- Location: M10K_X38_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y18_N6
\Inst_RGB|green[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[0]~3_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	combout => \Inst_RGB|green[0]~3_combout\);

-- Location: M10K_X41_Y6_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y18_N48
\Inst_RGB|green[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[0]~0_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|green[0]~0_combout\);

-- Location: LABCELL_X35_Y18_N36
\Inst_RGB|G[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~0_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|green[0]~0_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|green[0]~3_combout\))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|green[0]~2_combout\)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|green[0]~0_combout\ & ( (\Inst_Address_Generator|val\(16)) # 
-- (\Inst_RGB|green[0]~1_combout\) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|green[0]~0_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|green[0]~3_combout\))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|green[0]~2_combout\)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|green[0]~0_combout\ & ( (\Inst_RGB|green[0]~1_combout\ & 
-- !\Inst_Address_Generator|val\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_green[0]~2_combout\,
	datab => \Inst_RGB|ALT_INV_green[0]~1_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	datad => \Inst_RGB|ALT_INV_green[0]~3_combout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \Inst_RGB|ALT_INV_green[0]~0_combout\,
	combout => \Inst_RGB|G[0]~0_combout\);

-- Location: LABCELL_X36_Y23_N39
\Inst_RGB|G[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~1_combout\ = ( \Inst_VGA|activeArea~q\ & ( (!\filterIn~input_o\ & ((\Inst_RGB|G[0]~0_combout\))) # (\filterIn~input_o\ & (\Inst_RGB|blueOut\(0))) ) ) # ( !\Inst_VGA|activeArea~q\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datab => \Inst_RGB|ALT_INV_blueOut\(0),
	datac => \Inst_RGB|ALT_INV_G[0]~0_combout\,
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	combout => \Inst_RGB|G[0]~1_combout\);

-- Location: IOIBUF_X62_Y0_N52
\ov7670_data[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(0),
	o => \ov7670_data[0]~input_o\);

-- Location: LABCELL_X45_Y23_N15
\Inst_ov7670_capture|latched_d[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[0]~feeder_combout\ = \ov7670_data[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ov7670_data[0]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[0]~feeder_combout\);

-- Location: FF_X45_Y23_N17
\Inst_ov7670_capture|latched_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(0));

-- Location: LABCELL_X45_Y23_N39
\Inst_ov7670_capture|d_latch[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[0]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(0),
	combout => \Inst_ov7670_capture|d_latch[0]~feeder_combout\);

-- Location: FF_X45_Y23_N41
\Inst_ov7670_capture|d_latch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[0]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(0));

-- Location: LABCELL_X45_Y23_N54
\Inst_ov7670_capture|d_latch[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[8]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_d_latch\(0),
	combout => \Inst_ov7670_capture|d_latch[8]~feeder_combout\);

-- Location: FF_X45_Y23_N56
\Inst_ov7670_capture|d_latch[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[8]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(8));

-- Location: M10K_X38_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y33_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y33_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y29_N48
\Inst_RGB|green[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[1]~5_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	combout => \Inst_RGB|green[1]~5_combout\);

-- Location: M10K_X26_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y28_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y36_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y35_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y29_N42
\Inst_RGB|green[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[1]~6_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	combout => \Inst_RGB|green[1]~6_combout\);

-- Location: M10K_X26_Y32_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y37_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y35_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y29_N39
\Inst_RGB|green[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[1]~7_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	combout => \Inst_RGB|green[1]~7_combout\);

-- Location: M10K_X26_Y29_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y37_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y29_N30
\Inst_RGB|green[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[1]~4_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	combout => \Inst_RGB|green[1]~4_combout\);

-- Location: LABCELL_X35_Y29_N24
\Inst_RGB|G[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~2_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|green[1]~4_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|green[1]~7_combout\))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|green[1]~6_combout\)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|green[1]~4_combout\ & ( (\Inst_Address_Generator|val\(16)) # 
-- (\Inst_RGB|green[1]~5_combout\) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|green[1]~4_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|green[1]~7_combout\))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|green[1]~6_combout\)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|green[1]~4_combout\ & ( (\Inst_RGB|green[1]~5_combout\ & 
-- !\Inst_Address_Generator|val\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_green[1]~5_combout\,
	datab => \Inst_RGB|ALT_INV_green[1]~6_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	datad => \Inst_RGB|ALT_INV_green[1]~7_combout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \Inst_RGB|ALT_INV_green[1]~4_combout\,
	combout => \Inst_RGB|G[1]~2_combout\);

-- Location: LABCELL_X36_Y23_N30
\Inst_RGB|G[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~3_combout\ = ( \Inst_VGA|activeArea~q\ & ( (!\filterIn~input_o\ & ((\Inst_RGB|G[1]~2_combout\))) # (\filterIn~input_o\ & (\Inst_RGB|blueOut\(0))) ) ) # ( !\Inst_VGA|activeArea~q\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datab => \Inst_RGB|ALT_INV_blueOut\(0),
	datad => \Inst_RGB|ALT_INV_G[1]~2_combout\,
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	combout => \Inst_RGB|G[1]~3_combout\);

-- Location: IOIBUF_X68_Y0_N1
\ov7670_data[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(1),
	o => \ov7670_data[1]~input_o\);

-- Location: LABCELL_X46_Y23_N24
\Inst_ov7670_capture|latched_d[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[1]~feeder_combout\ = ( \ov7670_data[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[1]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[1]~feeder_combout\);

-- Location: FF_X46_Y23_N26
\Inst_ov7670_capture|latched_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(1));

-- Location: LABCELL_X45_Y23_N27
\Inst_ov7670_capture|d_latch[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[1]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(1),
	combout => \Inst_ov7670_capture|d_latch[1]~feeder_combout\);

-- Location: FF_X45_Y23_N29
\Inst_ov7670_capture|d_latch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[1]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(1));

-- Location: FF_X45_Y23_N26
\Inst_ov7670_capture|d_latch[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(1),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(9));

-- Location: M10K_X38_Y37_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y31_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y34_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N33
\Inst_RGB|green[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[2]~11_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	combout => \Inst_RGB|green[2]~11_combout\);

-- Location: M10K_X41_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y36_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y34_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N12
\Inst_RGB|green[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[2]~10_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	combout => \Inst_RGB|green[2]~10_combout\);

-- Location: M10K_X41_Y32_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y33_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N6
\Inst_RGB|green[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[2]~9_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	combout => \Inst_RGB|green[2]~9_combout\);

-- Location: M10K_X14_Y30_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y30_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y38_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y30_N51
\Inst_RGB|green[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|green[2]~8_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	combout => \Inst_RGB|green[2]~8_combout\);

-- Location: LABCELL_X40_Y30_N0
\Inst_RGB|G[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~4_combout\ = ( \Inst_Address_Generator|val\(16) & ( \Inst_RGB|green[2]~8_combout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_RGB|green[2]~10_combout\) ) ) ) # ( 
-- !\Inst_Address_Generator|val\(16) & ( \Inst_RGB|green[2]~8_combout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|green[2]~9_combout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|green[2]~11_combout\)) ) ) ) # ( \Inst_Address_Generator|val\(16) & ( !\Inst_RGB|green[2]~8_combout\ & ( (\Inst_RGB|green[2]~10_combout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( !\Inst_Address_Generator|val\(16) & ( !\Inst_RGB|green[2]~8_combout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|green[2]~9_combout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|green[2]~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_green[2]~11_combout\,
	datab => \Inst_RGB|ALT_INV_green[2]~10_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_RGB|ALT_INV_green[2]~9_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_RGB|ALT_INV_green[2]~8_combout\,
	combout => \Inst_RGB|G[2]~4_combout\);

-- Location: LABCELL_X36_Y23_N33
\Inst_RGB|G[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~5_combout\ = ( \Inst_VGA|activeArea~q\ & ( (!\filterIn~input_o\ & ((\Inst_RGB|G[2]~4_combout\))) # (\filterIn~input_o\ & (\Inst_RGB|blueOut\(0))) ) ) # ( !\Inst_VGA|activeArea~q\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datac => \Inst_RGB|ALT_INV_blueOut\(0),
	datad => \Inst_RGB|ALT_INV_G[2]~4_combout\,
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	combout => \Inst_RGB|G[2]~5_combout\);

-- Location: LABCELL_X36_Y23_N9
\Inst_RGB|G[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~6_combout\ = ( \Inst_VGA|activeArea~q\ & ( (!\filterIn~input_o\ & ((\Inst_RGB|green[3]~16_combout\))) # (\filterIn~input_o\ & (\Inst_RGB|blueOut\(0))) ) ) # ( !\Inst_VGA|activeArea~q\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datab => \Inst_RGB|ALT_INV_blueOut\(0),
	datac => \Inst_RGB|ALT_INV_green[3]~16_combout\,
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	combout => \Inst_RGB|G[3]~6_combout\);

-- Location: M10K_X26_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y16_N36
\Inst_RGB|blue[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[0]~2_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\,
	combout => \Inst_RGB|blue[0]~2_combout\);

-- Location: M10K_X26_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y16_N6
\Inst_RGB|blue[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[0]~3_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|blue[0]~3_combout\);

-- Location: M10K_X38_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y16_N18
\Inst_RGB|blue[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[0]~1_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|blue[0]~1_combout\);

-- Location: M10K_X26_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y16_N24
\Inst_RGB|blue[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[0]~0_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \Inst_RGB|blue[0]~0_combout\);

-- Location: LABCELL_X35_Y16_N12
\Inst_RGB|B[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~0_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|blue[0]~0_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|blue[0]~3_combout\))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|blue[0]~2_combout\)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|blue[0]~0_combout\ & ( (\Inst_RGB|blue[0]~1_combout\) # 
-- (\Inst_Address_Generator|val\(16)) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|blue[0]~0_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|blue[0]~3_combout\))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|blue[0]~2_combout\)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|blue[0]~0_combout\ & ( (!\Inst_Address_Generator|val\(16) & 
-- \Inst_RGB|blue[0]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_blue[0]~2_combout\,
	datab => \Inst_RGB|ALT_INV_blue[0]~3_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	datad => \Inst_RGB|ALT_INV_blue[0]~1_combout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \Inst_RGB|ALT_INV_blue[0]~0_combout\,
	combout => \Inst_RGB|B[0]~0_combout\);

-- Location: LABCELL_X36_Y23_N15
\Inst_RGB|B[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~1_combout\ = ( \Inst_RGB|B[0]~0_combout\ & ( (!\filterIn~input_o\ & ((\Inst_VGA|activeArea~q\))) # (\filterIn~input_o\ & (\Inst_RGB|blueOut\(0))) ) ) # ( !\Inst_RGB|B[0]~0_combout\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datab => \Inst_RGB|ALT_INV_blueOut\(0),
	datac => \Inst_VGA|ALT_INV_activeArea~q\,
	dataf => \Inst_RGB|ALT_INV_B[0]~0_combout\,
	combout => \Inst_RGB|B[0]~1_combout\);

-- Location: M10K_X38_Y21_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y18_N18
\Inst_RGB|blue[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[1]~4_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	combout => \Inst_RGB|blue[1]~4_combout\);

-- Location: M10K_X14_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y18_N42
\Inst_RGB|blue[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[1]~6_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ & 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ & 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\,
	combout => \Inst_RGB|blue[1]~6_combout\);

-- Location: M10K_X14_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y18_N12
\Inst_RGB|blue[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[1]~7_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\,
	combout => \Inst_RGB|blue[1]~7_combout\);

-- Location: M10K_X26_Y23_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y18_N24
\Inst_RGB|blue[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[1]~5_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	combout => \Inst_RGB|blue[1]~5_combout\);

-- Location: LABCELL_X35_Y18_N54
\Inst_RGB|B[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~2_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|blue[1]~5_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|blue[1]~7_combout\))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|blue[1]~6_combout\)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|blue[1]~5_combout\ & ( (!\Inst_Address_Generator|val\(16)) # 
-- (\Inst_RGB|blue[1]~4_combout\) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|blue[1]~5_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|blue[1]~7_combout\))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|blue[1]~6_combout\)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|blue[1]~5_combout\ & ( (\Inst_RGB|blue[1]~4_combout\ & 
-- \Inst_Address_Generator|val\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_blue[1]~4_combout\,
	datab => \Inst_RGB|ALT_INV_blue[1]~6_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	datad => \Inst_RGB|ALT_INV_blue[1]~7_combout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \Inst_RGB|ALT_INV_blue[1]~5_combout\,
	combout => \Inst_RGB|B[1]~2_combout\);

-- Location: LABCELL_X36_Y23_N36
\Inst_RGB|B[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~3_combout\ = ( \Inst_VGA|activeArea~q\ & ( (!\filterIn~input_o\ & ((\Inst_RGB|B[1]~2_combout\))) # (\filterIn~input_o\ & (\Inst_RGB|blueOut\(0))) ) ) # ( !\Inst_VGA|activeArea~q\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datab => \Inst_RGB|ALT_INV_blueOut\(0),
	datac => \Inst_RGB|ALT_INV_B[1]~2_combout\,
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	combout => \Inst_RGB|B[1]~3_combout\);

-- Location: IOIBUF_X72_Y0_N1
\ov7670_data[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(3),
	o => \ov7670_data[3]~input_o\);

-- Location: FF_X46_Y23_N13
\Inst_ov7670_capture|latched_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(3));

-- Location: LABCELL_X45_Y23_N9
\Inst_ov7670_capture|d_latch[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[3]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(3),
	combout => \Inst_ov7670_capture|d_latch[3]~feeder_combout\);

-- Location: FF_X45_Y23_N11
\Inst_ov7670_capture|d_latch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[3]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(3));

-- Location: M10K_X58_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y29_N0
\Inst_RGB|blue[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[2]~9_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|blue[2]~9_combout\);

-- Location: M10K_X41_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y29_N12
\Inst_RGB|blue[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[2]~11_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\,
	combout => \Inst_RGB|blue[2]~11_combout\);

-- Location: M10K_X14_Y25_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y29_N6
\Inst_RGB|blue[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[2]~10_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\,
	combout => \Inst_RGB|blue[2]~10_combout\);

-- Location: M10K_X58_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y29_N18
\Inst_RGB|blue[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|blue[2]~8_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\,
	combout => \Inst_RGB|blue[2]~8_combout\);

-- Location: LABCELL_X35_Y29_N54
\Inst_RGB|B[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~4_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|blue[2]~8_combout\ & ( (!\Inst_Address_Generator|val\(16) & (\Inst_RGB|blue[2]~11_combout\)) # 
-- (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|blue[2]~10_combout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_RGB|blue[2]~8_combout\ & ( (\Inst_Address_Generator|val\(16)) # 
-- (\Inst_RGB|blue[2]~9_combout\) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|blue[2]~8_combout\ & ( (!\Inst_Address_Generator|val\(16) & (\Inst_RGB|blue[2]~11_combout\)) # 
-- (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|blue[2]~10_combout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_RGB|blue[2]~8_combout\ & ( (\Inst_RGB|blue[2]~9_combout\ & 
-- !\Inst_Address_Generator|val\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_blue[2]~9_combout\,
	datab => \Inst_RGB|ALT_INV_blue[2]~11_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	datad => \Inst_RGB|ALT_INV_blue[2]~10_combout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \Inst_RGB|ALT_INV_blue[2]~8_combout\,
	combout => \Inst_RGB|B[2]~4_combout\);

-- Location: LABCELL_X37_Y23_N15
\Inst_RGB|B[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~5_combout\ = ( \filterIn~input_o\ & ( \Inst_RGB|blueOut\(0) ) ) # ( !\filterIn~input_o\ & ( (\Inst_RGB|B[2]~4_combout\ & \Inst_VGA|activeArea~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110011001100000101000001010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_B[2]~4_combout\,
	datab => \Inst_RGB|ALT_INV_blueOut\(0),
	datac => \Inst_VGA|ALT_INV_activeArea~q\,
	datae => \ALT_INV_filterIn~input_o\,
	combout => \Inst_RGB|B[2]~5_combout\);

-- Location: LABCELL_X36_Y23_N27
\Inst_RGB|B[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~6_combout\ = ( \Inst_RGB|blue[3]~16_combout\ & ( (!\filterIn~input_o\ & (\Inst_VGA|activeArea~q\)) # (\filterIn~input_o\ & ((\Inst_RGB|blueOut\(0)))) ) ) # ( !\Inst_RGB|blue[3]~16_combout\ & ( (\filterIn~input_o\ & \Inst_RGB|blueOut\(0)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_filterIn~input_o\,
	datab => \Inst_VGA|ALT_INV_activeArea~q\,
	datac => \Inst_RGB|ALT_INV_blueOut\(0),
	dataf => \Inst_RGB|ALT_INV_blue[3]~16_combout\,
	combout => \Inst_RGB|B[3]~6_combout\);

-- Location: MLABCELL_X39_Y29_N15
\Inst_VGA|Nblank~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Nblank~0_combout\ = ( \Inst_VGA|Hcnt\(9) & ( (!\Inst_VGA|Hcnt[7]~DUPLICATE_q\ & (!\Inst_VGA|Hcnt[8]~DUPLICATE_q\ & (!\Inst_VGA|process_2~0_combout\ & \Inst_VGA|Vcnt[9]~DUPLICATE_q\))) ) ) # ( !\Inst_VGA|Hcnt\(9) & ( 
-- (!\Inst_VGA|process_2~0_combout\ & \Inst_VGA|Vcnt[9]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt[7]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_Hcnt[8]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_process_2~0_combout\,
	datad => \Inst_VGA|ALT_INV_Vcnt[9]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_Hcnt\(9),
	combout => \Inst_VGA|Nblank~0_combout\);

-- Location: LABCELL_X50_Y1_N0
\Inst_ov7670_controller|sys_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|sys_clk~0_combout\ = ( !\Inst_ov7670_controller|sys_clk~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_ov7670_controller|ALT_INV_sys_clk~q\,
	combout => \Inst_ov7670_controller|sys_clk~0_combout\);

-- Location: FF_X50_Y1_N2
\Inst_ov7670_controller|sys_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|sys_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|sys_clk~q\);

-- Location: LABCELL_X46_Y2_N48
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\);

-- Location: LABCELL_X46_Y2_N51
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\);

-- Location: LABCELL_X46_Y2_N0
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)))))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & (((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1))))) ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2))))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)) ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2)) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111001011010010110100101101001011110010110100101101000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\);

-- Location: LABCELL_X46_Y2_N36
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))) # (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\)))) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ ((((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))) # (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011111001111010101110101011110001011110011111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datag => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\);

-- Location: FF_X46_Y2_N37
\Inst_ov7670_controller|Inst_i2c_sender|sioc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\,
	asdata => VCC,
	sload => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\);

-- Location: FF_X36_Y5_N17
\SY1|BCK_DIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|BCK_DIV~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|BCK_DIV\(1));

-- Location: LABCELL_X35_Y5_N45
\SY1|BCK_DIV~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|BCK_DIV~0_combout\ = ( \SY1|BCK_DIV[1]~DUPLICATE_q\ & ( (\SY1|BCK_DIV\(0) & !\SY1|BCK_DIV\(2)) ) ) # ( !\SY1|BCK_DIV[1]~DUPLICATE_q\ & ( (!\SY1|BCK_DIV\(0) & \SY1|BCK_DIV\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SY1|ALT_INV_BCK_DIV\(0),
	datad => \SY1|ALT_INV_BCK_DIV\(2),
	dataf => \SY1|ALT_INV_BCK_DIV[1]~DUPLICATE_q\,
	combout => \SY1|BCK_DIV~0_combout\);

-- Location: FF_X35_Y5_N47
\SY1|BCK_DIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|BCK_DIV~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|BCK_DIV\(2));

-- Location: LABCELL_X36_Y5_N15
\SY1|BCK_DIV~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|BCK_DIV~1_combout\ = ( !\SY1|BCK_DIV\(2) & ( !\SY1|BCK_DIV\(0) $ (!\SY1|BCK_DIV\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_BCK_DIV\(0),
	datad => \SY1|ALT_INV_BCK_DIV\(1),
	dataf => \SY1|ALT_INV_BCK_DIV\(2),
	combout => \SY1|BCK_DIV~1_combout\);

-- Location: FF_X36_Y5_N16
\SY1|BCK_DIV[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|BCK_DIV~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|BCK_DIV[1]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y5_N39
\SY1|BCK_DIV~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|BCK_DIV~2_combout\ = ( !\SY1|BCK_DIV\(0) & ( \SY1|BCK_DIV\(2) & ( !\SY1|BCK_DIV[1]~DUPLICATE_q\ ) ) ) # ( !\SY1|BCK_DIV\(0) & ( !\SY1|BCK_DIV\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SY1|ALT_INV_BCK_DIV[1]~DUPLICATE_q\,
	datae => \SY1|ALT_INV_BCK_DIV\(0),
	dataf => \SY1|ALT_INV_BCK_DIV\(2),
	combout => \SY1|BCK_DIV~2_combout\);

-- Location: FF_X35_Y5_N41
\SY1|BCK_DIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|BCK_DIV~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|BCK_DIV\(0));

-- Location: LABCELL_X36_Y5_N57
\SY1|oAUD_BCK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|oAUD_BCK~0_combout\ = ( \SY1|oAUD_BCK~q\ & ( (!\SY1|BCK_DIV\(2)) # ((!\SY1|BCK_DIV\(0) & !\SY1|BCK_DIV\(1))) ) ) # ( !\SY1|oAUD_BCK~q\ & ( (\SY1|BCK_DIV\(2) & ((\SY1|BCK_DIV\(1)) # (\SY1|BCK_DIV\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001111101100111011001110110011101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_BCK_DIV\(0),
	datab => \SY1|ALT_INV_BCK_DIV\(2),
	datac => \SY1|ALT_INV_BCK_DIV\(1),
	dataf => \SY1|ALT_INV_oAUD_BCK~q\,
	combout => \SY1|oAUD_BCK~0_combout\);

-- Location: LABCELL_X36_Y5_N3
\SY1|oAUD_BCK~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|oAUD_BCK~feeder_combout\ = ( \SY1|oAUD_BCK~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \SY1|ALT_INV_oAUD_BCK~0_combout\,
	combout => \SY1|oAUD_BCK~feeder_combout\);

-- Location: FF_X36_Y5_N5
\SY1|oAUD_BCK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|clk[1]~CLKENA0_outclk\,
	d => \SY1|oAUD_BCK~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|oAUD_BCK~q\);

-- Location: IOIBUF_X36_Y0_N52
\SW[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: LABCELL_X33_Y4_N0
\divid|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~81_sumout\ = SUM(( !\divid|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \divid|Add0~82\ = CARRY(( !\divid|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \divid|ALT_INV_counter\(0),
	cin => GND,
	sumout => \divid|Add0~81_sumout\,
	cout => \divid|Add0~82\);

-- Location: MLABCELL_X34_Y4_N33
\divid|counter[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|counter[0]~0_combout\ = ( !\divid|Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \divid|ALT_INV_Add0~81_sumout\,
	combout => \divid|counter[0]~0_combout\);

-- Location: FF_X34_Y4_N35
\divid|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(0));

-- Location: LABCELL_X33_Y4_N3
\divid|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~109_sumout\ = SUM(( \divid|counter[1]~DUPLICATE_q\ ) + ( GND ) + ( \divid|Add0~82\ ))
-- \divid|Add0~110\ = CARRY(( \divid|counter[1]~DUPLICATE_q\ ) + ( GND ) + ( \divid|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter[1]~DUPLICATE_q\,
	cin => \divid|Add0~82\,
	sumout => \divid|Add0~109_sumout\,
	cout => \divid|Add0~110\);

-- Location: FF_X33_Y4_N5
\divid|counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~109_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y4_N6
\divid|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~113_sumout\ = SUM(( \divid|counter[2]~DUPLICATE_q\ ) + ( GND ) + ( \divid|Add0~110\ ))
-- \divid|Add0~114\ = CARRY(( \divid|counter[2]~DUPLICATE_q\ ) + ( GND ) + ( \divid|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter[2]~DUPLICATE_q\,
	cin => \divid|Add0~110\,
	sumout => \divid|Add0~113_sumout\,
	cout => \divid|Add0~114\);

-- Location: FF_X33_Y4_N8
\divid|counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~113_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter[2]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y4_N9
\divid|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~117_sumout\ = SUM(( \divid|counter\(3) ) + ( GND ) + ( \divid|Add0~114\ ))
-- \divid|Add0~118\ = CARRY(( \divid|counter\(3) ) + ( GND ) + ( \divid|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(3),
	cin => \divid|Add0~114\,
	sumout => \divid|Add0~117_sumout\,
	cout => \divid|Add0~118\);

-- Location: FF_X33_Y4_N10
\divid|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~117_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(3));

-- Location: LABCELL_X33_Y4_N12
\divid|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~121_sumout\ = SUM(( \divid|counter\(4) ) + ( GND ) + ( \divid|Add0~118\ ))
-- \divid|Add0~122\ = CARRY(( \divid|counter\(4) ) + ( GND ) + ( \divid|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter\(4),
	cin => \divid|Add0~118\,
	sumout => \divid|Add0~121_sumout\,
	cout => \divid|Add0~122\);

-- Location: FF_X33_Y4_N13
\divid|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~121_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(4));

-- Location: LABCELL_X33_Y4_N15
\divid|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~17_sumout\ = SUM(( \divid|counter\(5) ) + ( GND ) + ( \divid|Add0~122\ ))
-- \divid|Add0~18\ = CARRY(( \divid|counter\(5) ) + ( GND ) + ( \divid|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \divid|ALT_INV_counter\(5),
	cin => \divid|Add0~122\,
	sumout => \divid|Add0~17_sumout\,
	cout => \divid|Add0~18\);

-- Location: FF_X33_Y4_N17
\divid|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~17_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(5));

-- Location: LABCELL_X33_Y4_N18
\divid|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~77_sumout\ = SUM(( \divid|counter\(6) ) + ( GND ) + ( \divid|Add0~18\ ))
-- \divid|Add0~78\ = CARRY(( \divid|counter\(6) ) + ( GND ) + ( \divid|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter\(6),
	cin => \divid|Add0~18\,
	sumout => \divid|Add0~77_sumout\,
	cout => \divid|Add0~78\);

-- Location: FF_X33_Y4_N19
\divid|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~77_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(6));

-- Location: LABCELL_X33_Y4_N21
\divid|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~21_sumout\ = SUM(( \divid|counter\(7) ) + ( GND ) + ( \divid|Add0~78\ ))
-- \divid|Add0~22\ = CARRY(( \divid|counter\(7) ) + ( GND ) + ( \divid|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(7),
	cin => \divid|Add0~78\,
	sumout => \divid|Add0~21_sumout\,
	cout => \divid|Add0~22\);

-- Location: FF_X33_Y4_N23
\divid|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~21_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(7));

-- Location: LABCELL_X33_Y4_N24
\divid|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~25_sumout\ = SUM(( \divid|counter\(8) ) + ( GND ) + ( \divid|Add0~22\ ))
-- \divid|Add0~26\ = CARRY(( \divid|counter\(8) ) + ( GND ) + ( \divid|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter\(8),
	cin => \divid|Add0~22\,
	sumout => \divid|Add0~25_sumout\,
	cout => \divid|Add0~26\);

-- Location: FF_X33_Y4_N25
\divid|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~25_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(8));

-- Location: LABCELL_X33_Y4_N27
\divid|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~5_sumout\ = SUM(( \divid|counter\(9) ) + ( GND ) + ( \divid|Add0~26\ ))
-- \divid|Add0~6\ = CARRY(( \divid|counter\(9) ) + ( GND ) + ( \divid|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \divid|ALT_INV_counter\(9),
	cin => \divid|Add0~26\,
	sumout => \divid|Add0~5_sumout\,
	cout => \divid|Add0~6\);

-- Location: FF_X33_Y4_N28
\divid|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~5_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(9));

-- Location: LABCELL_X33_Y4_N30
\divid|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~29_sumout\ = SUM(( \divid|counter\(10) ) + ( GND ) + ( \divid|Add0~6\ ))
-- \divid|Add0~30\ = CARRY(( \divid|counter\(10) ) + ( GND ) + ( \divid|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \divid|ALT_INV_counter\(10),
	cin => \divid|Add0~6\,
	sumout => \divid|Add0~29_sumout\,
	cout => \divid|Add0~30\);

-- Location: FF_X33_Y4_N31
\divid|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~29_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(10));

-- Location: LABCELL_X33_Y4_N33
\divid|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~1_sumout\ = SUM(( \divid|counter\(11) ) + ( GND ) + ( \divid|Add0~30\ ))
-- \divid|Add0~2\ = CARRY(( \divid|counter\(11) ) + ( GND ) + ( \divid|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(11),
	cin => \divid|Add0~30\,
	sumout => \divid|Add0~1_sumout\,
	cout => \divid|Add0~2\);

-- Location: FF_X33_Y4_N35
\divid|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~1_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(11));

-- Location: LABCELL_X33_Y4_N36
\divid|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~105_sumout\ = SUM(( \divid|counter\(12) ) + ( GND ) + ( \divid|Add0~2\ ))
-- \divid|Add0~106\ = CARRY(( \divid|counter\(12) ) + ( GND ) + ( \divid|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter\(12),
	cin => \divid|Add0~2\,
	sumout => \divid|Add0~105_sumout\,
	cout => \divid|Add0~106\);

-- Location: FF_X33_Y4_N37
\divid|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~105_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(12));

-- Location: LABCELL_X33_Y4_N39
\divid|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~125_sumout\ = SUM(( \divid|counter\(13) ) + ( GND ) + ( \divid|Add0~106\ ))
-- \divid|Add0~126\ = CARRY(( \divid|counter\(13) ) + ( GND ) + ( \divid|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \divid|ALT_INV_counter\(13),
	cin => \divid|Add0~106\,
	sumout => \divid|Add0~125_sumout\,
	cout => \divid|Add0~126\);

-- Location: FF_X33_Y4_N41
\divid|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~125_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(13));

-- Location: LABCELL_X33_Y4_N42
\divid|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~57_sumout\ = SUM(( \divid|counter\(14) ) + ( GND ) + ( \divid|Add0~126\ ))
-- \divid|Add0~58\ = CARRY(( \divid|counter\(14) ) + ( GND ) + ( \divid|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter\(14),
	cin => \divid|Add0~126\,
	sumout => \divid|Add0~57_sumout\,
	cout => \divid|Add0~58\);

-- Location: FF_X33_Y4_N43
\divid|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~57_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(14));

-- Location: LABCELL_X33_Y4_N45
\divid|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~61_sumout\ = SUM(( \divid|counter\(15) ) + ( GND ) + ( \divid|Add0~58\ ))
-- \divid|Add0~62\ = CARRY(( \divid|counter\(15) ) + ( GND ) + ( \divid|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(15),
	cin => \divid|Add0~58\,
	sumout => \divid|Add0~61_sumout\,
	cout => \divid|Add0~62\);

-- Location: FF_X33_Y4_N46
\divid|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~61_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(15));

-- Location: LABCELL_X33_Y4_N48
\divid|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~85_sumout\ = SUM(( \divid|counter\(16) ) + ( GND ) + ( \divid|Add0~62\ ))
-- \divid|Add0~86\ = CARRY(( \divid|counter\(16) ) + ( GND ) + ( \divid|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(16),
	cin => \divid|Add0~62\,
	sumout => \divid|Add0~85_sumout\,
	cout => \divid|Add0~86\);

-- Location: FF_X33_Y4_N50
\divid|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~85_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(16));

-- Location: LABCELL_X33_Y4_N51
\divid|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~65_sumout\ = SUM(( \divid|counter\(17) ) + ( GND ) + ( \divid|Add0~86\ ))
-- \divid|Add0~66\ = CARRY(( \divid|counter\(17) ) + ( GND ) + ( \divid|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \divid|ALT_INV_counter\(17),
	cin => \divid|Add0~86\,
	sumout => \divid|Add0~65_sumout\,
	cout => \divid|Add0~66\);

-- Location: FF_X33_Y4_N52
\divid|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~65_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(17));

-- Location: LABCELL_X33_Y4_N54
\divid|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~69_sumout\ = SUM(( \divid|counter\(18) ) + ( GND ) + ( \divid|Add0~66\ ))
-- \divid|Add0~70\ = CARRY(( \divid|counter\(18) ) + ( GND ) + ( \divid|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter\(18),
	cin => \divid|Add0~66\,
	sumout => \divid|Add0~69_sumout\,
	cout => \divid|Add0~70\);

-- Location: FF_X33_Y4_N55
\divid|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~69_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(18));

-- Location: LABCELL_X33_Y4_N57
\divid|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~73_sumout\ = SUM(( \divid|counter\(19) ) + ( GND ) + ( \divid|Add0~70\ ))
-- \divid|Add0~74\ = CARRY(( \divid|counter\(19) ) + ( GND ) + ( \divid|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(19),
	cin => \divid|Add0~70\,
	sumout => \divid|Add0~73_sumout\,
	cout => \divid|Add0~74\);

-- Location: FF_X33_Y4_N58
\divid|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~73_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(19));

-- Location: LABCELL_X33_Y3_N0
\divid|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~33_sumout\ = SUM(( \divid|counter\(20) ) + ( GND ) + ( \divid|Add0~74\ ))
-- \divid|Add0~34\ = CARRY(( \divid|counter\(20) ) + ( GND ) + ( \divid|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \divid|ALT_INV_counter\(20),
	cin => \divid|Add0~74\,
	sumout => \divid|Add0~33_sumout\,
	cout => \divid|Add0~34\);

-- Location: FF_X33_Y3_N2
\divid|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~33_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(20));

-- Location: LABCELL_X33_Y3_N3
\divid|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~37_sumout\ = SUM(( \divid|counter\(21) ) + ( GND ) + ( \divid|Add0~34\ ))
-- \divid|Add0~38\ = CARRY(( \divid|counter\(21) ) + ( GND ) + ( \divid|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(21),
	cin => \divid|Add0~34\,
	sumout => \divid|Add0~37_sumout\,
	cout => \divid|Add0~38\);

-- Location: FF_X33_Y3_N5
\divid|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~37_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(21));

-- Location: LABCELL_X33_Y3_N6
\divid|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~41_sumout\ = SUM(( GND ) + ( \divid|counter\(22) ) + ( \divid|Add0~38\ ))
-- \divid|Add0~42\ = CARRY(( GND ) + ( \divid|counter\(22) ) + ( \divid|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \divid|ALT_INV_counter\(22),
	cin => \divid|Add0~38\,
	sumout => \divid|Add0~41_sumout\,
	cout => \divid|Add0~42\);

-- Location: FF_X33_Y3_N8
\divid|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~41_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(22));

-- Location: LABCELL_X33_Y3_N9
\divid|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~45_sumout\ = SUM(( \divid|counter\(23) ) + ( GND ) + ( \divid|Add0~42\ ))
-- \divid|Add0~46\ = CARRY(( \divid|counter\(23) ) + ( GND ) + ( \divid|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter\(23),
	cin => \divid|Add0~42\,
	sumout => \divid|Add0~45_sumout\,
	cout => \divid|Add0~46\);

-- Location: FF_X33_Y3_N11
\divid|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~45_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(23));

-- Location: LABCELL_X33_Y3_N12
\divid|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~49_sumout\ = SUM(( \divid|counter\(24) ) + ( GND ) + ( \divid|Add0~46\ ))
-- \divid|Add0~50\ = CARRY(( \divid|counter\(24) ) + ( GND ) + ( \divid|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter\(24),
	cin => \divid|Add0~46\,
	sumout => \divid|Add0~49_sumout\,
	cout => \divid|Add0~50\);

-- Location: FF_X33_Y3_N14
\divid|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~49_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(24));

-- Location: LABCELL_X33_Y3_N15
\divid|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~9_sumout\ = SUM(( \divid|counter\(25) ) + ( GND ) + ( \divid|Add0~50\ ))
-- \divid|Add0~10\ = CARRY(( \divid|counter\(25) ) + ( GND ) + ( \divid|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \divid|ALT_INV_counter\(25),
	cin => \divid|Add0~50\,
	sumout => \divid|Add0~9_sumout\,
	cout => \divid|Add0~10\);

-- Location: FF_X33_Y3_N16
\divid|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~9_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(25));

-- Location: LABCELL_X33_Y3_N18
\divid|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~53_sumout\ = SUM(( \divid|counter\(26) ) + ( GND ) + ( \divid|Add0~10\ ))
-- \divid|Add0~54\ = CARRY(( \divid|counter\(26) ) + ( GND ) + ( \divid|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(26),
	cin => \divid|Add0~10\,
	sumout => \divid|Add0~53_sumout\,
	cout => \divid|Add0~54\);

-- Location: FF_X33_Y3_N20
\divid|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~53_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(26));

-- Location: LABCELL_X33_Y3_N21
\divid|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~13_sumout\ = SUM(( \divid|counter\(27) ) + ( GND ) + ( \divid|Add0~54\ ))
-- \divid|Add0~14\ = CARRY(( \divid|counter\(27) ) + ( GND ) + ( \divid|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \divid|ALT_INV_counter\(27),
	cin => \divid|Add0~54\,
	sumout => \divid|Add0~13_sumout\,
	cout => \divid|Add0~14\);

-- Location: FF_X33_Y3_N22
\divid|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~13_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(27));

-- Location: FF_X33_Y4_N16
\divid|counter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~17_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter[5]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y3_N48
\divid|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Equal0~1_combout\ = ( !\divid|counter\(10) & ( !\divid|counter[5]~DUPLICATE_q\ & ( (\divid|counter\(8) & (!\divid|counter\(27) & (!\divid|counter\(7) & !\divid|counter\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(8),
	datab => \divid|ALT_INV_counter\(27),
	datac => \divid|ALT_INV_counter\(7),
	datad => \divid|ALT_INV_counter\(25),
	datae => \divid|ALT_INV_counter\(10),
	dataf => \divid|ALT_INV_counter[5]~DUPLICATE_q\,
	combout => \divid|Equal0~1_combout\);

-- Location: FF_X33_Y4_N40
\divid|counter[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~125_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter[13]~DUPLICATE_q\);

-- Location: FF_X33_Y4_N7
\divid|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~113_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(2));

-- Location: FF_X33_Y4_N4
\divid|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~109_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(1));

-- Location: MLABCELL_X34_Y4_N12
\divid|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Equal0~5_combout\ = ( !\divid|counter\(4) & ( !\divid|counter\(12) & ( (!\divid|counter[13]~DUPLICATE_q\ & (!\divid|counter\(3) & (!\divid|counter\(2) & !\divid|counter\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter[13]~DUPLICATE_q\,
	datab => \divid|ALT_INV_counter\(3),
	datac => \divid|ALT_INV_counter\(2),
	datad => \divid|ALT_INV_counter\(1),
	datae => \divid|ALT_INV_counter\(4),
	dataf => \divid|ALT_INV_counter\(12),
	combout => \divid|Equal0~5_combout\);

-- Location: LABCELL_X33_Y3_N24
\divid|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~101_sumout\ = SUM(( \divid|counter\(28) ) + ( GND ) + ( \divid|Add0~14\ ))
-- \divid|Add0~102\ = CARRY(( \divid|counter\(28) ) + ( GND ) + ( \divid|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter\(28),
	cin => \divid|Add0~14\,
	sumout => \divid|Add0~101_sumout\,
	cout => \divid|Add0~102\);

-- Location: FF_X33_Y3_N25
\divid|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~101_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(28));

-- Location: LABCELL_X33_Y3_N27
\divid|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~97_sumout\ = SUM(( \divid|counter\(29) ) + ( GND ) + ( \divid|Add0~102\ ))
-- \divid|Add0~98\ = CARRY(( \divid|counter\(29) ) + ( GND ) + ( \divid|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(29),
	cin => \divid|Add0~102\,
	sumout => \divid|Add0~97_sumout\,
	cout => \divid|Add0~98\);

-- Location: FF_X33_Y3_N29
\divid|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~97_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(29));

-- Location: LABCELL_X33_Y3_N30
\divid|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~93_sumout\ = SUM(( \divid|counter\(30) ) + ( GND ) + ( \divid|Add0~98\ ))
-- \divid|Add0~94\ = CARRY(( \divid|counter\(30) ) + ( GND ) + ( \divid|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter\(30),
	cin => \divid|Add0~98\,
	sumout => \divid|Add0~93_sumout\,
	cout => \divid|Add0~94\);

-- Location: FF_X33_Y3_N32
\divid|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~93_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(30));

-- Location: LABCELL_X33_Y3_N33
\divid|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Add0~89_sumout\ = SUM(( \divid|counter\(31) ) + ( GND ) + ( \divid|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(31),
	cin => \divid|Add0~94\,
	sumout => \divid|Add0~89_sumout\);

-- Location: FF_X33_Y3_N35
\divid|counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~89_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter\(31));

-- Location: LABCELL_X33_Y3_N36
\divid|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Equal0~4_combout\ = ( \divid|counter\(0) & ( !\divid|counter\(31) & ( (!\divid|counter\(16) & (!\divid|counter\(28) & (!\divid|counter\(29) & !\divid|counter\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(16),
	datab => \divid|ALT_INV_counter\(28),
	datac => \divid|ALT_INV_counter\(29),
	datad => \divid|ALT_INV_counter\(30),
	datae => \divid|ALT_INV_counter\(0),
	dataf => \divid|ALT_INV_counter\(31),
	combout => \divid|Equal0~4_combout\);

-- Location: LABCELL_X31_Y4_N39
\divid|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Equal0~3_combout\ = ( \divid|counter\(14) & ( \divid|counter\(6) & ( (!\divid|counter\(17) & (\divid|counter\(18) & (!\divid|counter\(15) & \divid|counter\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(17),
	datab => \divid|ALT_INV_counter\(18),
	datac => \divid|ALT_INV_counter\(15),
	datad => \divid|ALT_INV_counter\(19),
	datae => \divid|ALT_INV_counter\(14),
	dataf => \divid|ALT_INV_counter\(6),
	combout => \divid|Equal0~3_combout\);

-- Location: LABCELL_X33_Y3_N54
\divid|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Equal0~2_combout\ = ( !\divid|counter\(21) & ( \divid|counter\(22) & ( (!\divid|counter\(26) & (!\divid|counter\(24) & (!\divid|counter\(20) & !\divid|counter\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_counter\(26),
	datab => \divid|ALT_INV_counter\(24),
	datac => \divid|ALT_INV_counter\(20),
	datad => \divid|ALT_INV_counter\(23),
	datae => \divid|ALT_INV_counter\(21),
	dataf => \divid|ALT_INV_counter\(22),
	combout => \divid|Equal0~2_combout\);

-- Location: FF_X33_Y4_N34
\divid|counter[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputCLKENA0_outclk\,
	d => \divid|Add0~1_sumout\,
	sclr => \divid|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|counter[11]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y4_N36
\divid|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Equal0~0_combout\ = ( \divid|counter\(9) & ( \divid|counter[11]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \divid|ALT_INV_counter[11]~DUPLICATE_q\,
	datae => \divid|ALT_INV_counter\(9),
	combout => \divid|Equal0~0_combout\);

-- Location: LABCELL_X33_Y3_N42
\divid|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|Equal0~6_combout\ = ( \divid|Equal0~2_combout\ & ( \divid|Equal0~0_combout\ & ( (\divid|Equal0~1_combout\ & (\divid|Equal0~5_combout\ & (\divid|Equal0~4_combout\ & \divid|Equal0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \divid|ALT_INV_Equal0~1_combout\,
	datab => \divid|ALT_INV_Equal0~5_combout\,
	datac => \divid|ALT_INV_Equal0~4_combout\,
	datad => \divid|ALT_INV_Equal0~3_combout\,
	datae => \divid|ALT_INV_Equal0~2_combout\,
	dataf => \divid|ALT_INV_Equal0~0_combout\,
	combout => \divid|Equal0~6_combout\);

-- Location: LABCELL_X33_Y1_N21
\divid|temp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|temp~0_combout\ = ( !\divid|Equal0~6_combout\ & ( \divid|temp~q\ ) ) # ( \divid|Equal0~6_combout\ & ( !\divid|temp~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \divid|ALT_INV_Equal0~6_combout\,
	dataf => \divid|ALT_INV_temp~q\,
	combout => \divid|temp~0_combout\);

-- Location: LABCELL_X33_Y1_N30
\divid|temp~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \divid|temp~feeder_combout\ = ( \divid|temp~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \divid|ALT_INV_temp~0_combout\,
	combout => \divid|temp~feeder_combout\);

-- Location: FF_X33_Y1_N32
\divid|temp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~input_o\,
	d => \divid|temp~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \divid|temp~q\);

-- Location: LABCELL_X36_Y23_N54
\Inst_RGB|ledTemp[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|ledTemp[6]~0_combout\ = ( \Inst_RGB|green[3]~17_combout\ & ( \Inst_RGB|blue[3]~17_combout\ & ( (!\Inst_RGB|countControl~q\ & (((\Inst_RGB|ledTemp\(6))))) # (\Inst_RGB|countControl~q\ & ((!\Inst_Address_Generator|val~0_combout\ & 
-- ((\Inst_RGB|ledTemp\(6)))) # (\Inst_Address_Generator|val~0_combout\ & (\Inst_RGB|red[3]~17_combout\)))) ) ) ) # ( !\Inst_RGB|green[3]~17_combout\ & ( \Inst_RGB|blue[3]~17_combout\ & ( (\Inst_RGB|ledTemp\(6) & ((!\Inst_RGB|countControl~q\) # 
-- (!\Inst_Address_Generator|val~0_combout\))) ) ) ) # ( \Inst_RGB|green[3]~17_combout\ & ( !\Inst_RGB|blue[3]~17_combout\ & ( (\Inst_RGB|ledTemp\(6) & ((!\Inst_RGB|countControl~q\) # (!\Inst_Address_Generator|val~0_combout\))) ) ) ) # ( 
-- !\Inst_RGB|green[3]~17_combout\ & ( !\Inst_RGB|blue[3]~17_combout\ & ( (\Inst_RGB|ledTemp\(6) & ((!\Inst_RGB|countControl~q\) # (!\Inst_Address_Generator|val~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000000000111011100000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_countControl~q\,
	datab => \Inst_Address_Generator|ALT_INV_val~0_combout\,
	datac => \Inst_RGB|ALT_INV_red[3]~17_combout\,
	datad => \Inst_RGB|ALT_INV_ledTemp\(6),
	datae => \Inst_RGB|ALT_INV_green[3]~17_combout\,
	dataf => \Inst_RGB|ALT_INV_blue[3]~17_combout\,
	combout => \Inst_RGB|ledTemp[6]~0_combout\);

-- Location: FF_X33_Y5_N11
\Inst_RGB|ledTemp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_RGB|ledTemp[6]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGB|ledTemp\(6));

-- Location: FF_X34_Y5_N59
\FLT1|note[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \divid|temp~q\,
	asdata => \Inst_RGB|ledTemp\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FLT1|note\(2));

-- Location: MLABCELL_X34_Y5_N0
\SY1|Add6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~53_sumout\ = SUM(( \FLT1|note\(2) ) + ( \SY1|ramp1\(2) ) + ( !VCC ))
-- \SY1|Add6~54\ = CARRY(( \FLT1|note\(2) ) + ( \SY1|ramp1\(2) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SY1|ALT_INV_ramp1\(2),
	datad => \FLT1|ALT_INV_note\(2),
	cin => GND,
	sumout => \SY1|Add6~53_sumout\,
	cout => \SY1|Add6~54\);

-- Location: MLABCELL_X34_Y5_N42
\SY1|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|LessThan2~0_combout\ = ( \SY1|ramp1\(5) & ( (\SY1|ramp1\(6) & (((\SY1|ramp1\(2)) # (\SY1|ramp1\(4))) # (\SY1|ramp1\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1\(3),
	datab => \SY1|ALT_INV_ramp1\(4),
	datac => \SY1|ALT_INV_ramp1\(2),
	datad => \SY1|ALT_INV_ramp1\(6),
	dataf => \SY1|ALT_INV_ramp1\(5),
	combout => \SY1|LessThan2~0_combout\);

-- Location: MLABCELL_X34_Y5_N48
\SY1|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|LessThan2~1_combout\ = ( \SY1|LessThan2~0_combout\ & ( (!\SY1|ramp1\(10) & !\SY1|ramp1\(9)) ) ) # ( !\SY1|LessThan2~0_combout\ & ( (!\SY1|ramp1\(10) & ((!\SY1|ramp1\(9)) # ((!\SY1|ramp1\(8) & !\SY1|ramp1\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010000000111100001000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1\(8),
	datab => \SY1|ALT_INV_ramp1\(7),
	datac => \SY1|ALT_INV_ramp1\(10),
	datad => \SY1|ALT_INV_ramp1\(9),
	dataf => \SY1|ALT_INV_LessThan2~0_combout\,
	combout => \SY1|LessThan2~1_combout\);

-- Location: MLABCELL_X34_Y5_N54
\SY1|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|LessThan2~2_combout\ = ( \SY1|ramp1\(11) & ( \SY1|LessThan2~1_combout\ & ( (\SY1|ramp1\(14) & (\SY1|ramp1\(12) & (\SY1|ramp1\(13) & \SY1|ramp1\(15)))) ) ) ) # ( !\SY1|ramp1\(11) & ( \SY1|LessThan2~1_combout\ & ( (\SY1|ramp1\(14) & (\SY1|ramp1\(12) & 
-- (\SY1|ramp1\(13) & \SY1|ramp1\(15)))) ) ) ) # ( \SY1|ramp1\(11) & ( !\SY1|LessThan2~1_combout\ & ( (\SY1|ramp1\(14) & (\SY1|ramp1\(13) & \SY1|ramp1\(15))) ) ) ) # ( !\SY1|ramp1\(11) & ( !\SY1|LessThan2~1_combout\ & ( (\SY1|ramp1\(14) & (\SY1|ramp1\(12) & 
-- (\SY1|ramp1\(13) & \SY1|ramp1\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000010100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1\(14),
	datab => \SY1|ALT_INV_ramp1\(12),
	datac => \SY1|ALT_INV_ramp1\(13),
	datad => \SY1|ALT_INV_ramp1\(15),
	datae => \SY1|ALT_INV_ramp1\(11),
	dataf => \SY1|ALT_INV_LessThan2~1_combout\,
	combout => \SY1|LessThan2~2_combout\);

-- Location: FF_X34_Y5_N2
\SY1|ramp1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~53_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(2));

-- Location: MLABCELL_X34_Y5_N3
\SY1|Add6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~49_sumout\ = SUM(( \FLT1|note\(2) ) + ( \SY1|ramp1\(3) ) + ( \SY1|Add6~54\ ))
-- \SY1|Add6~50\ = CARRY(( \FLT1|note\(2) ) + ( \SY1|ramp1\(3) ) + ( \SY1|Add6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1\(3),
	datad => \FLT1|ALT_INV_note\(2),
	cin => \SY1|Add6~54\,
	sumout => \SY1|Add6~49_sumout\,
	cout => \SY1|Add6~50\);

-- Location: FF_X34_Y5_N5
\SY1|ramp1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~49_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(3));

-- Location: MLABCELL_X34_Y5_N6
\SY1|Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~45_sumout\ = SUM(( \FLT1|note\(2) ) + ( \SY1|ramp1\(4) ) + ( \SY1|Add6~50\ ))
-- \SY1|Add6~46\ = CARRY(( \FLT1|note\(2) ) + ( \SY1|ramp1\(4) ) + ( \SY1|Add6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SY1|ALT_INV_ramp1\(4),
	datad => \FLT1|ALT_INV_note\(2),
	cin => \SY1|Add6~50\,
	sumout => \SY1|Add6~45_sumout\,
	cout => \SY1|Add6~46\);

-- Location: FF_X34_Y5_N8
\SY1|ramp1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~45_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(4));

-- Location: MLABCELL_X34_Y5_N9
\SY1|Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~41_sumout\ = SUM(( \SY1|ramp1\(5) ) + ( GND ) + ( \SY1|Add6~46\ ))
-- \SY1|Add6~42\ = CARRY(( \SY1|ramp1\(5) ) + ( GND ) + ( \SY1|Add6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SY1|ALT_INV_ramp1\(5),
	cin => \SY1|Add6~46\,
	sumout => \SY1|Add6~41_sumout\,
	cout => \SY1|Add6~42\);

-- Location: FF_X34_Y5_N11
\SY1|ramp1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~41_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(5));

-- Location: MLABCELL_X34_Y5_N12
\SY1|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~37_sumout\ = SUM(( \FLT1|note\(2) ) + ( \SY1|ramp1\(6) ) + ( \SY1|Add6~42\ ))
-- \SY1|Add6~38\ = CARRY(( \FLT1|note\(2) ) + ( \SY1|ramp1\(6) ) + ( \SY1|Add6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1\(6),
	datad => \FLT1|ALT_INV_note\(2),
	cin => \SY1|Add6~42\,
	sumout => \SY1|Add6~37_sumout\,
	cout => \SY1|Add6~38\);

-- Location: FF_X34_Y5_N14
\SY1|ramp1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~37_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(6));

-- Location: MLABCELL_X34_Y5_N15
\SY1|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~33_sumout\ = SUM(( \FLT1|note\(2) ) + ( \SY1|ramp1\(7) ) + ( \SY1|Add6~38\ ))
-- \SY1|Add6~34\ = CARRY(( \FLT1|note\(2) ) + ( \SY1|ramp1\(7) ) + ( \SY1|Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SY1|ALT_INV_ramp1\(7),
	datad => \FLT1|ALT_INV_note\(2),
	cin => \SY1|Add6~38\,
	sumout => \SY1|Add6~33_sumout\,
	cout => \SY1|Add6~34\);

-- Location: FF_X34_Y5_N17
\SY1|ramp1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~33_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(7));

-- Location: MLABCELL_X34_Y5_N18
\SY1|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~29_sumout\ = SUM(( \FLT1|note\(2) ) + ( \SY1|ramp1\(8) ) + ( \SY1|Add6~34\ ))
-- \SY1|Add6~30\ = CARRY(( \FLT1|note\(2) ) + ( \SY1|ramp1\(8) ) + ( \SY1|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SY1|ALT_INV_ramp1\(8),
	datad => \FLT1|ALT_INV_note\(2),
	cin => \SY1|Add6~34\,
	sumout => \SY1|Add6~29_sumout\,
	cout => \SY1|Add6~30\);

-- Location: FF_X34_Y5_N20
\SY1|ramp1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~29_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(8));

-- Location: MLABCELL_X34_Y5_N21
\SY1|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~25_sumout\ = SUM(( \FLT1|note\(2) ) + ( \SY1|ramp1\(9) ) + ( \SY1|Add6~30\ ))
-- \SY1|Add6~26\ = CARRY(( \FLT1|note\(2) ) + ( \SY1|ramp1\(9) ) + ( \SY1|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1\(9),
	datad => \FLT1|ALT_INV_note\(2),
	cin => \SY1|Add6~30\,
	sumout => \SY1|Add6~25_sumout\,
	cout => \SY1|Add6~26\);

-- Location: FF_X34_Y5_N23
\SY1|ramp1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~25_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(9));

-- Location: MLABCELL_X34_Y5_N24
\SY1|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~5_sumout\ = SUM(( \SY1|ramp1\(10) ) + ( GND ) + ( \SY1|Add6~26\ ))
-- \SY1|Add6~6\ = CARRY(( \SY1|ramp1\(10) ) + ( GND ) + ( \SY1|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SY1|ALT_INV_ramp1\(10),
	cin => \SY1|Add6~26\,
	sumout => \SY1|Add6~5_sumout\,
	cout => \SY1|Add6~6\);

-- Location: FF_X34_Y5_N26
\SY1|ramp1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~5_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(10));

-- Location: MLABCELL_X34_Y5_N27
\SY1|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~9_sumout\ = SUM(( \SY1|ramp1\(11) ) + ( GND ) + ( \SY1|Add6~6\ ))
-- \SY1|Add6~10\ = CARRY(( \SY1|ramp1\(11) ) + ( GND ) + ( \SY1|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SY1|ALT_INV_ramp1\(11),
	cin => \SY1|Add6~6\,
	sumout => \SY1|Add6~9_sumout\,
	cout => \SY1|Add6~10\);

-- Location: FF_X34_Y5_N29
\SY1|ramp1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~9_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(11));

-- Location: MLABCELL_X34_Y5_N30
\SY1|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~13_sumout\ = SUM(( \SY1|ramp1\(12) ) + ( GND ) + ( \SY1|Add6~10\ ))
-- \SY1|Add6~14\ = CARRY(( \SY1|ramp1\(12) ) + ( GND ) + ( \SY1|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_ramp1\(12),
	cin => \SY1|Add6~10\,
	sumout => \SY1|Add6~13_sumout\,
	cout => \SY1|Add6~14\);

-- Location: FF_X34_Y5_N32
\SY1|ramp1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~13_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(12));

-- Location: MLABCELL_X34_Y5_N33
\SY1|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~17_sumout\ = SUM(( \SY1|ramp1\(13) ) + ( GND ) + ( \SY1|Add6~14\ ))
-- \SY1|Add6~18\ = CARRY(( \SY1|ramp1\(13) ) + ( GND ) + ( \SY1|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1\(13),
	cin => \SY1|Add6~14\,
	sumout => \SY1|Add6~17_sumout\,
	cout => \SY1|Add6~18\);

-- Location: FF_X34_Y5_N35
\SY1|ramp1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~17_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(13));

-- Location: MLABCELL_X34_Y5_N36
\SY1|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~21_sumout\ = SUM(( \SY1|ramp1\(14) ) + ( GND ) + ( \SY1|Add6~18\ ))
-- \SY1|Add6~22\ = CARRY(( \SY1|ramp1\(14) ) + ( GND ) + ( \SY1|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1\(14),
	cin => \SY1|Add6~18\,
	sumout => \SY1|Add6~21_sumout\,
	cout => \SY1|Add6~22\);

-- Location: FF_X34_Y5_N38
\SY1|ramp1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~21_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(14));

-- Location: MLABCELL_X34_Y5_N39
\SY1|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Add6~1_sumout\ = SUM(( GND ) + ( \SY1|ramp1\(15) ) + ( \SY1|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \SY1|ALT_INV_ramp1\(15),
	cin => \SY1|Add6~22\,
	sumout => \SY1|Add6~1_sumout\);

-- Location: FF_X34_Y5_N41
\SY1|ramp1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_LRCK_1X~q\,
	d => \SY1|Add6~1_sumout\,
	sclr => \SY1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|ramp1\(15));

-- Location: LABCELL_X33_Y5_N21
\SY1|ramp1_ramp[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|ramp1_ramp[5]~5_combout\ = ( \SY1|ramp1\(15) & ( \SW[17]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[17]~input_o\,
	dataf => \SY1|ALT_INV_ramp1\(15),
	combout => \SY1|ramp1_ramp[5]~5_combout\);

-- Location: LABCELL_X33_Y5_N18
\SY1|ramp1_ramp[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|ramp1_ramp[3]~3_combout\ = ( \SY1|ramp1\(13) & ( \SW[17]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[17]~input_o\,
	dataf => \SY1|ALT_INV_ramp1\(13),
	combout => \SY1|ramp1_ramp[3]~3_combout\);

-- Location: LABCELL_X33_Y5_N57
\SY1|ramp1_ramp[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|ramp1_ramp[1]~1_combout\ = (\SW[17]~input_o\ & \SY1|ramp1\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[17]~input_o\,
	datad => \SY1|ALT_INV_ramp1\(11),
	combout => \SY1|ramp1_ramp[1]~1_combout\);

-- Location: MLABCELL_X34_Y5_N45
\SY1|ramp1_ramp[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|ramp1_ramp[0]~0_combout\ = ( \SW[17]~input_o\ & ( \SY1|ramp1\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_ramp1\(10),
	dataf => \ALT_INV_SW[17]~input_o\,
	combout => \SY1|ramp1_ramp[0]~0_combout\);

-- Location: LABCELL_X33_Y5_N54
\SY1|ramp1_ramp[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|ramp1_ramp[2]~2_combout\ = ( \SY1|ramp1\(12) & ( \SW[17]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[17]~input_o\,
	dataf => \SY1|ALT_INV_ramp1\(12),
	combout => \SY1|ramp1_ramp[2]~2_combout\);

-- Location: MLABCELL_X34_Y5_N51
\SY1|ramp1_ramp[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|ramp1_ramp[4]~4_combout\ = ( \SW[17]~input_o\ & ( \SY1|ramp1\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \SY1|ALT_INV_ramp1\(14),
	dataf => \ALT_INV_SW[17]~input_o\,
	combout => \SY1|ramp1_ramp[4]~4_combout\);

-- Location: LABCELL_X36_Y6_N12
\SY1|r1|Ram0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~12_combout\ = ( \SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[3]~3_combout\))) # (\SY1|ramp1_ramp[1]~1_combout\ & 
-- (((\SY1|ramp1_ramp[5]~5_combout\ & \SY1|ramp1_ramp[3]~3_combout\)) # (\SY1|ramp1_ramp[0]~0_combout\))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[1]~1_combout\ & (\SY1|ramp1_ramp[5]~5_combout\)) # 
-- (\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[0]~0_combout\ $ (((!\SY1|ramp1_ramp[3]~3_combout\) # (\SY1|ramp1_ramp[5]~5_combout\))))) ) ) ) # ( \SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[0]~0_combout\ & 
-- (((\SY1|ramp1_ramp[1]~1_combout\)))) # (\SY1|ramp1_ramp[0]~0_combout\ & ((!\SY1|ramp1_ramp[5]~5_combout\ & ((\SY1|ramp1_ramp[1]~1_combout\) # (\SY1|ramp1_ramp[3]~3_combout\))) # (\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[3]~3_combout\)))) ) ) ) # 
-- ( !\SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[1]~1_combout\ & (((\SY1|ramp1_ramp[3]~3_combout\)))) # (\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[5]~5_combout\ $ (((!\SY1|ramp1_ramp[3]~3_combout\) # 
-- (\SY1|ramp1_ramp[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000110101000011110110111001010010010111011000000110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~12_combout\);

-- Location: LABCELL_X36_Y5_N42
\SY1|SEL_Cont[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|SEL_Cont[0]~3_combout\ = ( !\SY1|SEL_Cont\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \SY1|ALT_INV_SEL_Cont\(0),
	combout => \SY1|SEL_Cont[0]~3_combout\);

-- Location: FF_X36_Y5_N41
\SY1|SEL_Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_oAUD_BCK~q\,
	asdata => \SY1|SEL_Cont[0]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|SEL_Cont\(0));

-- Location: LABCELL_X33_Y5_N6
\SY1|r1|Ram0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~13_combout\ = ( \SY1|ramp1_ramp[5]~5_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[2]~2_combout\ & (\SY1|ramp1_ramp[0]~0_combout\ & ((!\SY1|ramp1_ramp[1]~1_combout\) # (\SY1|ramp1_ramp[3]~3_combout\)))) # 
-- (\SY1|ramp1_ramp[2]~2_combout\ & (((!\SY1|ramp1_ramp[0]~0_combout\)) # (\SY1|ramp1_ramp[1]~1_combout\))) ) ) ) # ( !\SY1|ramp1_ramp[5]~5_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[2]~2_combout\ & ((!\SY1|ramp1_ramp[1]~1_combout\ & 
-- (!\SY1|ramp1_ramp[0]~0_combout\ & \SY1|ramp1_ramp[3]~3_combout\)) # (\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[0]~0_combout\ $ (\SY1|ramp1_ramp[3]~3_combout\))))) # (\SY1|ramp1_ramp[2]~2_combout\ & (((!\SY1|ramp1_ramp[0]~0_combout\) # 
-- (\SY1|ramp1_ramp[3]~3_combout\)) # (\SY1|ramp1_ramp[1]~1_combout\))) ) ) ) # ( \SY1|ramp1_ramp[5]~5_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[2]~2_combout\ & (!\SY1|ramp1_ramp[0]~0_combout\ & ((\SY1|ramp1_ramp[3]~3_combout\) # 
-- (\SY1|ramp1_ramp[1]~1_combout\)))) # (\SY1|ramp1_ramp[2]~2_combout\ & (\SY1|ramp1_ramp[1]~1_combout\ & ((\SY1|ramp1_ramp[3]~3_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[5]~5_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[1]~1_combout\ & 
-- (((\SY1|ramp1_ramp[0]~0_combout\ & \SY1|ramp1_ramp[3]~3_combout\)))) # (\SY1|ramp1_ramp[1]~1_combout\ & ((!\SY1|ramp1_ramp[2]~2_combout\ & (!\SY1|ramp1_ramp[0]~0_combout\ & \SY1|ramp1_ramp[3]~3_combout\)) # (\SY1|ramp1_ramp[2]~2_combout\ & 
-- ((!\SY1|ramp1_ramp[3]~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100101100001000001011000101110001110101110101100101011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~13_combout\);

-- Location: LABCELL_X36_Y6_N54
\SY1|r1|Ram0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~14_combout\ = ( \SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[0]~0_combout\ & (!\SY1|ramp1_ramp[3]~3_combout\ $ (\SY1|ramp1_ramp[1]~1_combout\)))) # 
-- (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[1]~1_combout\ & \SY1|ramp1_ramp[0]~0_combout\)) # (\SY1|ramp1_ramp[3]~3_combout\ & ((\SY1|ramp1_ramp[0]~0_combout\) # (\SY1|ramp1_ramp[1]~1_combout\))))) ) ) ) # ( 
-- !\SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\)) # (\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[0]~0_combout\) # 
-- (\SY1|ramp1_ramp[1]~1_combout\))))) ) ) ) # ( \SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[0]~0_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\) # (\SY1|ramp1_ramp[1]~1_combout\)))) ) ) 
-- ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ & \SY1|ramp1_ramp[0]~0_combout\))) # (\SY1|ramp1_ramp[5]~5_combout\ & 
-- (\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[3]~3_combout\ $ (\SY1|ramp1_ramp[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100001000000000100010110100010100000100000000110010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~14_combout\);

-- Location: LABCELL_X36_Y5_N6
\SY1|SEL_Cont[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|SEL_Cont[1]~0_combout\ = ( !\SY1|SEL_Cont[1]~DUPLICATE_q\ & ( \SY1|SEL_Cont\(0) ) ) # ( \SY1|SEL_Cont[1]~DUPLICATE_q\ & ( !\SY1|SEL_Cont\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \SY1|ALT_INV_SEL_Cont[1]~DUPLICATE_q\,
	dataf => \SY1|ALT_INV_SEL_Cont\(0),
	combout => \SY1|SEL_Cont[1]~0_combout\);

-- Location: FF_X36_Y5_N56
\SY1|SEL_Cont[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_oAUD_BCK~q\,
	asdata => \SY1|SEL_Cont[1]~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|SEL_Cont[1]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y5_N0
\SY1|r1|Ram0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~11_combout\ = ( \SY1|ramp1_ramp[5]~5_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[0]~0_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[2]~2_combout\)) # (\SY1|ramp1_ramp[3]~3_combout\ & 
-- ((\SY1|ramp1_ramp[1]~1_combout\))))) # (\SY1|ramp1_ramp[0]~0_combout\ & (((!\SY1|ramp1_ramp[1]~1_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[5]~5_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[2]~2_combout\ 
-- $ (((\SY1|ramp1_ramp[0]~0_combout\ & \SY1|ramp1_ramp[3]~3_combout\))))) # (\SY1|ramp1_ramp[1]~1_combout\ & ((!\SY1|ramp1_ramp[0]~0_combout\ $ (\SY1|ramp1_ramp[3]~3_combout\)) # (\SY1|ramp1_ramp[2]~2_combout\))) ) ) ) # ( \SY1|ramp1_ramp[5]~5_combout\ & ( 
-- !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[2]~2_combout\)) # (\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[0]~0_combout\ & ((!\SY1|ramp1_ramp[2]~2_combout\) # (\SY1|ramp1_ramp[1]~1_combout\)))) ) ) ) # ( 
-- !\SY1|ramp1_ramp[5]~5_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[2]~2_combout\ & ((!\SY1|ramp1_ramp[0]~0_combout\))) # (\SY1|ramp1_ramp[2]~2_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100100010101011011000010111001100101110101110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~11_combout\);

-- Location: LABCELL_X33_Y5_N36
\SY1|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Mux0~5_combout\ = ( !\SY1|SEL_Cont[1]~DUPLICATE_q\ & ( ((\SW[17]~input_o\ & ((!\SY1|SEL_Cont\(0) & ((\SY1|r1|Ram0~11_combout\))) # (\SY1|SEL_Cont\(0) & (\SY1|r1|Ram0~12_combout\))))) ) ) # ( \SY1|SEL_Cont[1]~DUPLICATE_q\ & ( ((\SW[17]~input_o\ & 
-- ((!\SY1|SEL_Cont\(0) & (\SY1|r1|Ram0~13_combout\)) # (\SY1|SEL_Cont\(0) & ((\SY1|r1|Ram0~14_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000011101000111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|r1|ALT_INV_Ram0~12_combout\,
	datab => \SY1|ALT_INV_SEL_Cont\(0),
	datac => \SY1|r1|ALT_INV_Ram0~13_combout\,
	datad => \SY1|r1|ALT_INV_Ram0~14_combout\,
	datae => \SY1|ALT_INV_SEL_Cont[1]~DUPLICATE_q\,
	dataf => \ALT_INV_SW[17]~input_o\,
	datag => \SY1|r1|ALT_INV_Ram0~11_combout\,
	combout => \SY1|Mux0~5_combout\);

-- Location: LABCELL_X36_Y6_N42
\SY1|r1|Ram0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~8_combout\ = ( \SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[1]~1_combout\))) # (\SY1|ramp1_ramp[5]~5_combout\ & 
-- (!\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ & !\SY1|ramp1_ramp[0]~0_combout\))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (((\SY1|ramp1_ramp[1]~1_combout\)))) # 
-- (\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[0]~0_combout\ $ (((!\SY1|ramp1_ramp[3]~3_combout\) # (\SY1|ramp1_ramp[1]~1_combout\))))) ) ) ) # ( \SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & 
-- (((\SY1|ramp1_ramp[1]~1_combout\ & !\SY1|ramp1_ramp[0]~0_combout\)))) # (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[0]~0_combout\) # ((!\SY1|ramp1_ramp[3]~3_combout\ & \SY1|ramp1_ramp[1]~1_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( 
-- !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[0]~0_combout\)))) # (\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ $ (((\SY1|ramp1_ramp[3]~3_combout\ & 
-- \SY1|ramp1_ramp[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001001000001010111110000010000011010010011110100001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~8_combout\);

-- Location: LABCELL_X36_Y6_N0
\SY1|r1|Ram0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~9_combout\ = ( \SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[0]~0_combout\ & (((!\SY1|ramp1_ramp[3]~3_combout\ & \SY1|ramp1_ramp[1]~1_combout\)) # (\SY1|ramp1_ramp[5]~5_combout\))) # 
-- (\SY1|ramp1_ramp[0]~0_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[5]~5_combout\)) # (\SY1|ramp1_ramp[3]~3_combout\ & ((\SY1|ramp1_ramp[1]~1_combout\))))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( 
-- (!\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ & \SY1|ramp1_ramp[0]~0_combout\))) # (\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[0]~0_combout\ & (!\SY1|ramp1_ramp[5]~5_combout\ $ 
-- (\SY1|ramp1_ramp[1]~1_combout\)))) ) ) ) # ( \SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[5]~5_combout\ $ (!\SY1|ramp1_ramp[0]~0_combout\)))) # 
-- (\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[5]~5_combout\) # (!\SY1|ramp1_ramp[1]~1_combout\ $ (!\SY1|ramp1_ramp[0]~0_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & 
-- (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[1]~1_combout\) # (!\SY1|ramp1_ramp[0]~0_combout\)))) # (\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[5]~5_combout\ $ (\SY1|ramp1_ramp[0]~0_combout\)) # (\SY1|ramp1_ramp[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011101010011001001110011101000100001010000000101110110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~9_combout\);

-- Location: LABCELL_X36_Y6_N6
\SY1|r1|Ram0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~10_combout\ = ( \SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & (((!\SY1|ramp1_ramp[0]~0_combout\)))) # (\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ $ 
-- (((!\SY1|ramp1_ramp[5]~5_combout\ & \SY1|ramp1_ramp[0]~0_combout\))))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[3]~3_combout\ $ ((!\SY1|ramp1_ramp[1]~1_combout\)))) 
-- # (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ $ (\SY1|ramp1_ramp[0]~0_combout\))) # (\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[1]~1_combout\ & !\SY1|ramp1_ramp[0]~0_combout\)))) ) ) ) # ( 
-- \SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[1]~1_combout\ & (\SY1|ramp1_ramp[5]~5_combout\)) # (\SY1|ramp1_ramp[1]~1_combout\ & ((\SY1|ramp1_ramp[0]~0_combout\))))) # 
-- (\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[5]~5_combout\ $ (!\SY1|ramp1_ramp[1]~1_combout\ $ (!\SY1|ramp1_ramp[0]~0_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[1]~1_combout\ & 
-- (((\SY1|ramp1_ramp[3]~3_combout\)))) # (\SY1|ramp1_ramp[1]~1_combout\ & (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[0]~0_combout\) # (\SY1|ramp1_ramp[3]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110001011000010101111001101001001011001111110000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~10_combout\);

-- Location: LABCELL_X36_Y6_N24
\SY1|r1|Ram0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~7_combout\ = ( \SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[0]~0_combout\ & (!\SY1|ramp1_ramp[3]~3_combout\ $ (!\SY1|ramp1_ramp[1]~1_combout\)))) # 
-- (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[1]~1_combout\ $ (!\SY1|ramp1_ramp[0]~0_combout\)) # (\SY1|ramp1_ramp[3]~3_combout\))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & 
-- (((!\SY1|ramp1_ramp[1]~1_combout\) # (\SY1|ramp1_ramp[0]~0_combout\)))) # (\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[1]~1_combout\) # (!\SY1|ramp1_ramp[0]~0_combout\)))) ) ) ) # ( \SY1|ramp1_ramp[2]~2_combout\ & ( 
-- !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ & !\SY1|ramp1_ramp[0]~0_combout\))) # (\SY1|ramp1_ramp[3]~3_combout\ & (((!\SY1|ramp1_ramp[1]~1_combout\) # 
-- (!\SY1|ramp1_ramp[0]~0_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[0]~0_combout\ & (!\SY1|ramp1_ramp[5]~5_combout\ $ ((!\SY1|ramp1_ramp[3]~3_combout\)))) # (\SY1|ramp1_ramp[0]~0_combout\ & 
-- (\SY1|ramp1_ramp[1]~1_combout\ & ((\SY1|ramp1_ramp[3]~3_combout\) # (\SY1|ramp1_ramp[5]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011000000111011100110011000011010001110111000011110101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~7_combout\);

-- Location: LABCELL_X36_Y5_N39
\SY1|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Mux0~9_combout\ = ( !\SY1|SEL_Cont[1]~DUPLICATE_q\ & ( (\SW[17]~input_o\ & (((!\SY1|SEL_Cont\(0) & ((\SY1|r1|Ram0~7_combout\))) # (\SY1|SEL_Cont\(0) & (\SY1|r1|Ram0~8_combout\))))) ) ) # ( \SY1|SEL_Cont[1]~DUPLICATE_q\ & ( ((\SW[17]~input_o\ & 
-- ((!\SY1|SEL_Cont\(0) & (\SY1|r1|Ram0~9_combout\)) # (\SY1|SEL_Cont\(0) & ((\SY1|r1|Ram0~10_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001100010001000100010000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|r1|ALT_INV_Ram0~8_combout\,
	datab => \ALT_INV_SW[17]~input_o\,
	datac => \SY1|r1|ALT_INV_Ram0~9_combout\,
	datad => \SY1|r1|ALT_INV_Ram0~10_combout\,
	datae => \SY1|ALT_INV_SEL_Cont[1]~DUPLICATE_q\,
	dataf => \SY1|ALT_INV_SEL_Cont\(0),
	datag => \SY1|r1|ALT_INV_Ram0~7_combout\,
	combout => \SY1|Mux0~9_combout\);

-- Location: FF_X36_Y5_N29
\SY1|SEL_Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_oAUD_BCK~q\,
	d => \SY1|SEL_Cont[2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|SEL_Cont\(2));

-- Location: LABCELL_X36_Y5_N12
\SY1|SEL_Cont[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|SEL_Cont[2]~1_combout\ = ( \SY1|SEL_Cont[1]~DUPLICATE_q\ & ( !\SY1|SEL_Cont\(0) $ (!\SY1|SEL_Cont\(2)) ) ) # ( !\SY1|SEL_Cont[1]~DUPLICATE_q\ & ( \SY1|SEL_Cont\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SY1|ALT_INV_SEL_Cont\(0),
	datad => \SY1|ALT_INV_SEL_Cont\(2),
	dataf => \SY1|ALT_INV_SEL_Cont[1]~DUPLICATE_q\,
	combout => \SY1|SEL_Cont[2]~1_combout\);

-- Location: LABCELL_X36_Y5_N27
\SY1|SEL_Cont[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|SEL_Cont[2]~feeder_combout\ = \SY1|SEL_Cont[2]~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SY1|ALT_INV_SEL_Cont[2]~1_combout\,
	combout => \SY1|SEL_Cont[2]~feeder_combout\);

-- Location: FF_X36_Y5_N28
\SY1|SEL_Cont[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_oAUD_BCK~q\,
	d => \SY1|SEL_Cont[2]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|SEL_Cont[2]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y5_N33
\SY1|r1|Ram0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~0_combout\ = ( \SY1|ramp1_ramp[0]~0_combout\ & ( (\SY1|ramp1_ramp[3]~3_combout\ & ((\SY1|ramp1_ramp[2]~2_combout\) # (\SY1|ramp1_ramp[1]~1_combout\))) ) ) # ( !\SY1|ramp1_ramp[0]~0_combout\ & ( (\SY1|ramp1_ramp[3]~3_combout\ & 
-- \SY1|ramp1_ramp[2]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	combout => \SY1|r1|Ram0~0_combout\);

-- Location: LABCELL_X33_Y5_N30
\SY1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Mux0~0_combout\ = ( \SW[17]~input_o\ & ( (!\SY1|ramp1\(13) & (!\SY1|ramp1\(12) & \SY1|ramp1\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1\(13),
	datac => \SY1|ALT_INV_ramp1\(12),
	datad => \SY1|ALT_INV_ramp1\(11),
	dataf => \ALT_INV_SW[17]~input_o\,
	combout => \SY1|Mux0~0_combout\);

-- Location: LABCELL_X33_Y5_N12
\SY1|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Mux0~1_combout\ = ( \SY1|Mux0~0_combout\ & ( (!\SY1|ramp1_ramp[4]~4_combout\ & (\SY1|r1|Ram0~0_combout\ & ((!\SY1|SEL_Cont\(0)) # (!\SY1|SEL_Cont[1]~DUPLICATE_q\)))) # (\SY1|ramp1_ramp[4]~4_combout\ & (((!\SY1|SEL_Cont[1]~DUPLICATE_q\)))) ) ) # ( 
-- !\SY1|Mux0~0_combout\ & ( (!\SY1|ramp1_ramp[4]~4_combout\ & (\SY1|r1|Ram0~0_combout\ & ((!\SY1|SEL_Cont\(0)) # (!\SY1|SEL_Cont[1]~DUPLICATE_q\)))) # (\SY1|ramp1_ramp[4]~4_combout\ & ((!\SY1|SEL_Cont\(0)) # ((!\SY1|SEL_Cont[1]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101001100010111110100110001011111000010000101111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	datab => \SY1|ALT_INV_SEL_Cont\(0),
	datac => \SY1|r1|ALT_INV_Ram0~0_combout\,
	datad => \SY1|ALT_INV_SEL_Cont[1]~DUPLICATE_q\,
	dataf => \SY1|ALT_INV_Mux0~0_combout\,
	combout => \SY1|Mux0~1_combout\);

-- Location: LABCELL_X33_Y5_N42
\SY1|r1|Ram0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~2_combout\ = ( !\SY1|ramp1_ramp[1]~1_combout\ & ( \SY1|ramp1_ramp[0]~0_combout\ & ( (\SY1|ramp1_ramp[2]~2_combout\ & !\SY1|ramp1_ramp[3]~3_combout\) ) ) ) # ( \SY1|ramp1_ramp[1]~1_combout\ & ( !\SY1|ramp1_ramp[0]~0_combout\ & ( 
-- (\SY1|ramp1_ramp[2]~2_combout\ & !\SY1|ramp1_ramp[3]~3_combout\) ) ) ) # ( !\SY1|ramp1_ramp[1]~1_combout\ & ( !\SY1|ramp1_ramp[0]~0_combout\ & ( \SY1|ramp1_ramp[2]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100000101000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	combout => \SY1|r1|Ram0~2_combout\);

-- Location: LABCELL_X33_Y5_N48
\SY1|r1|Ram0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~1_combout\ = ( \SY1|ramp1_ramp[5]~5_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[2]~2_combout\ & (!\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[0]~0_combout\) # (\SY1|ramp1_ramp[1]~1_combout\)))) # 
-- (\SY1|ramp1_ramp[2]~2_combout\ & (((\SY1|ramp1_ramp[3]~3_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[5]~5_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[2]~2_combout\ & (((!\SY1|ramp1_ramp[0]~0_combout\ & \SY1|ramp1_ramp[3]~3_combout\)) # 
-- (\SY1|ramp1_ramp[1]~1_combout\))) # (\SY1|ramp1_ramp[2]~2_combout\ & (\SY1|ramp1_ramp[0]~0_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ $ (!\SY1|ramp1_ramp[3]~3_combout\)))) ) ) ) # ( \SY1|ramp1_ramp[5]~5_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( 
-- ((\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ $ (\SY1|ramp1_ramp[0]~0_combout\)))) # (\SY1|ramp1_ramp[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011101011100100011101001101010001001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~1_combout\);

-- Location: LABCELL_X33_Y5_N15
\SY1|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Mux0~2_combout\ = ( \SY1|r1|Ram0~1_combout\ & ( ((\SY1|ramp1_ramp[4]~4_combout\ & (\SY1|r1|Ram0~2_combout\ & !\SY1|ramp1_ramp[5]~5_combout\))) # (\SY1|SEL_Cont\(0)) ) ) # ( !\SY1|r1|Ram0~1_combout\ & ( (\SY1|ramp1_ramp[4]~4_combout\ & 
-- (!\SY1|SEL_Cont\(0) & (\SY1|r1|Ram0~2_combout\ & !\SY1|ramp1_ramp[5]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	datab => \SY1|ALT_INV_SEL_Cont\(0),
	datac => \SY1|r1|ALT_INV_Ram0~2_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	dataf => \SY1|r1|ALT_INV_Ram0~1_combout\,
	combout => \SY1|Mux0~2_combout\);

-- Location: LABCELL_X33_Y5_N27
\SY1|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Mux0~3_combout\ = ( \SY1|SEL_Cont[1]~DUPLICATE_q\ & ( \SW[17]~input_o\ & ( ((\SY1|ramp1\(15) & \SY1|Mux0~1_combout\)) # (\SY1|Mux0~2_combout\) ) ) ) # ( !\SY1|SEL_Cont[1]~DUPLICATE_q\ & ( \SW[17]~input_o\ & ( (\SY1|ramp1\(15) & \SY1|Mux0~1_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1\(15),
	datab => \SY1|ALT_INV_Mux0~1_combout\,
	datac => \SY1|ALT_INV_Mux0~2_combout\,
	datae => \SY1|ALT_INV_SEL_Cont[1]~DUPLICATE_q\,
	dataf => \ALT_INV_SW[17]~input_o\,
	combout => \SY1|Mux0~3_combout\);

-- Location: FF_X36_Y5_N55
\SY1|SEL_Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_oAUD_BCK~q\,
	asdata => \SY1|SEL_Cont[1]~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|SEL_Cont\(1));

-- Location: LABCELL_X36_Y5_N18
\SY1|SEL_Cont[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|SEL_Cont[3]~2_combout\ = ( \SY1|SEL_Cont\(1) & ( \SY1|SEL_Cont\(3) & ( (!\SY1|SEL_Cont\(2)) # (!\SY1|SEL_Cont\(0)) ) ) ) # ( !\SY1|SEL_Cont\(1) & ( \SY1|SEL_Cont\(3) ) ) # ( \SY1|SEL_Cont\(1) & ( !\SY1|SEL_Cont\(3) & ( (\SY1|SEL_Cont\(2) & 
-- \SY1|SEL_Cont\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111111111111111111111111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SY1|ALT_INV_SEL_Cont\(2),
	datad => \SY1|ALT_INV_SEL_Cont\(0),
	datae => \SY1|ALT_INV_SEL_Cont\(1),
	dataf => \SY1|ALT_INV_SEL_Cont\(3),
	combout => \SY1|SEL_Cont[3]~2_combout\);

-- Location: FF_X36_Y5_N50
\SY1|SEL_Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SY1|ALT_INV_oAUD_BCK~q\,
	asdata => \SY1|SEL_Cont[3]~2_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SY1|SEL_Cont\(3));

-- Location: LABCELL_X36_Y6_N30
\SY1|r1|Ram0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~4_combout\ = ( \SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ $ (((!\SY1|ramp1_ramp[3]~3_combout\) # (!\SY1|ramp1_ramp[0]~0_combout\))))) # 
-- (\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[3]~3_combout\ $ (!\SY1|ramp1_ramp[0]~0_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & 
-- ((!\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ & !\SY1|ramp1_ramp[0]~0_combout\)) # (\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[1]~1_combout\)))) # (\SY1|ramp1_ramp[3]~3_combout\ & (((!\SY1|ramp1_ramp[1]~1_combout\) # 
-- (\SY1|ramp1_ramp[0]~0_combout\)))) ) ) ) # ( \SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[1]~1_combout\ & \SY1|ramp1_ramp[0]~0_combout\)) # 
-- (\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ & !\SY1|ramp1_ramp[0]~0_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[3]~3_combout\ & 
-- (!\SY1|ramp1_ramp[1]~1_combout\))) # (\SY1|ramp1_ramp[5]~5_combout\ & (((\SY1|ramp1_ramp[3]~3_combout\ & !\SY1|ramp1_ramp[1]~1_combout\)) # (\SY1|ramp1_ramp[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001110101010000000000100010110100001101110000101100101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~4_combout\);

-- Location: LABCELL_X36_Y6_N18
\SY1|r1|Ram0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~6_combout\ = ( \SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[0]~0_combout\)))) # (\SY1|ramp1_ramp[1]~1_combout\ & 
-- ((!\SY1|ramp1_ramp[3]~3_combout\ & ((\SY1|ramp1_ramp[0]~0_combout\))) # (\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[5]~5_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & 
-- (((!\SY1|ramp1_ramp[0]~0_combout\) # (\SY1|ramp1_ramp[1]~1_combout\)) # (\SY1|ramp1_ramp[5]~5_combout\))) # (\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[1]~1_combout\ & ((!\SY1|ramp1_ramp[0]~0_combout\) # (\SY1|ramp1_ramp[5]~5_combout\)))) ) ) ) # ( 
-- \SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[1]~1_combout\) # (!\SY1|ramp1_ramp[0]~0_combout\)))) # (\SY1|ramp1_ramp[5]~5_combout\ & 
-- (((\SY1|ramp1_ramp[0]~0_combout\) # (\SY1|ramp1_ramp[1]~1_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\) # ((!\SY1|ramp1_ramp[1]~1_combout\) # 
-- (!\SY1|ramp1_ramp[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100001001110111010111001111010011011010001000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~6_combout\);

-- Location: LABCELL_X36_Y6_N48
\SY1|r1|Ram0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~5_combout\ = ( \SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[5]~5_combout\ $ (\SY1|ramp1_ramp[0]~0_combout\)))) # 
-- (\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[5]~5_combout\) # (!\SY1|ramp1_ramp[1]~1_combout\ $ (\SY1|ramp1_ramp[0]~0_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[1]~1_combout\ & 
-- (((!\SY1|ramp1_ramp[3]~3_combout\) # (\SY1|ramp1_ramp[0]~0_combout\)))) # (\SY1|ramp1_ramp[1]~1_combout\ & (!\SY1|ramp1_ramp[3]~3_combout\ $ (((!\SY1|ramp1_ramp[5]~5_combout\) # (!\SY1|ramp1_ramp[0]~0_combout\))))) ) ) ) # ( \SY1|ramp1_ramp[2]~2_combout\ 
-- & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[1]~1_combout\ & !\SY1|ramp1_ramp[0]~0_combout\)) # (\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\)))) # 
-- (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\) # ((!\SY1|ramp1_ramp[0]~0_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[3]~3_combout\ & 
-- (\SY1|ramp1_ramp[1]~1_combout\))) # (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[1]~1_combout\ & \SY1|ramp1_ramp[0]~0_combout\)) # (\SY1|ramp1_ramp[3]~3_combout\ & ((!\SY1|ramp1_ramp[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000110011111010110010011000011111101101011001001100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~5_combout\);

-- Location: LABCELL_X36_Y6_N36
\SY1|r1|Ram0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|r1|Ram0~3_combout\ = ( \SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( !\SY1|ramp1_ramp[0]~0_combout\ $ (((!\SY1|ramp1_ramp[1]~1_combout\) # (!\SY1|ramp1_ramp[5]~5_combout\ $ (\SY1|ramp1_ramp[3]~3_combout\)))) ) ) ) # ( 
-- !\SY1|ramp1_ramp[2]~2_combout\ & ( \SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (((\SY1|ramp1_ramp[0]~0_combout\)))) # (\SY1|ramp1_ramp[5]~5_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\ $ (((!\SY1|ramp1_ramp[0]~0_combout\) # 
-- (\SY1|ramp1_ramp[3]~3_combout\))))) ) ) ) # ( \SY1|ramp1_ramp[2]~2_combout\ & ( !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (((\SY1|ramp1_ramp[1]~1_combout\ & \SY1|ramp1_ramp[0]~0_combout\)) # (\SY1|ramp1_ramp[3]~3_combout\))) # 
-- (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\ & ((\SY1|ramp1_ramp[0]~0_combout\) # (\SY1|ramp1_ramp[1]~1_combout\))) # (\SY1|ramp1_ramp[3]~3_combout\ & (!\SY1|ramp1_ramp[1]~1_combout\)))) ) ) ) # ( !\SY1|ramp1_ramp[2]~2_combout\ & ( 
-- !\SY1|ramp1_ramp[4]~4_combout\ & ( (!\SY1|ramp1_ramp[5]~5_combout\ & (\SY1|ramp1_ramp[3]~3_combout\)) # (\SY1|ramp1_ramp[5]~5_combout\ & ((!\SY1|ramp1_ramp[3]~3_combout\ & (\SY1|ramp1_ramp[1]~1_combout\)) # (\SY1|ramp1_ramp[3]~3_combout\ & 
-- ((\SY1|ramp1_ramp[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000110111001101100111111000000101111010110000011011111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_ramp1_ramp[5]~5_combout\,
	datab => \SY1|ALT_INV_ramp1_ramp[3]~3_combout\,
	datac => \SY1|ALT_INV_ramp1_ramp[1]~1_combout\,
	datad => \SY1|ALT_INV_ramp1_ramp[0]~0_combout\,
	datae => \SY1|ALT_INV_ramp1_ramp[2]~2_combout\,
	dataf => \SY1|ALT_INV_ramp1_ramp[4]~4_combout\,
	combout => \SY1|r1|Ram0~3_combout\);

-- Location: LABCELL_X36_Y5_N30
\SY1|Mux0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Mux0~13_combout\ = ( !\SY1|SEL_Cont[1]~DUPLICATE_q\ & ( ((\SW[17]~input_o\ & ((!\SY1|SEL_Cont\(0) & ((\SY1|r1|Ram0~3_combout\))) # (\SY1|SEL_Cont\(0) & (\SY1|r1|Ram0~4_combout\))))) ) ) # ( \SY1|SEL_Cont[1]~DUPLICATE_q\ & ( ((\SW[17]~input_o\ & 
-- ((!\SY1|SEL_Cont\(0) & ((\SY1|r1|Ram0~5_combout\))) # (\SY1|SEL_Cont\(0) & (\SY1|r1|Ram0~6_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111100000000010101010000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|r1|ALT_INV_Ram0~4_combout\,
	datab => \SY1|r1|ALT_INV_Ram0~6_combout\,
	datac => \SY1|r1|ALT_INV_Ram0~5_combout\,
	datad => \ALT_INV_SW[17]~input_o\,
	datae => \SY1|ALT_INV_SEL_Cont[1]~DUPLICATE_q\,
	dataf => \SY1|ALT_INV_SEL_Cont\(0),
	datag => \SY1|r1|ALT_INV_Ram0~3_combout\,
	combout => \SY1|Mux0~13_combout\);

-- Location: LABCELL_X36_Y5_N48
\SY1|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \SY1|Mux0~4_combout\ = ( \SY1|SEL_Cont\(3) & ( \SY1|Mux0~13_combout\ & ( (!\SY1|SEL_Cont[2]~DUPLICATE_q\ & ((\SY1|Mux0~9_combout\))) # (\SY1|SEL_Cont[2]~DUPLICATE_q\ & (\SY1|Mux0~5_combout\)) ) ) ) # ( !\SY1|SEL_Cont\(3) & ( \SY1|Mux0~13_combout\ & ( 
-- (\SY1|Mux0~3_combout\) # (\SY1|SEL_Cont[2]~DUPLICATE_q\) ) ) ) # ( \SY1|SEL_Cont\(3) & ( !\SY1|Mux0~13_combout\ & ( (!\SY1|SEL_Cont[2]~DUPLICATE_q\ & ((\SY1|Mux0~9_combout\))) # (\SY1|SEL_Cont[2]~DUPLICATE_q\ & (\SY1|Mux0~5_combout\)) ) ) ) # ( 
-- !\SY1|SEL_Cont\(3) & ( !\SY1|Mux0~13_combout\ & ( (!\SY1|SEL_Cont[2]~DUPLICATE_q\ & \SY1|Mux0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SY1|ALT_INV_Mux0~5_combout\,
	datab => \SY1|ALT_INV_Mux0~9_combout\,
	datac => \SY1|ALT_INV_SEL_Cont[2]~DUPLICATE_q\,
	datad => \SY1|ALT_INV_Mux0~3_combout\,
	datae => \SY1|ALT_INV_SEL_Cont\(3),
	dataf => \SY1|ALT_INV_Mux0~13_combout\,
	combout => \SY1|Mux0~4_combout\);

-- Location: LABCELL_X23_Y2_N15
\CONF1|u0|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|Selector1~0_combout\ = ( \CONF1|u0|SD_COUNTER\(1) & ( \CONF1|u0|SD_COUNTER\(0) & ( (\CONF1|u0|SD_COUNTER\(5) & (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & (\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ & \CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\))) ) ) ) # ( 
-- !\CONF1|u0|SD_COUNTER\(1) & ( \CONF1|u0|SD_COUNTER\(0) & ( (\CONF1|u0|SD_COUNTER\(5) & ((!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & (!\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ & !\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\)) # (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & 
-- (\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ & \CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\)))) ) ) ) # ( !\CONF1|u0|SD_COUNTER\(1) & ( !\CONF1|u0|SD_COUNTER\(0) & ( (\CONF1|u0|SD_COUNTER\(5) & (!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & 
-- (!\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ & !\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000001000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	datab => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datac => \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datae => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	combout => \CONF1|u0|Selector1~0_combout\);

-- Location: LABCELL_X23_Y2_N9
\CONF1|u0|SCLK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SCLK~0_combout\ = (!\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & (!\CONF1|u0|SD_COUNTER\(0) & (!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & !\CONF1|u0|SD_COUNTER\(1)))) # (\CONF1|u0|SD_COUNTER[2]~DUPLICATE_q\ & (\CONF1|u0|SD_COUNTER\(0) & 
-- (\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & \CONF1|u0|SD_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000001100000000000000110000000000000011000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER[2]~DUPLICATE_q\,
	datab => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	datac => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	combout => \CONF1|u0|SCLK~0_combout\);

-- Location: LABCELL_X23_Y2_N39
\CONF1|u0|SCLK~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|SCLK~1_combout\ = ( \CONF1|u0|ACK3~0_combout\ & ( (!\CONF1|u0|Selector1~0_combout\ & (\CONF1|u0|SCLK~q\)) # (\CONF1|u0|Selector1~0_combout\ & ((!\CONF1|u0|SCLK~0_combout\))) ) ) # ( !\CONF1|u0|ACK3~0_combout\ & ( (\CONF1|u0|Selector1~0_combout\) 
-- # (\CONF1|u0|SCLK~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010100000101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SCLK~q\,
	datac => \CONF1|u0|ALT_INV_Selector1~0_combout\,
	datad => \CONF1|u0|ALT_INV_SCLK~0_combout\,
	dataf => \CONF1|u0|ALT_INV_ACK3~0_combout\,
	combout => \CONF1|u0|SCLK~1_combout\);

-- Location: FF_X23_Y2_N8
\CONF1|u0|SCLK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CONF1|mI2C_CTRL_CLK~q\,
	asdata => \CONF1|u0|SCLK~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CONF1|u0|SCLK~q\);

-- Location: LABCELL_X24_Y2_N24
\CONF1|u0|I2C_SCLK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|I2C_SCLK~0_combout\ = ( \CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( (\CONF1|u0|SD_COUNTER\(2) & \CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\) ) ) # ( !\CONF1|u0|SD_COUNTER[3]~DUPLICATE_q\ & ( (!\CONF1|u0|SD_COUNTER\(2) & (!\CONF1|u0|SD_COUNTER\(1) & 
-- (!\CONF1|u0|SD_COUNTER[4]~DUPLICATE_q\ & !\CONF1|u0|SD_COUNTER\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SD_COUNTER\(2),
	datab => \CONF1|u0|ALT_INV_SD_COUNTER\(1),
	datac => \CONF1|u0|ALT_INV_SD_COUNTER[4]~DUPLICATE_q\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(0),
	dataf => \CONF1|u0|ALT_INV_SD_COUNTER[3]~DUPLICATE_q\,
	combout => \CONF1|u0|I2C_SCLK~0_combout\);

-- Location: LABCELL_X23_Y2_N36
\CONF1|u0|I2C_SCLK~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONF1|u0|I2C_SCLK~1_combout\ = ( \CONF1|mI2C_CTRL_CLK~q\ & ( !\CONF1|u0|SCLK~q\ ) ) # ( !\CONF1|mI2C_CTRL_CLK~q\ & ( (!\CONF1|u0|SCLK~q\) # ((!\CONF1|u0|I2C_SCLK~0_combout\ & \CONF1|u0|SD_COUNTER\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011101110101010101110111010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONF1|u0|ALT_INV_SCLK~q\,
	datab => \CONF1|u0|ALT_INV_I2C_SCLK~0_combout\,
	datad => \CONF1|u0|ALT_INV_SD_COUNTER\(5),
	dataf => \CONF1|ALT_INV_mI2C_CTRL_CLK~q\,
	combout => \CONF1|u0|I2C_SCLK~1_combout\);

-- Location: IOIBUF_X8_Y81_N1
\AUD_ADCDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X89_Y23_N21
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X84_Y0_N35
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X14_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X40_Y0_N52
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X88_Y0_N36
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X88_Y0_N19
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X38_Y0_N18
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X30_Y0_N18
\SW[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X26_Y0_N92
\SW[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X14_Y81_N35
\SW[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X14_Y81_N1
\SW[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X89_Y25_N21
\SW[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X20_Y0_N18
\SW[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X76_Y0_N18
\SW[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X52_Y0_N35
\ov7670_siod~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_siod,
	o => \ov7670_siod~input_o\);

-- Location: IOIBUF_X8_Y81_N18
\AUD_DACLRCK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DACLRCK,
	o => \AUD_DACLRCK~input_o\);

-- Location: MLABCELL_X52_Y36_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 2);
-- pragma translate_on
END structure;


