$date
  Sun Apr 14 02:34:58 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module sinewave $end
$var reg 1 ! clk $end
$var integer 32 " dataout $end
$var integer 32 # i $end
$comment sine is not handled $end
$upscope $end
$enddefinitions $end
#0
U!
b11111111111111111111111110000000 "
b0 #
