Analysis & Synthesis report for switchtop
Mon May 16 16:12:21 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |switchtop|switch_logic:switch|mac_learning:MAC|RRstate
 11. State Machine - |switchtop|switch_logic:switch|mac_learning:MAC|state
 12. State Machine - |switchtop|switch_logic:switch|roundrobin:Out_4|RRstate
 13. State Machine - |switchtop|switch_logic:switch|roundrobin:Out_3|RRstate
 14. State Machine - |switchtop|switch_logic:switch|roundrobin:Out_2|RRstate
 15. State Machine - |switchtop|switch_logic:switch|roundrobin:Out_1|RRstate
 16. State Machine - |switchtop|switch_logic:switch|input_handler:In_4|out_state
 17. State Machine - |switchtop|switch_logic:switch|input_handler:In_4|state
 18. State Machine - |switchtop|switch_logic:switch|input_handler:In_3|out_state
 19. State Machine - |switchtop|switch_logic:switch|input_handler:In_3|state
 20. State Machine - |switchtop|switch_logic:switch|input_handler:In_2|out_state
 21. State Machine - |switchtop|switch_logic:switch|input_handler:In_2|state
 22. State Machine - |switchtop|switch_logic:switch|input_handler:In_1|out_state
 23. State Machine - |switchtop|switch_logic:switch|input_handler:In_1|state
 24. User-Specified and Inferred Latches
 25. Registers Removed During Synthesis
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Added for RAM Pass-Through Logic
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram
 31. Source assignments for switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram
 32. Source assignments for switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram
 33. Source assignments for switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram
 34. Source assignments for switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 35. Source assignments for switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 36. Source assignments for switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 37. Source assignments for switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 38. Source assignments for switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 39. Source assignments for switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 40. Source assignments for switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 41. Source assignments for switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 42. Source assignments for switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 43. Source assignments for switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 44. Source assignments for switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 45. Source assignments for switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram
 46. Source assignments for switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_fms1:auto_generated
 47. Parameter Settings for User Entity Instance: switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component
 48. Parameter Settings for User Entity Instance: switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component
 49. Parameter Settings for User Entity Instance: switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component
 50. Parameter Settings for User Entity Instance: switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component
 51. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component
 52. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component
 53. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component
 54. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component
 55. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component
 56. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component
 57. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component
 58. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component
 59. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component
 60. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component
 61. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component
 62. Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component
 63. Parameter Settings for Inferred Entity Instance: switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0
 64. scfifo Parameter Settings by Entity Instance
 65. altsyncram Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3"
 67. Port Connectivity Checks: "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2"
 68. Port Connectivity Checks: "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1"
 69. Port Connectivity Checks: "switch_logic:switch|input_handler:In_4"
 70. Port Connectivity Checks: "switch_logic:switch|input_handler:In_3"
 71. Port Connectivity Checks: "switch_logic:switch|input_handler:In_2"
 72. Port Connectivity Checks: "switch_logic:switch|input_handler:In_1|buffer2k:BUF"
 73. Port Connectivity Checks: "switch_logic:switch|input_handler:In_1"
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+-----------------------------------+---------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Mon May 16 16:12:21 2022       ;
; Quartus Prime Version             ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                     ; switchtop                                   ;
; Top-level Entity Name             ; switchtop                                   ;
; Family                            ; Arria II GX                                 ;
; Logic utilization                 ; N/A                                         ;
;     Combinational ALUTs           ; 2,401                                       ;
;     Memory ALUTs                  ; 0                                           ;
;     Dedicated logic registers     ; 1,411                                       ;
; Total registers                   ; 1411                                        ;
; Total pins                        ; 74                                          ;
; Total virtual pins                ; 0                                           ;
; Total block memory bits           ; 2,269,184                                   ;
; DSP block 18-bit elements         ; 0                                           ;
; Total GXB Receiver Channel PCS    ; 0                                           ;
; Total GXB Receiver Channel PMA    ; 0                                           ;
; Total GXB Transmitter Channel PCS ; 0                                           ;
; Total GXB Transmitter Channel PMA ; 0                                           ;
; Total PLLs                        ; 0                                           ;
; Total DLLs                        ; 0                                           ;
+-----------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP2AGX45CU17C4     ;                    ;
; Top-level entity name                                                           ; switchtop          ; switchtop          ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                           ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; ../src/switchtop.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd                                            ;         ;
; ../src/switch_logic.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd                                         ;         ;
; ../src/output_handler/roundrobin.vhd          ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd                            ;         ;
; ../src/mac_learning/Mac_memory.vhd            ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd                              ;         ;
; ../src/mac_learning/Mac_learning.vhd          ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd                            ;         ;
; ../src/input_handler/input_handler.vhd        ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd                          ;         ;
; ../src/input_handler/crc_parallel.vhd         ; yes             ; User VHDL File                                        ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd                           ;         ;
; ../src/buffer/buffer2k.vhd                    ; yes             ; User Wizard-Generated File                            ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd                                      ;         ;
; ../src/buffer/buffer16k.vhd                   ; yes             ; User Wizard-Generated File                            ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd                                     ;         ;
; scfifo.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                      ;         ;
; a_regfifo.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                   ;         ;
; a_dpfifo.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                    ;         ;
; a_i2fifo.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                    ;         ;
; a_fffifo.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                    ;         ;
; a_f2fifo.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                    ;         ;
; aglobal201.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                  ;         ;
; db/scfifo_8s91.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_8s91.tdf                            ;         ;
; db/a_dpfifo_f2a1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf                          ;         ;
; db/a_fefifo_raf.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_raf.tdf                           ;         ;
; db/cntr_bi7.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf                               ;         ;
; db/altsyncram_15t1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_15t1.tdf                        ;         ;
; db/cntr_slb.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_slb.tdf                               ;         ;
; db/scfifo_a5a1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_a5a1.tdf                            ;         ;
; db/a_dpfifo_hba1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf                          ;         ;
; db/a_fefifo_mcf.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_mcf.tdf                           ;         ;
; db/cntr_lp7.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf                               ;         ;
; db/altsyncram_n8t1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_n8t1.tdf                        ;         ;
; db/decode_p47.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_p47.tdf                             ;         ;
; db/mux_av7.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/mux_av7.tdf                                ;         ;
; db/cntr_vlb.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_vlb.tdf                               ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                      ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                      ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;         ;
; db/altsyncram_fms1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_fms1.tdf                        ;         ;
; db/switchtop.ram0_mac_memory_a93df217.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/switchtop.ram0_mac_memory_a93df217.hdl.mif ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 2401      ;
;     -- Combinational ALUTs                    ; 2401      ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 1411      ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 120       ;
;     -- Due to unpartnered combinational logic ; 120       ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 2401      ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 17        ;
;     -- 6 input functions                      ; 271       ;
;     -- 5 input functions                      ; 332       ;
;     -- 4 input functions                      ; 402       ;
;     -- <=3 input functions                    ; 1379      ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 1741      ;
;     -- extended LUT mode                      ; 17        ;
;     -- arithmetic mode                        ; 643       ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 2720      ;
;                                               ;           ;
; Total registers                               ; 1411      ;
;     -- Dedicated logic registers              ; 1411      ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 74        ;
; Total MLAB memory bits                        ; 0         ;
; Total block memory bits                       ; 2269184   ;
;                                               ;           ;
; DSP block 18-bit elements                     ; 0         ;
;                                               ;           ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 1715      ;
; Total fan-out                                 ; 21638     ;
; Average fan-out                               ; 5.07      ;
+-----------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                    ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |switchtop                                      ; 2401 (33)           ; 1411 (36)                 ; 2269184           ; 0            ; 0       ; 0         ; 0         ; 0         ; 74   ; 0            ; |switchtop                                                                                                                                                                             ; switchtop       ; work         ;
;    |switch_logic:switch|                        ; 2368 (0)            ; 1375 (0)                  ; 2269184           ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch                                                                                                                                                         ; switch_logic    ; work         ;
;       |input_handler:In_1|                      ; 263 (161)           ; 109 (27)                  ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1                                                                                                                                      ; input_handler   ; work         ;
;          |buffer2k:BUF|                         ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF                                                                                                                         ; buffer2k        ; work         ;
;             |scfifo:scfifo_component|           ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component                                                                                                 ; scfifo          ; work         ;
;                |scfifo_8s91:auto_generated|     ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated                                                                      ; scfifo_8s91     ; work         ;
;                   |a_dpfifo_f2a1:dpfifo|        ; 44 (1)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo                                                 ; a_dpfifo_f2a1   ; work         ;
;                      |a_fefifo_raf:fifo_state|  ; 21 (10)             ; 13 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state                         ; a_fefifo_raf    ; work         ;
;                         |cntr_bi7:count_usedw|  ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw    ; cntr_bi7        ; work         ;
;                      |altsyncram_15t1:FIFOram|  ; 0 (0)               ; 0 (0)                     ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram                         ; altsyncram_15t1 ; work         ;
;                      |cntr_slb:rd_ptr_count|    ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:rd_ptr_count                           ; cntr_slb        ; work         ;
;                      |cntr_slb:wr_ptr|          ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:wr_ptr                                 ; cntr_slb        ; work         ;
;          |crc_parallel:CRC|                     ; 58 (58)             ; 47 (47)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_1|crc_parallel:CRC                                                                                                                     ; crc_parallel    ; work         ;
;       |input_handler:In_2|                      ; 263 (161)           ; 109 (27)                  ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2                                                                                                                                      ; input_handler   ; work         ;
;          |buffer2k:BUF|                         ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF                                                                                                                         ; buffer2k        ; work         ;
;             |scfifo:scfifo_component|           ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component                                                                                                 ; scfifo          ; work         ;
;                |scfifo_8s91:auto_generated|     ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated                                                                      ; scfifo_8s91     ; work         ;
;                   |a_dpfifo_f2a1:dpfifo|        ; 44 (1)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo                                                 ; a_dpfifo_f2a1   ; work         ;
;                      |a_fefifo_raf:fifo_state|  ; 21 (10)             ; 13 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state                         ; a_fefifo_raf    ; work         ;
;                         |cntr_bi7:count_usedw|  ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw    ; cntr_bi7        ; work         ;
;                      |altsyncram_15t1:FIFOram|  ; 0 (0)               ; 0 (0)                     ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram                         ; altsyncram_15t1 ; work         ;
;                      |cntr_slb:rd_ptr_count|    ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:rd_ptr_count                           ; cntr_slb        ; work         ;
;                      |cntr_slb:wr_ptr|          ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:wr_ptr                                 ; cntr_slb        ; work         ;
;          |crc_parallel:CRC|                     ; 58 (58)             ; 47 (47)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_2|crc_parallel:CRC                                                                                                                     ; crc_parallel    ; work         ;
;       |input_handler:In_3|                      ; 263 (161)           ; 109 (27)                  ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3                                                                                                                                      ; input_handler   ; work         ;
;          |buffer2k:BUF|                         ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF                                                                                                                         ; buffer2k        ; work         ;
;             |scfifo:scfifo_component|           ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component                                                                                                 ; scfifo          ; work         ;
;                |scfifo_8s91:auto_generated|     ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated                                                                      ; scfifo_8s91     ; work         ;
;                   |a_dpfifo_f2a1:dpfifo|        ; 44 (2)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo                                                 ; a_dpfifo_f2a1   ; work         ;
;                      |a_fefifo_raf:fifo_state|  ; 20 (9)              ; 13 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state                         ; a_fefifo_raf    ; work         ;
;                         |cntr_bi7:count_usedw|  ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw    ; cntr_bi7        ; work         ;
;                      |altsyncram_15t1:FIFOram|  ; 0 (0)               ; 0 (0)                     ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram                         ; altsyncram_15t1 ; work         ;
;                      |cntr_slb:rd_ptr_count|    ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:rd_ptr_count                           ; cntr_slb        ; work         ;
;                      |cntr_slb:wr_ptr|          ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:wr_ptr                                 ; cntr_slb        ; work         ;
;          |crc_parallel:CRC|                     ; 58 (58)             ; 47 (47)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_3|crc_parallel:CRC                                                                                                                     ; crc_parallel    ; work         ;
;       |input_handler:In_4|                      ; 263 (161)           ; 109 (27)                  ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4                                                                                                                                      ; input_handler   ; work         ;
;          |buffer2k:BUF|                         ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF                                                                                                                         ; buffer2k        ; work         ;
;             |scfifo:scfifo_component|           ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component                                                                                                 ; scfifo          ; work         ;
;                |scfifo_8s91:auto_generated|     ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated                                                                      ; scfifo_8s91     ; work         ;
;                   |a_dpfifo_f2a1:dpfifo|        ; 44 (0)              ; 35 (0)                    ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo                                                 ; a_dpfifo_f2a1   ; work         ;
;                      |a_fefifo_raf:fifo_state|  ; 22 (11)             ; 13 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state                         ; a_fefifo_raf    ; work         ;
;                         |cntr_bi7:count_usedw|  ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw    ; cntr_bi7        ; work         ;
;                      |altsyncram_15t1:FIFOram|  ; 0 (0)               ; 0 (0)                     ; 18432             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram                         ; altsyncram_15t1 ; work         ;
;                      |cntr_slb:rd_ptr_count|    ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:rd_ptr_count                           ; cntr_slb        ; work         ;
;                      |cntr_slb:wr_ptr|          ; 11 (11)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:wr_ptr                                 ; cntr_slb        ; work         ;
;          |crc_parallel:CRC|                     ; 58 (58)             ; 47 (47)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|input_handler:In_4|crc_parallel:CRC                                                                                                                     ; crc_parallel    ; work         ;
;       |mac_learning:MAC|                        ; 440 (382)           ; 335 (152)                 ; 425984            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|mac_learning:MAC                                                                                                                                        ; mac_learning    ; work         ;
;          |mac_memory:mac_mem|                   ; 58 (58)             ; 183 (183)                 ; 425984            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem                                                                                                                     ; mac_memory      ; work         ;
;             |altsyncram:ram_block_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 425984            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0                                                                                          ; altsyncram      ; work         ;
;                |altsyncram_fms1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 425984            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_fms1:auto_generated                                                           ; altsyncram_fms1 ; work         ;
;       |roundrobin:Out_1|                        ; 219 (47)            ; 151 (16)                  ; 442368            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1                                                                                                                                        ; roundrobin      ; work         ;
;          |buffer16k:buffer1|                    ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 27 (13)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 2 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;          |buffer16k:buffer2|                    ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 57 (2)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 25 (11)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 2 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;          |buffer16k:buffer3|                    ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 58 (1)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 26 (12)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 3 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                         |mux_av7:mux3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3         ; mux_av7         ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;       |roundrobin:Out_2|                        ; 219 (47)            ; 151 (16)                  ; 442368            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2                                                                                                                                        ; roundrobin      ; work         ;
;          |buffer16k:buffer1|                    ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 57 (2)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 25 (11)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 2 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;          |buffer16k:buffer2|                    ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 27 (13)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 2 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;          |buffer16k:buffer3|                    ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 58 (1)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 26 (12)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 3 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                         |mux_av7:mux3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3         ; mux_av7         ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;       |roundrobin:Out_3|                        ; 219 (47)            ; 151 (16)                  ; 442368            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3                                                                                                                                        ; roundrobin      ; work         ;
;          |buffer16k:buffer1|                    ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 57 (2)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 25 (11)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 2 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;          |buffer16k:buffer2|                    ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 57 (1)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 26 (12)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 2 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;          |buffer16k:buffer3|                    ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 27 (13)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 3 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                         |mux_av7:mux3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3         ; mux_av7         ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;       |roundrobin:Out_4|                        ; 219 (47)            ; 151 (16)                  ; 442368            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4                                                                                                                                        ; roundrobin      ; work         ;
;          |buffer16k:buffer1|                    ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 57 (1)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 26 (12)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 2 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;          |buffer16k:buffer2|                    ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 57 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 27 (13)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 2 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
;          |buffer16k:buffer3|                    ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3                                                                                                                      ; buffer16k       ; work         ;
;             |scfifo:scfifo_component|           ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;                |scfifo_a5a1:auto_generated|     ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated                                                                   ; scfifo_a5a1     ; work         ;
;                   |a_dpfifo_hba1:dpfifo|        ; 58 (0)              ; 45 (0)                    ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo                                              ; a_dpfifo_hba1   ; work         ;
;                      |a_fefifo_mcf:fifo_state|  ; 27 (13)             ; 16 (2)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state                      ; a_fefifo_mcf    ; work         ;
;                         |cntr_lp7:count_usedw|  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw ; cntr_lp7        ; work         ;
;                      |altsyncram_n8t1:FIFOram|  ; 3 (0)               ; 1 (1)                     ; 147456            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram                      ; altsyncram_n8t1 ; work         ;
;                         |decode_p47:decode2|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2   ; decode_p47      ; work         ;
;                         |mux_av7:mux3|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3         ; mux_av7         ; work         ;
;                      |cntr_vlb:rd_ptr_count|    ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count                        ; cntr_vlb        ; work         ;
;                      |cntr_vlb:wr_ptr|          ; 14 (14)             ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:wr_ptr                              ; cntr_vlb        ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432  ; None                                          ;
; switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432  ; None                                          ;
; switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432  ; None                                          ;
; switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432  ; None                                          ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_fms1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 8192         ; 52           ; 8192         ; 52           ; 425984 ; db/switchtop.ram0_mac_memory_a93df217.hdl.mif ;
; switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
; switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 9            ; 16384        ; 9            ; 147456 ; None                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-----------------------------+
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2 ; ../src/buffer/buffer16k.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |switchtop|switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3 ; ../src/buffer/buffer16k.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|mac_learning:MAC|RRstate                                                                                                                                                                                                                       ;
+-----------------------+------------------+----------------------+-----------------------+------------------+----------------------+-----------------------+------------------+----------------------+-----------------------+------------------+----------------------+-----------------------+
; Name                  ; RRstate.output_4 ; RRstate.serve_input4 ; RRstate.search_input4 ; RRstate.output_3 ; RRstate.serve_input3 ; RRstate.search_input3 ; RRstate.output_2 ; RRstate.serve_input2 ; RRstate.search_input2 ; RRstate.output_1 ; RRstate.serve_input1 ; RRstate.search_input1 ;
+-----------------------+------------------+----------------------+-----------------------+------------------+----------------------+-----------------------+------------------+----------------------+-----------------------+------------------+----------------------+-----------------------+
; RRstate.search_input1 ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ;
; RRstate.serve_input1  ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 1                    ; 1                     ;
; RRstate.output_1      ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 1                ; 0                    ; 1                     ;
; RRstate.search_input2 ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 1                     ; 0                ; 0                    ; 1                     ;
; RRstate.serve_input2  ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 1                    ; 0                     ; 0                ; 0                    ; 1                     ;
; RRstate.output_2      ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 1                ; 0                    ; 0                     ; 0                ; 0                    ; 1                     ;
; RRstate.search_input3 ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 1                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 1                     ;
; RRstate.serve_input3  ; 0                ; 0                    ; 0                     ; 0                ; 1                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 1                     ;
; RRstate.output_3      ; 0                ; 0                    ; 0                     ; 1                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 1                     ;
; RRstate.search_input4 ; 0                ; 0                    ; 1                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 1                     ;
; RRstate.serve_input4  ; 0                ; 1                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 1                     ;
; RRstate.output_4      ; 1                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 0                     ; 0                ; 0                    ; 1                     ;
+-----------------------+------------------+----------------------+-----------------------+------------------+----------------------+-----------------------+------------------+----------------------+-----------------------+------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|mac_learning:MAC|state                                       ;
+---------------+-------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; state.wait1 ; state.sending ; state.hashing ; state.writing ; state.reading ; state.waiting ;
+---------------+-------------+---------------+---------------+---------------+---------------+---------------+
; state.waiting ; 0           ; 0             ; 0             ; 0             ; 0             ; 0             ;
; state.reading ; 0           ; 0             ; 0             ; 0             ; 1             ; 1             ;
; state.writing ; 0           ; 0             ; 0             ; 1             ; 0             ; 1             ;
; state.hashing ; 0           ; 0             ; 1             ; 0             ; 0             ; 1             ;
; state.sending ; 0           ; 1             ; 0             ; 0             ; 0             ; 1             ;
; state.wait1   ; 1           ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+-------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|roundrobin:Out_4|RRstate                                                                                                                                                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; Name                 ; RRstate.wait_buff3 ; RRstate.serve_buff3 ; RRstate.search_buff3 ; RRstate.wait_buff2 ; RRstate.serve_buff2 ; RRstate.search_buff2 ; RRstate.wait_buff1 ; RRstate.serve_buff1 ; RRstate.search_buff1 ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; RRstate.search_buff1 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ;
; RRstate.serve_buff1  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 1                    ;
; RRstate.wait_buff1   ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 1                    ;
; RRstate.search_buff2 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff2  ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff2   ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.search_buff3 ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff3  ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff3   ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|roundrobin:Out_3|RRstate                                                                                                                                                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; Name                 ; RRstate.wait_buff3 ; RRstate.serve_buff3 ; RRstate.search_buff3 ; RRstate.wait_buff2 ; RRstate.serve_buff2 ; RRstate.search_buff2 ; RRstate.wait_buff1 ; RRstate.serve_buff1 ; RRstate.search_buff1 ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; RRstate.search_buff1 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ;
; RRstate.serve_buff1  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 1                    ;
; RRstate.wait_buff1   ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 1                    ;
; RRstate.search_buff2 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff2  ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff2   ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.search_buff3 ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff3  ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff3   ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|roundrobin:Out_2|RRstate                                                                                                                                                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; Name                 ; RRstate.wait_buff3 ; RRstate.serve_buff3 ; RRstate.search_buff3 ; RRstate.wait_buff2 ; RRstate.serve_buff2 ; RRstate.search_buff2 ; RRstate.wait_buff1 ; RRstate.serve_buff1 ; RRstate.search_buff1 ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; RRstate.search_buff1 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ;
; RRstate.serve_buff1  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 1                    ;
; RRstate.wait_buff1   ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 1                    ;
; RRstate.search_buff2 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff2  ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff2   ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.search_buff3 ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff3  ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff3   ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|roundrobin:Out_1|RRstate                                                                                                                                                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; Name                 ; RRstate.wait_buff3 ; RRstate.serve_buff3 ; RRstate.search_buff3 ; RRstate.wait_buff2 ; RRstate.serve_buff2 ; RRstate.search_buff2 ; RRstate.wait_buff1 ; RRstate.serve_buff1 ; RRstate.search_buff1 ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+
; RRstate.search_buff1 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ;
; RRstate.serve_buff1  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 1                    ;
; RRstate.wait_buff1   ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 1                    ;
; RRstate.search_buff2 ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff2  ; 0                  ; 0                   ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff2   ; 0                  ; 0                   ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.search_buff3 ; 0                  ; 0                   ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.serve_buff3  ; 0                  ; 1                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
; RRstate.wait_buff3   ; 1                  ; 0                   ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                   ; 1                    ;
+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|input_handler:In_4|out_state ;
+-----------------+----------------+-----------------+------------------------+
; Name            ; out_state.PUSH ; out_state.START ; out_state.REST         ;
+-----------------+----------------+-----------------+------------------------+
; out_state.REST  ; 0              ; 0               ; 0                      ;
; out_state.START ; 0              ; 1               ; 1                      ;
; out_state.PUSH  ; 1              ; 0               ; 1                      ;
+-----------------+----------------+-----------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|input_handler:In_4|state      ;
+--------------+-----------+--------------+-----------+-----------+------------+
; Name         ; state.RUN ; state.LOOKUP ; state.SRC ; state.DST ; state.REST ;
+--------------+-----------+--------------+-----------+-----------+------------+
; state.REST   ; 0         ; 0            ; 0         ; 0         ; 0          ;
; state.DST    ; 0         ; 0            ; 0         ; 1         ; 1          ;
; state.SRC    ; 0         ; 0            ; 1         ; 0         ; 1          ;
; state.LOOKUP ; 0         ; 1            ; 0         ; 0         ; 1          ;
; state.RUN    ; 1         ; 0            ; 0         ; 0         ; 1          ;
+--------------+-----------+--------------+-----------+-----------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|input_handler:In_3|out_state ;
+-----------------+----------------+-----------------+------------------------+
; Name            ; out_state.PUSH ; out_state.START ; out_state.REST         ;
+-----------------+----------------+-----------------+------------------------+
; out_state.REST  ; 0              ; 0               ; 0                      ;
; out_state.START ; 0              ; 1               ; 1                      ;
; out_state.PUSH  ; 1              ; 0               ; 1                      ;
+-----------------+----------------+-----------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|input_handler:In_3|state      ;
+--------------+-----------+--------------+-----------+-----------+------------+
; Name         ; state.RUN ; state.LOOKUP ; state.SRC ; state.DST ; state.REST ;
+--------------+-----------+--------------+-----------+-----------+------------+
; state.REST   ; 0         ; 0            ; 0         ; 0         ; 0          ;
; state.DST    ; 0         ; 0            ; 0         ; 1         ; 1          ;
; state.SRC    ; 0         ; 0            ; 1         ; 0         ; 1          ;
; state.LOOKUP ; 0         ; 1            ; 0         ; 0         ; 1          ;
; state.RUN    ; 1         ; 0            ; 0         ; 0         ; 1          ;
+--------------+-----------+--------------+-----------+-----------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|input_handler:In_2|out_state ;
+-----------------+----------------+-----------------+------------------------+
; Name            ; out_state.PUSH ; out_state.START ; out_state.REST         ;
+-----------------+----------------+-----------------+------------------------+
; out_state.REST  ; 0              ; 0               ; 0                      ;
; out_state.START ; 0              ; 1               ; 1                      ;
; out_state.PUSH  ; 1              ; 0               ; 1                      ;
+-----------------+----------------+-----------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|input_handler:In_2|state      ;
+--------------+-----------+--------------+-----------+-----------+------------+
; Name         ; state.RUN ; state.LOOKUP ; state.SRC ; state.DST ; state.REST ;
+--------------+-----------+--------------+-----------+-----------+------------+
; state.REST   ; 0         ; 0            ; 0         ; 0         ; 0          ;
; state.DST    ; 0         ; 0            ; 0         ; 1         ; 1          ;
; state.SRC    ; 0         ; 0            ; 1         ; 0         ; 1          ;
; state.LOOKUP ; 0         ; 1            ; 0         ; 0         ; 1          ;
; state.RUN    ; 1         ; 0            ; 0         ; 0         ; 1          ;
+--------------+-----------+--------------+-----------+-----------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|input_handler:In_1|out_state ;
+-----------------+----------------+-----------------+------------------------+
; Name            ; out_state.PUSH ; out_state.START ; out_state.REST         ;
+-----------------+----------------+-----------------+------------------------+
; out_state.REST  ; 0              ; 0               ; 0                      ;
; out_state.START ; 0              ; 1               ; 1                      ;
; out_state.PUSH  ; 1              ; 0               ; 1                      ;
+-----------------+----------------+-----------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |switchtop|switch_logic:switch|input_handler:In_1|state      ;
+--------------+-----------+--------------+-----------+-----------+------------+
; Name         ; state.RUN ; state.LOOKUP ; state.SRC ; state.DST ; state.REST ;
+--------------+-----------+--------------+-----------+-----------+------------+
; state.REST   ; 0         ; 0            ; 0         ; 0         ; 0          ;
; state.DST    ; 0         ; 0            ; 0         ; 1         ; 1          ;
; state.SRC    ; 0         ; 0            ; 1         ; 0         ; 1          ;
; state.LOOKUP ; 0         ; 1            ; 0         ; 0         ; 1          ;
; state.RUN    ; 1         ; 0            ; 0         ; 0         ; 1          ;
+--------------+-----------+--------------+-----------+-----------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                          ;
+------------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                          ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------------------------+------------------------+
; switch_logic:switch|input_handler:In_3|dato1[8]      ; switch_logic:switch|input_handler:In_3|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato1[8]      ; switch_logic:switch|input_handler:In_4|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato1[8]      ; switch_logic:switch|input_handler:In_2|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato1[7]      ; switch_logic:switch|input_handler:In_3|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato1[7]      ; switch_logic:switch|input_handler:In_4|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato1[7]      ; switch_logic:switch|input_handler:In_2|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato1[6]      ; switch_logic:switch|input_handler:In_3|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato1[6]      ; switch_logic:switch|input_handler:In_4|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato1[6]      ; switch_logic:switch|input_handler:In_2|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato1[5]      ; switch_logic:switch|input_handler:In_3|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato1[5]      ; switch_logic:switch|input_handler:In_4|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato1[5]      ; switch_logic:switch|input_handler:In_2|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato1[4]      ; switch_logic:switch|input_handler:In_3|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato1[4]      ; switch_logic:switch|input_handler:In_4|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato1[4]      ; switch_logic:switch|input_handler:In_2|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato1[3]      ; switch_logic:switch|input_handler:In_3|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato1[3]      ; switch_logic:switch|input_handler:In_4|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato1[3]      ; switch_logic:switch|input_handler:In_2|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato1[2]      ; switch_logic:switch|input_handler:In_3|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato1[2]      ; switch_logic:switch|input_handler:In_4|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato1[2]      ; switch_logic:switch|input_handler:In_2|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato1[1]      ; switch_logic:switch|input_handler:In_3|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato1[1]      ; switch_logic:switch|input_handler:In_4|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato1[1]      ; switch_logic:switch|input_handler:In_2|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato2[8]      ; switch_logic:switch|input_handler:In_3|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato2[8]      ; switch_logic:switch|input_handler:In_4|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato2[8]      ; switch_logic:switch|input_handler:In_1|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato2[7]      ; switch_logic:switch|input_handler:In_3|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato2[7]      ; switch_logic:switch|input_handler:In_4|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato2[7]      ; switch_logic:switch|input_handler:In_1|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato2[6]      ; switch_logic:switch|input_handler:In_3|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato2[6]      ; switch_logic:switch|input_handler:In_4|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato2[6]      ; switch_logic:switch|input_handler:In_1|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato2[5]      ; switch_logic:switch|input_handler:In_3|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato2[5]      ; switch_logic:switch|input_handler:In_4|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato2[5]      ; switch_logic:switch|input_handler:In_1|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato2[4]      ; switch_logic:switch|input_handler:In_3|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato2[4]      ; switch_logic:switch|input_handler:In_4|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato2[4]      ; switch_logic:switch|input_handler:In_1|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato2[3]      ; switch_logic:switch|input_handler:In_3|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato2[3]      ; switch_logic:switch|input_handler:In_4|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato2[3]      ; switch_logic:switch|input_handler:In_1|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato2[2]      ; switch_logic:switch|input_handler:In_3|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato2[2]      ; switch_logic:switch|input_handler:In_4|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato2[2]      ; switch_logic:switch|input_handler:In_1|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato2[1]      ; switch_logic:switch|input_handler:In_3|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato2[1]      ; switch_logic:switch|input_handler:In_4|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato2[1]      ; switch_logic:switch|input_handler:In_1|dato2 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato3[8]      ; switch_logic:switch|input_handler:In_2|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato3[8]      ; switch_logic:switch|input_handler:In_4|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato3[8]      ; switch_logic:switch|input_handler:In_1|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato3[7]      ; switch_logic:switch|input_handler:In_2|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato3[7]      ; switch_logic:switch|input_handler:In_4|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato3[7]      ; switch_logic:switch|input_handler:In_1|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato3[6]      ; switch_logic:switch|input_handler:In_2|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato3[6]      ; switch_logic:switch|input_handler:In_4|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato3[6]      ; switch_logic:switch|input_handler:In_1|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato3[5]      ; switch_logic:switch|input_handler:In_2|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato3[5]      ; switch_logic:switch|input_handler:In_4|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato3[5]      ; switch_logic:switch|input_handler:In_1|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato3[4]      ; switch_logic:switch|input_handler:In_2|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato3[4]      ; switch_logic:switch|input_handler:In_4|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato3[4]      ; switch_logic:switch|input_handler:In_1|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato3[3]      ; switch_logic:switch|input_handler:In_2|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato3[3]      ; switch_logic:switch|input_handler:In_4|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato3[3]      ; switch_logic:switch|input_handler:In_1|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato3[2]      ; switch_logic:switch|input_handler:In_2|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato3[2]      ; switch_logic:switch|input_handler:In_4|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato3[2]      ; switch_logic:switch|input_handler:In_1|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato3[1]      ; switch_logic:switch|input_handler:In_2|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato3[1]      ; switch_logic:switch|input_handler:In_4|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato3[1]      ; switch_logic:switch|input_handler:In_1|dato3 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato4[8]      ; switch_logic:switch|input_handler:In_2|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato4[8]      ; switch_logic:switch|input_handler:In_3|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato4[8]      ; switch_logic:switch|input_handler:In_1|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato4[7]      ; switch_logic:switch|input_handler:In_2|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato4[7]      ; switch_logic:switch|input_handler:In_3|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato4[7]      ; switch_logic:switch|input_handler:In_1|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato4[6]      ; switch_logic:switch|input_handler:In_2|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato4[6]      ; switch_logic:switch|input_handler:In_3|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato4[6]      ; switch_logic:switch|input_handler:In_1|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato4[5]      ; switch_logic:switch|input_handler:In_2|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato4[5]      ; switch_logic:switch|input_handler:In_3|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato4[5]      ; switch_logic:switch|input_handler:In_1|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato4[4]      ; switch_logic:switch|input_handler:In_2|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato4[4]      ; switch_logic:switch|input_handler:In_3|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato4[4]      ; switch_logic:switch|input_handler:In_1|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato4[3]      ; switch_logic:switch|input_handler:In_2|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato4[3]      ; switch_logic:switch|input_handler:In_3|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato4[3]      ; switch_logic:switch|input_handler:In_1|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato4[2]      ; switch_logic:switch|input_handler:In_2|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato4[2]      ; switch_logic:switch|input_handler:In_3|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato4[2]      ; switch_logic:switch|input_handler:In_1|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato4[1]      ; switch_logic:switch|input_handler:In_2|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato4[1]      ; switch_logic:switch|input_handler:In_3|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato4[1]      ; switch_logic:switch|input_handler:In_1|dato4 ; yes                    ;
; switch_logic:switch|input_handler:In_2|dato1[0]      ; switch_logic:switch|input_handler:In_2|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_3|dato1[0]      ; switch_logic:switch|input_handler:In_3|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_4|dato1[0]      ; switch_logic:switch|input_handler:In_4|dato1 ; yes                    ;
; switch_logic:switch|input_handler:In_1|dato2[0]      ; switch_logic:switch|input_handler:In_1|dato2 ; yes                    ;
; Number of user-specified and inferred latches = 492  ;                                              ;                        ;
+------------------------------------------------------+----------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                        ;
+-----------------------------------------------------------------+---------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                      ;
+-----------------------------------------------------------------+---------------------------------------------------------+
; switch_logic:switch|input_handler:In_4|crc_parallel:CRC|val_reg ; Merged with switch_logic:switch|input_handler:In_4|valr ;
; switch_logic:switch|input_handler:In_3|crc_parallel:CRC|val_reg ; Merged with switch_logic:switch|input_handler:In_3|valr ;
; switch_logic:switch|input_handler:In_2|crc_parallel:CRC|val_reg ; Merged with switch_logic:switch|input_handler:In_2|valr ;
; switch_logic:switch|input_handler:In_1|crc_parallel:CRC|val_reg ; Merged with switch_logic:switch|input_handler:In_1|valr ;
; Total Number of Removed Registers = 4                           ;                                                         ;
+-----------------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1411  ;
; Number of registers using Synchronous Clear  ; 338   ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 14    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 946   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                  ;
+-------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------+---------+
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[28]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[130] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[86]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[62]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[64]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[66]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[68]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[70]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[72]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[74]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[76]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[78]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[80]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[82]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[84]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[88]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[90]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[92]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[94]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[96]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[98]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[110] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[122] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[100] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[102] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[104] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[106] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[108] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[124] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[126] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[128] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[112] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[114] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[116] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[118] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[120] ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[38]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[50]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[36]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[30]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[32]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[34]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[52]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[54]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[56]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[58]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[60]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[40]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[42]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[44]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[46]  ; 1       ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[48]  ; 1       ;
; Total number of inverted registers = 52                                             ;         ;
+-------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                    ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register Name                                                                       ; RAM Name                                                                ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[0]   ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[1]   ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[2]   ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[3]   ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[4]   ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[5]   ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[6]   ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[7]   ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[8]   ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[9]   ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[10]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[11]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[12]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[13]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[14]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[15]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[16]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[17]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[18]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[19]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[20]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[21]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[22]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[23]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[24]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[25]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[26]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[27]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[28]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[29]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[30]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[31]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[32]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[33]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[34]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[35]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[36]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[37]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[38]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[39]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[40]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[41]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[42]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[43]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[44]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[45]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[46]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[47]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[48]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[49]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[50]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[51]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[52]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[53]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[54]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[55]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[56]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[57]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[58]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[59]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[60]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[61]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[62]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[63]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[64]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[65]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[66]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[67]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[68]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[69]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[70]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[71]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[72]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[73]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[74]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[75]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[76]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[77]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[78]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[79]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[80]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[81]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[82]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[83]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[84]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[85]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[86]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[87]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[88]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[89]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[90]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[91]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[92]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[93]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[94]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[95]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[96]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[97]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[98]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[99]  ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[100] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[101] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[102] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[103] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[104] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[105] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[106] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[107] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[108] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[109] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[110] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[111] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[112] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[113] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[114] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[115] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[116] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[117] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[118] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[119] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[120] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[121] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[122] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[123] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[124] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[125] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[126] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[127] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[128] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[129] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0_bypass[130] ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0 ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 26 bits   ; 52 ALUTs      ; 0 ALUTs              ; 52 ALUTs               ; Yes        ; |switchtop|switch_logic:switch|mac_learning:MAC|R[9]                        ;
; 3:1                ; 62 bits   ; 124 ALUTs     ; 0 ALUTs              ; 124 ALUTs              ; Yes        ; |switchtop|switch_logic:switch|mac_learning:MAC|Data[22]                    ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_4|crc_parallel:CRC|R[15]    ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_3|crc_parallel:CRC|R[12]    ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_2|crc_parallel:CRC|R[3]     ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_1|crc_parallel:CRC|R[20]    ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_4|crc_parallel:CRC|count[2] ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_3|crc_parallel:CRC|count[2] ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_2|crc_parallel:CRC|count[2] ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_1|crc_parallel:CRC|count[0] ;
; 4:1                ; 7 bits    ; 14 ALUTs      ; 7 ALUTs              ; 7 ALUTs                ; Yes        ; |switchtop|switch_logic:switch|mac_learning:MAC|count[0]                    ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |switchtop|switch_logic:switch|mac_learning:MAC|dest_out[1]                 ;
; 8:1                ; 16 bits   ; 80 ALUTs      ; 64 ALUTs             ; 16 ALUTs               ; Yes        ; |switchtop|switch_logic:switch|mac_learning:MAC|D2[7]                       ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_4|count[1]                  ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_3|count[3]                  ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_2|count[3]                  ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; Yes        ; |switchtop|switch_logic:switch|input_handler:In_1|count[1]                  ;
; 9:1                ; 4 bits    ; 24 ALUTs      ; 8 ALUTs              ; 16 ALUTs               ; Yes        ; |switchtop|switch_logic:switch|roundrobin:Out_4|count[0]                    ;
; 9:1                ; 4 bits    ; 24 ALUTs      ; 8 ALUTs              ; 16 ALUTs               ; Yes        ; |switchtop|switch_logic:switch|roundrobin:Out_3|count[3]                    ;
; 9:1                ; 4 bits    ; 24 ALUTs      ; 8 ALUTs              ; 16 ALUTs               ; Yes        ; |switchtop|switch_logic:switch|roundrobin:Out_2|count[1]                    ;
; 9:1                ; 4 bits    ; 24 ALUTs      ; 8 ALUTs              ; 16 ALUTs               ; Yes        ; |switchtop|switch_logic:switch|roundrobin:Out_1|count[3]                    ;
; 3:1                ; 13 bits   ; 26 ALUTs      ; 26 ALUTs             ; 0 ALUTs                ; No         ; |switchtop|switch_logic:switch|mac_learning:MAC|read_add                    ;
; 5:1                ; 97 bits   ; 291 ALUTs     ; 291 ALUTs            ; 0 ALUTs                ; No         ; |switchtop|switch_logic:switch|mac_learning:MAC|mac_src[32]                 ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|input_handler:In_4|out_state                 ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|input_handler:In_3|out_state                 ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|input_handler:In_2|out_state                 ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|input_handler:In_1|out_state                 ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |switchtop|switch_logic:switch|roundrobin:Out_1|dato[4]                     ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |switchtop|switch_logic:switch|roundrobin:Out_2|dato[2]                     ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |switchtop|switch_logic:switch|roundrobin:Out_3|dato[3]                     ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |switchtop|switch_logic:switch|roundrobin:Out_4|dato[0]                     ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|input_handler:In_4|state                     ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|input_handler:In_3|state                     ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|input_handler:In_2|state                     ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|input_handler:In_1|state                     ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 10 ALUTs             ; 4 ALUTs                ; No         ; |switchtop|switch_logic:switch|roundrobin:Out_4|RRstate                     ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 10 ALUTs             ; 4 ALUTs                ; No         ; |switchtop|switch_logic:switch|roundrobin:Out_3|RRstate                     ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 10 ALUTs             ; 4 ALUTs                ; No         ; |switchtop|switch_logic:switch|roundrobin:Out_2|RRstate                     ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 10 ALUTs             ; 4 ALUTs                ; No         ; |switchtop|switch_logic:switch|roundrobin:Out_1|RRstate                     ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 12 ALUTs             ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|mac_learning:MAC|RRstate                     ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 12 ALUTs             ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|mac_learning:MAC|RRstate                     ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 12 ALUTs             ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|mac_learning:MAC|RRstate                     ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 12 ALUTs             ; 2 ALUTs                ; No         ; |switchtop|switch_logic:switch|mac_learning:MAC|RRstate                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_fms1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9           ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_8s91 ; Untyped                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9           ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_8s91 ; Untyped                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9           ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_8s91 ; Untyped                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                   ;
; lpm_width               ; 9           ; Signed Integer                                                                   ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                   ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                          ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                          ;
; CBXI_PARAMETER          ; scfifo_8s91 ; Untyped                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 9           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Arria II GX ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_a5a1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0 ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                           ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                        ;
; WIDTH_A                            ; 52                                            ; Untyped                                        ;
; WIDTHAD_A                          ; 13                                            ; Untyped                                        ;
; NUMWORDS_A                         ; 8192                                          ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; WIDTH_B                            ; 52                                            ; Untyped                                        ;
; WIDTHAD_B                          ; 13                                            ; Untyped                                        ;
; NUMWORDS_B                         ; 8192                                          ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                        ;
; INIT_FILE                          ; db/switchtop.ram0_mac_memory_a93df217.hdl.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                        ;
; DEVICE_FAMILY                      ; Arria II GX                                   ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_fms1                               ; Untyped                                        ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                ;
+----------------------------+--------------------------------------------------------------------------------+
; Name                       ; Value                                                                          ;
+----------------------------+--------------------------------------------------------------------------------+
; Number of entity instances ; 16                                                                             ;
; Entity Instance            ; switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 2048                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|input_handler:In_2|buffer2k:BUF|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 2048                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|input_handler:In_3|buffer2k:BUF|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 2048                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|input_handler:In_4|buffer2k:BUF|scfifo:scfifo_component    ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 2048                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_2|buffer16k:buffer1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_2|buffer16k:buffer2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_2|buffer16k:buffer3|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_3|buffer16k:buffer1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_3|buffer16k:buffer2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_3|buffer16k:buffer3|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_4|buffer16k:buffer1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_4|buffer16k:buffer2|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; switch_logic:switch|roundrobin:Out_4|buffer16k:buffer3|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 9                                                                              ;
;     -- LPM_NUMWORDS        ; 16384                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
+----------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                  ;
; Entity Instance                           ; switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 52                                                                                 ;
;     -- NUMWORDS_A                         ; 8192                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 52                                                                                 ;
;     -- NUMWORDS_B                         ; 8192                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer3"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer2"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_logic:switch|input_handler:In_4"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; por[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; por[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; valo4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dato4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_logic:switch|input_handler:In_3"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; por[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; por[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; por[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; valo3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dato3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_logic:switch|input_handler:In_2"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; por[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; por[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; por[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; valo2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dato2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_logic:switch|input_handler:In_1|buffer2k:BUF"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_logic:switch|input_handler:In_1"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; por[3..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; por[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; valo1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dato1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriaii_ff            ; 1411                        ;
;     CLR               ; 13                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 696                         ;
;     ENA SCLR          ; 248                         ;
;     ENA SCLR SLD      ; 2                           ;
;     SCLR              ; 87                          ;
;     SLD               ; 32                          ;
;     plain             ; 332                         ;
; boundary_port         ; 74                          ;
; stratixiv_lcell_comb  ; 2401                        ;
;     arith             ; 643                         ;
;         1 data inputs ; 447                         ;
;         2 data inputs ; 196                         ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 1741                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 119                         ;
;         3 data inputs ; 584                         ;
;         4 data inputs ; 402                         ;
;         5 data inputs ; 332                         ;
;         6 data inputs ; 271                         ;
; stratixiv_ram_block   ; 304                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.24                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 16 16:11:59 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off switchtop -c switchtop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchtop.vhd
    Info (12022): Found design unit 1: switchtop-switchtop_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 20
    Info (12023): Found entity 1: switchtop File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switch_logic.vhd
    Info (12022): Found design unit 1: switch_logic-switch_logic_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd Line: 20
    Info (12023): Found entity 1: switch_logic File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/output_handler/roundrobin.vhd
    Info (12022): Found design unit 1: roundrobin-roundrobin_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 21
    Info (12023): Found entity 1: roundrobin File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_memory.vhd
    Info (12022): Found design unit 1: mac_memory-mac_memory_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd Line: 21
    Info (12023): Found entity 1: mac_memory File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_learning.vhd
    Info (12022): Found design unit 1: mac_learning-mac_learning_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd Line: 37
    Info (12023): Found entity 1: mac_learning File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/input_handler.vhd
    Info (12022): Found design unit 1: input_handler-input_handler_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 33
    Info (12023): Found entity 1: input_handler File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/crc_parallel.vhd
    Info (12022): Found design unit 1: crc_parallel-crc_parallel_arc File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 20
    Info (12023): Found entity 1: crc_parallel File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer32k.vhd
    Info (12022): Found design unit 1: buffer32k-SYN File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32k.vhd Line: 58
    Info (12023): Found entity 1: buffer32k File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer2k.vhd
    Info (12022): Found design unit 1: buffer2k-SYN File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd Line: 58
    Info (12023): Found entity 1: buffer2k File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer8k.vhd
    Info (12022): Found design unit 1: buffer8k-SYN File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer8k.vhd Line: 58
    Info (12023): Found entity 1: buffer8k File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer8k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer16k.vhd
    Info (12022): Found design unit 1: buffer16k-SYN File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd Line: 58
    Info (12023): Found entity 1: buffer16k File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd Line: 43
Info (12127): Elaborating entity "switchtop" for the top level hierarchy
Info (12128): Elaborating entity "switch_logic" for hierarchy "switch_logic:switch" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd Line: 79
Warning (10540): VHDL Signal Declaration warning at switch_logic.vhd(99): used explicit default value for signal "port_1" because signal was never assigned a value File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd Line: 99
Warning (10540): VHDL Signal Declaration warning at switch_logic.vhd(100): used explicit default value for signal "port_2" because signal was never assigned a value File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd Line: 100
Warning (10540): VHDL Signal Declaration warning at switch_logic.vhd(101): used explicit default value for signal "port_3" because signal was never assigned a value File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd Line: 101
Warning (10540): VHDL Signal Declaration warning at switch_logic.vhd(102): used explicit default value for signal "port_4" because signal was never assigned a value File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd Line: 102
Info (12128): Elaborating entity "input_handler" for hierarchy "switch_logic:switch|input_handler:In_1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd Line: 106
Info (10041): Inferred latch for "src_addr[0]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[1]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[2]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[3]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[4]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[5]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[6]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[7]" at input_handler.vhd(103) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 103
Info (10041): Inferred latch for "src_addr[8]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[9]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[10]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[11]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[12]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[13]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[14]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[15]" at input_handler.vhd(102) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 102
Info (10041): Inferred latch for "src_addr[16]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[17]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[18]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[19]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[20]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[21]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[22]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[23]" at input_handler.vhd(101) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 101
Info (10041): Inferred latch for "src_addr[24]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[25]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[26]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[27]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[28]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[29]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[30]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[31]" at input_handler.vhd(100) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 100
Info (10041): Inferred latch for "src_addr[32]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[33]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[34]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[35]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[36]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[37]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[38]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[39]" at input_handler.vhd(99) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 99
Info (10041): Inferred latch for "src_addr[40]" at input_handler.vhd(98) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 98
Info (10041): Inferred latch for "src_addr[41]" at input_handler.vhd(98) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 98
Info (10041): Inferred latch for "src_addr[42]" at input_handler.vhd(98) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 98
Info (10041): Inferred latch for "src_addr[43]" at input_handler.vhd(98) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 98
Info (10041): Inferred latch for "src_addr[44]" at input_handler.vhd(98) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 98
Info (10041): Inferred latch for "src_addr[45]" at input_handler.vhd(98) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 98
Info (10041): Inferred latch for "src_addr[46]" at input_handler.vhd(98) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 98
Info (10041): Inferred latch for "src_addr[47]" at input_handler.vhd(98) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 98
Info (10041): Inferred latch for "dst_addr[0]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[1]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[2]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[3]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[4]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[5]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[6]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[7]" at input_handler.vhd(96) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 96
Info (10041): Inferred latch for "dst_addr[8]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[9]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[10]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[11]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[12]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[13]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[14]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[15]" at input_handler.vhd(95) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 95
Info (10041): Inferred latch for "dst_addr[16]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[17]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[18]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[19]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[20]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[21]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[22]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[23]" at input_handler.vhd(94) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 94
Info (10041): Inferred latch for "dst_addr[24]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[25]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[26]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[27]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[28]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[29]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[30]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[31]" at input_handler.vhd(93) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 93
Info (10041): Inferred latch for "dst_addr[32]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[33]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[34]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[35]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[36]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[37]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[38]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[39]" at input_handler.vhd(92) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 92
Info (10041): Inferred latch for "dst_addr[40]" at input_handler.vhd(91) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 91
Info (10041): Inferred latch for "dst_addr[41]" at input_handler.vhd(91) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 91
Info (10041): Inferred latch for "dst_addr[42]" at input_handler.vhd(91) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 91
Info (10041): Inferred latch for "dst_addr[43]" at input_handler.vhd(91) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 91
Info (10041): Inferred latch for "dst_addr[44]" at input_handler.vhd(91) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 91
Info (10041): Inferred latch for "dst_addr[45]" at input_handler.vhd(91) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 91
Info (10041): Inferred latch for "dst_addr[46]" at input_handler.vhd(91) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 91
Info (10041): Inferred latch for "dst_addr[47]" at input_handler.vhd(91) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 91
Info (10041): Inferred latch for "dato4[8]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato4[7]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato4[6]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato4[5]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato4[4]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato4[3]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato4[2]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato4[1]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato4[0]" at input_handler.vhd(85) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 85
Info (10041): Inferred latch for "dato3[8]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato3[7]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato3[6]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato3[5]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato3[4]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato3[3]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato3[2]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato3[1]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato3[0]" at input_handler.vhd(84) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 84
Info (10041): Inferred latch for "dato2[8]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato2[7]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato2[6]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato2[5]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato2[4]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato2[3]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato2[2]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato2[1]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato2[0]" at input_handler.vhd(83) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 83
Info (10041): Inferred latch for "dato1[8]" at input_handler.vhd(82) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 82
Info (10041): Inferred latch for "dato1[7]" at input_handler.vhd(82) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 82
Info (10041): Inferred latch for "dato1[6]" at input_handler.vhd(82) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 82
Info (10041): Inferred latch for "dato1[5]" at input_handler.vhd(82) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 82
Info (10041): Inferred latch for "dato1[4]" at input_handler.vhd(82) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 82
Info (10041): Inferred latch for "dato1[3]" at input_handler.vhd(82) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 82
Info (10041): Inferred latch for "dato1[2]" at input_handler.vhd(82) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 82
Info (10041): Inferred latch for "dato1[1]" at input_handler.vhd(82) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 82
Info (10041): Inferred latch for "dato1[0]" at input_handler.vhd(82) File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 82
Info (12128): Elaborating entity "crc_parallel" for hierarchy "switch_logic:switch|input_handler:In_1|crc_parallel:CRC" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 71
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Info (12128): Elaborating entity "buffer2k" for hierarchy "switch_logic:switch|input_handler:In_1|buffer2k:BUF" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd Line: 72
Info (12128): Elaborating entity "scfifo" for hierarchy "switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd Line: 98
Info (12130): Elaborated megafunction instantiation "switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd Line: 98
Info (12133): Instantiated megafunction "switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component" with the following parameter: File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd Line: 98
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8s91.tdf
    Info (12023): Found entity 1: scfifo_8s91 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_8s91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8s91" for hierarchy "switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_f2a1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_f2a1" for hierarchy "switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_8s91.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf
    Info (12023): Found entity 1: a_fefifo_raf File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_raf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_raf" for hierarchy "switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf Line: 42
Warning (12136): Clear box output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf is not compatible with the current compile. Used regenerated output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf for elaboration
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf
    Info (12023): Found entity 1: cntr_bi7 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf Line: 26
Info (12128): Elaborating entity "cntr_bi7" for hierarchy "switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|a_fefifo_raf:fifo_state|cntr_bi7:count_usedw" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_raf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_15t1.tdf
    Info (12023): Found entity 1: altsyncram_15t1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_15t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_15t1" for hierarchy "switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|altsyncram_15t1:FIFOram" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_slb.tdf
    Info (12023): Found entity 1: cntr_slb File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_slb.tdf Line: 26
Info (12128): Elaborating entity "cntr_slb" for hierarchy "switch_logic:switch|input_handler:In_1|buffer2k:BUF|scfifo:scfifo_component|scfifo_8s91:auto_generated|a_dpfifo_f2a1:dpfifo|cntr_slb:rd_ptr_count" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf Line: 44
Info (12128): Elaborating entity "roundrobin" for hierarchy "switch_logic:switch|roundrobin:Out_1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd Line: 111
Info (12128): Elaborating entity "buffer16k" for hierarchy "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd Line: 47
Info (12128): Elaborating entity "scfifo" for hierarchy "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd Line: 98
Info (12130): Elaborated megafunction instantiation "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd Line: 98
Info (12133): Instantiated megafunction "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component" with the following parameter: File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd Line: 98
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a5a1.tdf
    Info (12023): Found entity 1: scfifo_a5a1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_a5a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_a5a1" for hierarchy "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_hba1.tdf
    Info (12023): Found entity 1: a_dpfifo_hba1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_hba1" for hierarchy "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_a5a1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_mcf.tdf
    Info (12023): Found entity 1: a_fefifo_mcf File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_mcf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_mcf" for hierarchy "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf Line: 42
Warning (12136): Clear box output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf is not compatible with the current compile. Used regenerated output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf for elaboration
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lp7.tdf
    Info (12023): Found entity 1: cntr_lp7 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf Line: 26
Info (12128): Elaborating entity "cntr_lp7" for hierarchy "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|a_fefifo_mcf:fifo_state|cntr_lp7:count_usedw" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_mcf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n8t1.tdf
    Info (12023): Found entity 1: altsyncram_n8t1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_n8t1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_n8t1" for hierarchy "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_p47.tdf
    Info (12023): Found entity 1: decode_p47 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_p47.tdf Line: 23
Info (12128): Elaborating entity "decode_p47" for hierarchy "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|decode_p47:decode2" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_n8t1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_av7.tdf
    Info (12023): Found entity 1: mux_av7 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/mux_av7.tdf Line: 23
Info (12128): Elaborating entity "mux_av7" for hierarchy "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|altsyncram_n8t1:FIFOram|mux_av7:mux3" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_n8t1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vlb.tdf
    Info (12023): Found entity 1: cntr_vlb File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_vlb.tdf Line: 26
Info (12128): Elaborating entity "cntr_vlb" for hierarchy "switch_logic:switch|roundrobin:Out_1|buffer16k:buffer1|scfifo:scfifo_component|scfifo_a5a1:auto_generated|a_dpfifo_hba1:dpfifo|cntr_vlb:rd_ptr_count" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf Line: 44
Info (12128): Elaborating entity "mac_learning" for hierarchy "switch_logic:switch|mac_learning:MAC" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd Line: 116
Info (12128): Elaborating entity "mac_memory" for hierarchy "switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd Line: 109
Warning (276020): Inferred RAM node "switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 52
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 52
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/switchtop.ram0_mac_memory_a93df217.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "switch_logic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "52"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "52"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/switchtop.ram0_mac_memory_a93df217.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fms1.tdf
    Info (12023): Found entity 1: altsyncram_fms1 File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_fms1.tdf Line: 28
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "switch_logic:switch|input_handler:In_3|crc_parallel:CRC|state.FIN" is converted into an equivalent circuit using register "switch_logic:switch|input_handler:In_3|crc_parallel:CRC|state.FIN~_emulated" and latch "switch_logic:switch|input_handler:In_3|crc_parallel:CRC|state.FIN~1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 24
    Warning (13310): Register "switch_logic:switch|input_handler:In_3|crc_parallel:CRC|state.RUN" is converted into an equivalent circuit using register "switch_logic:switch|input_handler:In_3|crc_parallel:CRC|state.RUN~_emulated" and latch "switch_logic:switch|input_handler:In_3|crc_parallel:CRC|state.RUN~1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 24
    Warning (13310): Register "switch_logic:switch|input_handler:In_4|crc_parallel:CRC|state.FIN" is converted into an equivalent circuit using register "switch_logic:switch|input_handler:In_4|crc_parallel:CRC|state.FIN~_emulated" and latch "switch_logic:switch|input_handler:In_4|crc_parallel:CRC|state.FIN~1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 24
    Warning (13310): Register "switch_logic:switch|input_handler:In_4|crc_parallel:CRC|state.RUN" is converted into an equivalent circuit using register "switch_logic:switch|input_handler:In_4|crc_parallel:CRC|state.RUN~_emulated" and latch "switch_logic:switch|input_handler:In_4|crc_parallel:CRC|state.RUN~1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 24
    Warning (13310): Register "switch_logic:switch|input_handler:In_2|crc_parallel:CRC|state.FIN" is converted into an equivalent circuit using register "switch_logic:switch|input_handler:In_2|crc_parallel:CRC|state.FIN~_emulated" and latch "switch_logic:switch|input_handler:In_2|crc_parallel:CRC|state.FIN~1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 24
    Warning (13310): Register "switch_logic:switch|input_handler:In_2|crc_parallel:CRC|state.RUN" is converted into an equivalent circuit using register "switch_logic:switch|input_handler:In_2|crc_parallel:CRC|state.RUN~_emulated" and latch "switch_logic:switch|input_handler:In_2|crc_parallel:CRC|state.RUN~1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 24
    Warning (13310): Register "switch_logic:switch|input_handler:In_1|crc_parallel:CRC|state.FIN" is converted into an equivalent circuit using register "switch_logic:switch|input_handler:In_1|crc_parallel:CRC|state.FIN~_emulated" and latch "switch_logic:switch|input_handler:In_1|crc_parallel:CRC|state.FIN~1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 24
    Warning (13310): Register "switch_logic:switch|input_handler:In_1|crc_parallel:CRC|state.RUN" is converted into an equivalent circuit using register "switch_logic:switch|input_handler:In_1|crc_parallel:CRC|state.RUN~_emulated" and latch "switch_logic:switch|input_handler:In_1|crc_parallel:CRC|state.RUN~1" File: C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3103 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 2725 logic cells
    Info (21064): Implemented 304 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4919 megabytes
    Info: Processing ended: Mon May 16 16:12:21 2022
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:29


