// Seed: 4265104694
module module_0 (
    output reg id_0,
    input id_1,
    input reg id_2,
    output id_3,
    output id_4,
    input logic id_5,
    input logic id_6
);
  assign id_4 = 1;
  assign id_3 = 1;
  logic id_7;
  assign id_0 = 1 && 1;
  initial begin
    id_4 <= id_2;
    id_0 <= id_1;
  end
endmodule
