# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1560 0.001024 2048 320 380 17152 1.66794 16.3207 52.4993 70.5387 70.5947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1680 0.000128 512 310 250 139264 6.10339 3.41197 21.6982 104.59 135.966 136.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1520 3.2e-05 1024 120 2220 596992 42.1735 26.882 1583.05 857.9 2510.14 2510.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.001024 2048 160 230 17728 1.49581 7.7857 101.489 110.813 110.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1910 0.000512 2048 80 320 38208 3.48979 21.761 104.841 130.133 130.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 3.2e-05 2048 340 1260 462848 127.532 55.9905 1495.81 1676.21 3355.75 3355.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1060 0.000128 4096 400 5020 105728 38.4329 28.3391 2543.77 838.081 3448.73 3448.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1560 0.000256 2048 500 1180 63488 5.8409 7.0297 162.289 209.359 384.59 384.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 440 6.4e-05 2048 150 1070 92160 95.049 28.2644 257.298 835.406 1216.2 1216.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 970 0.000256 512 150 270 66048 2.81117 1.70189 10.8168 90.423 105.878 105.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1560 0.001024 2048 320 380 17136 1.66851 18.985 52.4829 73.1888 73.2453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1680 0.000128 512 310 250 138240 6.14925 3.41834 24.5843 104.516 138.826 138.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1520 3.2e-05 1024 120 2220 596736 42.2989 26.9469 1871.16 837.438 2777.98 2778.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.001024 2048 160 230 17712 1.49811 8.87744 101.471 111.888 111.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1910 0.000512 2048 80 320 38160 3.47968 25.4525 104.736 133.711 133.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 3.2e-05 2048 340 1260 463104 127.52 56.1134 1703.1 1675.04 3561.98 3562.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1060 0.000128 4096 400 5020 105696 38.4466 28.4025 2953.46 837.731 3858.14 3858.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1560 0.000256 2048 500 1180 63504 5.86035 7.10554 184.808 209.631 407.477 407.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 6.4e-05 2048 150 1070 89856 95.8013 28.3075 285.822 834.59 1244.71 1244.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 970 0.000256 512 150 270 66240 2.80938 1.70486 12.4478 90.8591 107.95 108.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1560 0.001024 2048 320 380 17120 1.66912 20.0563 52.4535 74.2321 74.2933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1680 0.000128 512 310 250 139520 6.12979 3.41456 25.94 104.939 140.588 140.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1520 3.2e-05 1024 120 2220 596480 42.0797 26.9212 1951.84 837.773 2858.76 2858.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.001024 2048 160 230 17680 1.49094 9.2593 101.407 112.202 112.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1910 0.000512 2048 80 320 38160 3.47546 26.5869 104.755 134.859 134.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 3.2e-05 2048 340 1260 463360 127.245 56.054 1787.26 1675.44 3646.19 3646.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1060 0.000128 4096 400 5020 105600 38.3868 28.379 3064.99 839.031 3970.89 3970.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1560 0.000256 2048 500 1180 63360 5.83475 7.03674 193.493 209.306 415.743 415.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 6.4e-05 2048 150 1070 92160 95.3893 28.3249 305.843 838.012 1267.76 1267.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 970 0.000256 512 150 270 65920 2.79565 1.69866 13.0202 91.0248 108.665 108.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1560 0.001024 2048 320 380 17088 1.66394 18.4443 52.4191 72.5842 72.6419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1680 0.000128 512 310 250 138240 6.09619 3.41203 23.9785 104.278 137.926 138.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1520 3.2e-05 1024 120 2220 596736 42.0763 26.882 1813.8 837.597 2720.5 2720.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.001024 2048 160 230 17664 1.49789 8.60016 101.408 111.551 111.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1910 0.000512 2048 80 320 38112 3.48259 24.7296 104.684 132.939 132.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 3.2e-05 2048 340 1260 460800 127.479 55.962 1655.31 1673.46 3512.42 3512.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1060 0.000128 4096 400 5020 105216 38.3163 28.3269 2845.9 837.035 3749.7 3749.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1560 0.000256 2048 500 1180 63360 5.81837 7.03283 179.902 209.469 402.296 402.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 6.4e-05 2048 150 1070 89088 95.2205 28.1304 276.654 832.911 1233.11 1233.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 970 0.000256 512 150 270 66048 2.80118 1.69974 12.1109 90.5369 107.276 107.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1560 0.001024 2048 320 380 17100 1.66483 18.7222 52.4981 72.9388 72.9967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1680 0.000128 512 310 250 137600 6.16294 3.41565 24.1476 104.397 138.286 138.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1520 3.2e-05 1024 120 2220 596800 42.2564 26.9643 1841.07 838.729 2749.16 2749.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.001024 2048 160 230 17700 1.49869 8.61389 101.561 111.716 111.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1910 0.000512 2048 80 320 38100 3.46944 25.1201 104.734 133.367 133.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 3.2e-05 2048 340 1260 464000 127.358 56.1193 1686.01 1675.48 3552.79 3552.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1060 0.000128 4096 400 5020 105600 38.6191 28.418 2888.67 847.026 3802.84 3802.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1560 0.000256 2048 500 1180 63400 5.87162 7.06915 182.502 209.752 405.267 405.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 6.4e-05 2048 150 1070 89600 95.4367 28.2335 281.211 847.224 1252.29 1252.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 970 0.000256 512 150 270 65600 2.82547 1.70928 12.2277 75.9625 92.8507 92.9615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1560 0.001024 2048 320 380 17024 1.65955 19.0403 52.2798 73.0373 73.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1680 0.000128 512 310 250 137984 6.1703 3.41168 25.1086 104.793 139.653 139.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1520 3.2e-05 1024 120 2220 596736 42.1402 26.9312 1887.68 837.677 2794.57 2794.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.001024 2048 160 230 17696 1.49846 9.0624 101.536 112.14 112.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1910 0.000512 2048 80 320 38080 3.47312 25.8595 104.63 134.004 134.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 3.2e-05 2048 340 1260 462336 127.237 56.0373 1722.22 1672.84 3578.54 3578.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1060 0.000128 4096 400 5020 105280 38.3668 28.3648 2938.49 837.03 3842.36 3842.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1560 0.000256 2048 500 1180 63392 5.83485 7.17498 187.106 209.484 409.676 409.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 6.4e-05 2048 150 1070 89600 95.6848 28.3122 288.66 836.827 1249.67 1249.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 970 0.000256 512 150 270 66304 2.816 1.70634 12.77 91.1836 108.604 108.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1560 0.001024 2048 320 380 17040 1.66182 19.3982 52.3472 73.4609 73.5197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1680 0.000128 512 310 250 138240 6.14538 3.41555 25.1547 104.536 139.41 139.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1520 3.2e-05 1024 120 2220 596160 42.2705 26.9275 1894.63 836.967 2800.93 2801.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.001024 2048 160 230 17640 1.49254 9.02144 101.408 111.964 112.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1910 0.000512 2048 80 320 38160 3.48774 25.9666 104.856 134.352 134.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 3.2e-05 2048 340 1260 460800 127.457 55.9784 1727.07 1669.13 3579.84 3580
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1060 0.000128 4096 400 5020 105600 38.471 28.3758 2974.66 837.556 3879.17 3879.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1560 0.000256 2048 500 1180 63360 5.84774 7.09632 187.691 209.629 410.336 410.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 6.4e-05 2048 150 1070 88320 95.9586 28.3054 286.213 834.69 1245.35 1245.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 970 0.000256 512 150 270 66240 2.82106 1.70611 12.8522 91.0938 108.598 108.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1560 0.001024 2048 320 380 17024 1.66573 18.86 52.3166 72.8974 72.9559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1680 0.000128 512 310 250 139264 6.1097 3.40954 24.5317 104.614 138.823 138.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1520 3.2e-05 1024 120 2220 596992 42.0659 26.8877 1838.23 837.717 2745.03 2745.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.001024 2048 160 230 17664 1.49709 8.77357 101.483 111.797 111.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1910 0.000512 2048 80 320 38144 3.4857 25.1597 104.823 133.512 133.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 3.2e-05 2048 340 1260 458752 127.622 55.892 1661.43 1669.84 3514.99 3515.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1060 0.000128 4096 400 5020 104960 38.2904 28.3215 2859.96 836.673 3763.35 3763.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1560 0.000256 2048 500 1180 63232 5.82381 7.02102 181.476 209.15 403.544 403.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 6.4e-05 2048 150 1070 90112 95.4898 28.2685 282.808 835.384 1242.14 1242.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 970 0.000256 512 150 270 65536 2.82573 1.70358 12.233 92.0013 108.888 108.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1560 0.001024 2048 320 380 16896 1.66093 18.6388 52.1971 72.5484 72.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1680 0.000128 512 310 250 135168 6.11382 3.39357 24.0847 103.384 137.139 137.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1520 3.2e-05 1024 120 2220 595968 42.0809 26.907 1843.46 837.259 2749.86 2749.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.001024 2048 160 230 17472 1.48643 8.71578 100.143 110.387 110.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1910 0.000512 2048 80 320 38016 3.47322 25.471 104.753 133.742 133.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 3.2e-05 2048 340 1260 454656 127.661 55.6938 1659.09 1666.14 3508.79 3508.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1060 0.000128 4096 400 5020 105216 38.3668 28.3247 2895.2 838.183 3800.19 3800.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1560 0.000256 2048 500 1180 62976 5.80198 7.00803 181.484 208.832 403.199 403.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 6.4e-05 2048 150 1070 86016 94.8704 27.9715 270.453 825.183 1218.67 1218.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 970 0.000256 512 150 270 64512 2.79747 1.6855 12.217 89.5883 106.418 106.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1560 0.001024 2048 320 380 17000 1.66557 19.9718 52.4449 74.1339 74.1923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1680 0.000128 512 310 250 134400 6.16506 3.40214 25.7895 103.288 138.818 138.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1520 3.2e-05 1024 120 2220 595200 42.2015 26.927 1976.91 836.928 2883.1 2883.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.001024 2048 160 230 17600 1.49363 9.4431 101.505 112.487 112.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1910 0.000512 2048 80 320 38000 3.47613 27.4786 104.63 135.63 135.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 3.2e-05 2048 340 1260 460800 126.8 55.7993 1791.89 1665.58 3640.27 3640.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1060 0.000128 4096 400 5020 105600 38.4849 28.3931 3102.54 837.857 4007.39 4007.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1560 0.000256 2048 500 1180 62800 5.82141 7.01974 193.165 208.728 414.807 414.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 6.4e-05 2048 150 1070 83200 95.5947 28.0608 280.037 824.54 1228.42 1228.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 970 0.000256 512 150 270 64000 2.82115 1.68976 12.9509 89.5614 107.149 107.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1560 0.001024 2048 320 380 16896 1.66262 22.6324 52.3298 76.6773 76.7364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1680 0.000128 512 310 250 139264 6.10669 3.4135 31.3309 104.716 145.728 145.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1520 3.2e-05 1024 120 2220 595968 41.9888 26.8858 2303.42 838.014 3210.44 3210.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.001024 2048 160 230 17408 1.48717 11.1033 100.095 112.729 112.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1910 0.000512 2048 80 320 37888 3.46867 31.85 104.499 139.859 139.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 3.2e-05 2048 340 1260 458752 127.552 55.849 2092.59 1670.42 3946.61 3946.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1060 0.000128 4096 400 5020 104448 38.3956 28.3249 3567.28 836.48 4470.59 4470.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1560 0.000256 2048 500 1180 62976 5.82867 7.03453 227.36 209.52 449.818 449.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 6.4e-05 2048 150 1070 90112 95.441 28.2809 356.963 835.639 1316.52 1316.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 970 0.000256 512 150 270 65536 2.8319 1.71008 15.6335 91.1221 111.43 111.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1560 0.001024 2048 320 375 17216 1.66912 15.8316 52.5116 70.0665 70.1233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1680 0.000128 512 310 255 138752 6.16656 3.41107 40.5217 104.924 155.185 155.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1520 3.2e-05 1024 120 2220 597248 42.1306 26.8902 1597.11 838.201 2504.47 2504.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1280 0.001024 2048 160 240 17696 1.48134 15.8061 101.53 118.86 118.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1910 0.000512 2048 80 315 38240 3.48717 20.9575 104.828 129.315 129.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1100 3.2e-05 2048 340 1260 463872 127.538 55.9841 2473.91 1675.58 4333.21 4333.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1060 0.000128 4096 400 5025 105600 38.3839 28.341 2522.19 838.094 3427.12 3427.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1560 0.000256 2048 500 1185 63552 5.85731 7.04042 302.5 209.642 525.116 525.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 440 6.4e-05 2048 150 1065 92160 107.007 28.2952 447.482 850.017 1433 1433.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 970 0.000256 512 150 270 66560 2.80682 1.70851 17.9118 91.3765 113.932 114.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1560 0.001024 2048 320 375 17200 1.66634 15.9007 52.5297 70.1484 70.2057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1680 0.000128 512 310 255 138880 6.18365 3.41827 42.0271 105.016 156.801 156.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1520 3.2e-05 1024 120 2220 597120 42.298 26.9507 1616.52 838.943 2524.85 2524.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.001024 2048 160 240 17680 1.4928 7.92166 101.548 111.007 111.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1910 0.000512 2048 80 315 38240 3.48979 21.2712 104.933 129.737 129.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 3.2e-05 2048 340 1260 463360 127.722 56.2135 1478.19 1676.88 3339.2 3339.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1060 0.000128 4096 400 5025 105600 38.6006 28.3936 2540.39 840.014 3447.5 3447.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1560 0.000256 2048 500 1185 63520 5.85523 7.05581 161.479 209.826 384.29 384.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 440 6.4e-05 2048 150 1065 92160 95.7144 28.3532 468.666 838.576 1431.51 1431.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 970 0.000256 512 150 270 66560 2.82406 1.71408 11.0654 91.4257 107.157 107.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1560 0.001024 2048 320 375 17184 1.66618 16.066 52.5091 70.2933 70.3523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1680 0.000128 512 310 255 138240 6.1641 3.41546 21.2832 104.847 135.867 135.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1520 3.2e-05 1024 120 2220 597120 42.1931 26.9268 1607.44 838.707 2515.4 2515.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.001024 2048 160 240 17664 1.49747 7.88669 101.526 110.952 110.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1910 0.000512 2048 80 315 38208 3.4775 21.1661 104.868 129.553 129.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 3.2e-05 2048 340 1260 462336 127.446 56.0736 1464.21 1674.2 3322.13 3322.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1060 0.000128 4096 400 5025 105600 38.4212 28.3533 2540.86 838.386 3446.12 3446.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1560 0.000256 2048 500 1185 63456 5.8368 7.03501 160.548 209.772 383.263 383.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 440 6.4e-05 2048 150 1065 92160 95.1965 28.3177 250.522 840.71 1214.93 1215.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 970 0.000256 512 150 270 66432 2.81402 1.70931 10.7187 91.2097 106.578 106.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1560 0.001024 2048 320 375 17192 1.66912 16.1364 52.5452 70.402 70.4614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1680 0.000128 512 310 255 138880 6.15824 3.41459 22.16 104.83 136.722 136.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1520 3.2e-05 1024 120 2220 596736 42.3613 26.9435 1645.05 838.19 2552.7 2552.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.001024 2048 160 240 17640 1.49504 8.14886 101.476 111.162 111.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1910 0.000512 2048 80 315 38192 3.47824 21.7945 104.819 130.135 130.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 3.2e-05 2048 340 1260 462336 127.693 56.0348 1504.55 1673.88 3362.37 3362.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1060 0.000128 4096 400 5025 105504 38.5451 28.3914 2583.12 838.433 3488.6 3488.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1560 0.000256 2048 500 1185 63504 5.86547 7.05344 165.116 209.789 387.896 387.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 440 6.4e-05 2048 150 1065 91392 103.136 28.4148 255.541 849.82 1237.1 1237.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 970 0.000256 512 150 270 66304 2.82243 1.71197 11.0654 91.1913 106.916 107.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1560 0.001024 2048 320 375 17152 1.66912 17.0512 52.4013 71.1752 71.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1680 0.000128 512 310 255 138240 6.13421 3.40742 22.7067 104.559 136.967 137.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1520 3.2e-05 1024 120 2220 596992 42.1409 26.8777 1628.9 837.535 2535.6 2535.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.001024 2048 160 240 17664 1.5 8.27187 101.513 111.331 111.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1910 0.000512 2048 80 315 38208 3.47747 22.2986 104.78 130.598 130.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 3.2e-05 2048 340 1260 462848 127.512 56.0828 1540.3 1674.95 3399.04 3399.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1060 0.000128 4096 400 5025 105472 38.4144 28.3305 2604.51 837.793 3509.15 3509.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1560 0.000256 2048 500 1185 63360 5.82986 7.07379 167.677 209.301 389.952 390.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 6.4e-05 2048 150 1065 90112 95.4613 28.4303 258.044 835.073 1217.2 1217.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 970 0.000256 512 150 270 66048 2.80912 1.70192 11.3762 90.9615 106.974 107.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1560 0.001024 2048 320 375 17136 1.66502 18.9438 52.3809 73.0432 73.1013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1680 0.000128 512 310 255 138240 6.14342 3.42134 25.7989 104.481 140.007 140.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1520 3.2e-05 1024 120 2220 596736 42.2382 26.9512 1904.01 837.208 2810.54 2810.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.001024 2048 160 240 17640 1.49725 9.36064 101.472 112.373 112.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1910 0.000512 2048 80 315 38160 3.47882 25.8275 104.672 134.022 134.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 3.2e-05 2048 340 1260 463104 127.627 56.114 1740.69 1674.66 3599.28 3599.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1060 0.000128 4096 400 5025 105408 38.4649 28.3894 2976.81 837.588 3881.36 3881.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1560 0.000256 2048 500 1185 63504 5.86019 7.08698 190.208 209.739 412.97 413.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 6.4e-05 2048 150 1065 89856 95.78 28.3544 291.607 834.381 1262.05 1262.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 970 0.000256 512 150 270 66240 2.80608 1.70509 12.9945 90.9557 108.592 108.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1560 0.001024 2048 320 375 17120 1.6648 18.7995 52.4221 72.9394 72.9971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1680 0.000128 512 310 255 138240 6.17779 3.42451 25.141 105.042 139.949 140.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1520 3.2e-05 1024 120 2220 596480 42.1134 26.9208 1856.64 838.539 2764.35 2764.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.001024 2048 160 240 17600 1.49357 9.05843 101.44 112.037 112.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1910 0.000512 2048 80 315 38160 3.47987 25.276 104.821 133.62 133.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 3.2e-05 2048 340 1260 463360 127.212 56.1113 1701.23 1676.98 3561.74 3561.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1060 0.000128 4096 400 5025 105600 38.3746 28.3773 2906.81 838.961 3812.64 3812.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1560 0.000256 2048 500 1185 63360 5.81466 7.03277 185.48 209.499 407.902 407.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 6.4e-05 2048 150 1065 92160 95.4345 28.3218 291.544 838.836 1254.33 1254.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 970 0.000256 512 150 270 65920 2.79667 1.69754 12.6325 92.0762 109.327 109.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1560 0.001024 2048 320 375 17088 1.66298 19.7304 52.3333 73.7812 73.8386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1680 0.000128 512 310 255 136704 6.15318 3.40291 26.7789 104.265 140.763 140.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1520 3.2e-05 1024 120 2220 596736 42.0008 26.8801 1978.16 837.451 2884.63 2884.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.001024 2048 160 240 17568 1.49299 9.83978 101.352 112.726 112.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1910 0.000512 2048 80 315 38112 3.46829 26.97 104.642 135.123 135.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 3.2e-05 2048 340 1260 460800 127.352 56.0251 1804.08 1672.72 3660.38 3660.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1060 0.000128 4096 400 5025 105216 38.2824 28.3399 3077.08 836.938 3980.75 3980.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1560 0.000256 2048 500 1185 63360 5.81619 7.05923 196.65 209.434 419.033 419.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 6.4e-05 2048 150 1065 89088 95.2022 28.1922 301.119 853.4 1278.11 1278.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 970 0.000256 512 150 270 66048 2.79421 1.69971 13.6005 90.6013 108.824 108.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1560 0.001024 2048 320 375 17100 1.6623 20.2609 52.3701 74.3475 74.4043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1680 0.000128 512 310 255 137600 6.1664 3.41606 26.6876 104.305 140.737 140.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1520 3.2e-05 1024 120 2220 596800 42.193 26.9783 1966.68 838.151 2874.14 2874.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.001024 2048 160 240 17600 1.50006 9.83091 101.446 112.821 112.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1910 0.000512 2048 80 315 38100 3.47062 26.677 104.623 134.812 134.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 3.2e-05 2048 340 1260 460800 127.79 56.0874 1786.99 1673.76 3644.82 3644.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1060 0.000128 4096 400 5025 105200 38.6275 28.4119 3056.24 837.326 3960.71 3960.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1560 0.000256 2048 500 1185 63400 5.86646 7.10042 195.63 209.565 418.234 418.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 6.4e-05 2048 150 1065 89600 95.4147 28.274 299.996 832.978 1256.85 1257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 970 0.000256 512 150 270 65600 2.82998 1.70384 13.4046 82.2181 100.282 100.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1560 0.001024 2048 320 375 17136 1.66851 19.9676 52.4916 74.1782 74.2341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1680 0.000128 512 310 255 137984 6.16538 3.41258 26.9298 104.767 141.442 141.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1520 3.2e-05 1024 120 2220 596736 42.0938 26.9176 1977.92 837.459 2884.52 2884.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.001024 2048 160 240 17584 1.49843 9.68659 101.427 112.655 112.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1910 0.000512 2048 80 315 38080 3.47827 26.8718 104.575 134.968 135.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 3.2e-05 2048 340 1260 462336 127.094 56.1202 1810.13 1672.41 3665.95 3666.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1060 0.000128 4096 400 5025 105280 38.3426 28.3613 3088.65 836.856 3992.32 3992.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1560 0.000256 2048 500 1185 63392 5.8305 7.03898 197.326 209.428 419.694 419.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 6.4e-05 2048 150 1065 89600 95.682 28.4835 302.734 836.658 1263.74 1263.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 970 0.000256 512 150 270 66304 2.81664 1.70701 13.5985 91.1968 109.448 109.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1560 0.001024 2048 320 375 17040 1.65853 19.8543 52.3037 73.8693 73.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1680 0.000128 512 310 255 138240 6.15603 3.42019 26.488 104.612 140.834 140.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1520 3.2e-05 1024 120 2220 596160 42.2039 26.9292 1944.2 837.591 2851.06 2851.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.001024 2048 160 240 17520 1.48826 9.60704 101.321 112.459 112.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1910 0.000512 2048 80 315 38160 3.49008 26.5446 104.906 134.986 135.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 3.2e-05 2048 340 1260 460800 127.345 55.9736 1774.93 1669.88 3628.33 3628.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1060 0.000128 4096 400 5025 105120 38.5372 28.3848 3046.85 838.186 3952.06 3952.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1560 0.000256 2048 500 1185 63360 5.8528 7.07328 194.46 209.776 417.232 417.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 6.4e-05 2048 150 1065 88320 95.9309 28.3844 293.974 835.307 1253.78 1253.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 970 0.000256 512 150 270 66240 2.81494 1.70579 13.394 90.8243 108.871 108.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1560 0.001024 2048 320 375 17024 1.6633 18.9178 52.281 72.915 72.9743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1680 0.000128 512 310 255 137216 6.17702 3.40992 25.1783 104.706 139.629 139.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1520 3.2e-05 1024 120 2220 596992 42.0399 26.8829 1866.55 838.454 2774.07 2774.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.001024 2048 160 240 17536 1.49539 9.2201 101.39 112.151 112.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1910 0.000512 2048 80 315 38144 3.47693 25.4689 104.882 133.872 133.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 3.2e-05 2048 340 1260 458752 127.51 55.8735 1691.62 1671.27 3546.47 3546.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1060 0.000128 4096 400 5025 104960 38.2811 28.3279 2916.52 836.343 3819.58 3819.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1560 0.000256 2048 500 1185 63232 5.81606 7.02141 185.294 212.819 411.026 411.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 6.4e-05 2048 150 1065 90112 95.4159 28.4274 286.869 836.016 1246.91 1247.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 970 0.000256 512 150 270 65536 2.82448 1.70707 12.7025 91.9957 109.36 109.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1560 0.001024 2048 320 375 16896 1.65507 20.4512 52.1045 74.2631 74.3219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1680 0.000128 512 310 255 135168 6.10707 3.40227 29.3527 103.364 142.388 142.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1520 3.2e-05 1024 120 2220 595968 42.0705 26.8654 2168.3 837.084 3074.46 3074.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.001024 2048 160 240 17472 1.49491 10.8938 101.388 113.824 113.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1910 0.000512 2048 80 315 38016 3.47907 29.5752 104.704 137.802 137.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 3.2e-05 2048 340 1260 454656 127.544 55.6974 1950.39 1666.4 3800.22 3800.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1060 0.000128 4096 400 5025 105216 38.3312 28.3199 3373.32 837.954 4278.03 4278.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1560 0.000256 2048 500 1185 62976 5.80618 7.01856 214.897 208.794 436.594 436.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 6.4e-05 2048 150 1065 86016 94.8799 27.9959 319.938 825.077 1268.08 1268.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 970 0.000256 512 150 270 64512 2.80182 1.6839 14.7646 89.499 108.879 108.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1560 0.001024 2048 320 375 17000 1.66291 21.7096 52.4142 75.8396 75.8993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1680 0.000128 512 310 255 134400 6.1648 3.40502 29.2859 103.381 142.394 142.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1520 3.2e-05 1024 120 2220 595200 42.1808 26.9312 2168.85 837.811 3075.92 3076.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.001024 2048 160 240 17400 1.4889 10.9892 100.169 112.69 112.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1910 0.000512 2048 80 315 38000 3.46941 29.6612 104.699 137.874 137.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 3.2e-05 2048 340 1260 454400 128.032 55.787 1949.91 1666.76 3800.68 3800.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1060 0.000128 4096 400 5025 104800 38.5571 28.3918 3392.07 838.614 4297.74 4297.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1560 0.000256 2048 500 1185 62800 5.82656 7.03386 214.155 208.923 436.013 436.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 6.4e-05 2048 150 1065 83200 95.6257 28.0125 309.364 825.167 1258.36 1258.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 970 0.000256 512 150 270 64000 2.82474 1.68755 14.6381 89.5391 108.815 108.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1560 0.001024 2048 320 375 16896 1.66371 20.2533 52.2892 74.2573 74.3172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1680 0.000128 512 310 255 135168 6.27901 3.41418 26.84 104.806 141.504 141.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1520 3.2e-05 1024 120 2220 595968 42.01 26.9555 1985.48 838.732 2893.32 2893.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.001024 2048 160 240 17408 1.4921 9.6809 101.396 112.612 112.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1910 0.000512 2048 80 315 37888 3.46595 26.9212 104.559 134.99 135.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 3.2e-05 2048 340 1260 458752 127.567 55.8612 1807.99 1672.45 3664.07 3664.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1060 0.000128 4096 400 5025 104448 38.396 28.3128 3083.74 837.108 3987.67 3987.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1560 0.000256 2048 500 1185 62976 5.82698 7.02822 196.951 209.696 419.577 419.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 6.4e-05 2048 150 1065 90112 95.4046 28.3012 307.482 836.475 1267.86 1268.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 970 0.000256 512 150 270 65536 2.83206 1.70918 13.7914 91.0712 109.529 109.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1560 0.001024 2048 320 380 17184 1.66886 15.15 52.4854 69.3556 69.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1680 0.000128 512 310 260 139264 6.13917 3.40982 38.4801 104.887 153.074 153.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1520 3.2e-05 1024 120 2220 596992 42.0964 26.8861 1515.18 837.887 2422.19 2422.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1280 0.001024 2048 160 240 17696 1.4991 14.8931 101.511 117.945 117.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1910 0.000512 2048 80 320 38240 3.48762 20.2375 104.813 128.583 128.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1100 3.2e-05 2048 340 1260 460800 127.827 56.0056 1417.87 1674.96 3276.85 3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1060 0.000128 4096 400 5020 105600 38.3041 28.326 2374.48 838.407 3279.62 3279.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1560 0.000256 2048 500 1180 63616 5.8537 7.04576 287.135 209.561 509.67 509.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 440 6.4e-05 2048 150 1080 90112 95.6531 28.2931 424.805 837.722 1386.66 1386.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 970 0.000256 512 150 280 66304 2.8087 1.708 17.34 91.3352 113.318 113.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1560 0.001024 2048 320 380 17160 1.66931 16.9574 52.4501 71.1314 71.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1680 0.000128 512 310 260 138880 6.18006 3.42221 44.6399 104.907 159.304 159.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1520 3.2e-05 1024 120 2220 597120 42.245 26.9599 1706.82 838.285 2614.45 2614.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.001024 2048 160 240 17680 1.4977 8.40877 101.495 111.445 111.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1910 0.000512 2048 80 320 38240 3.49418 22.9431 104.855 131.335 131.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 3.2e-05 2048 340 1260 460800 128.096 56.1398 1551.37 1675.23 3411.02 3411.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1060 0.000128 4096 400 5020 105600 38.5279 28.4023 2668.84 837.98 3573.85 3573.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1560 0.000256 2048 500 1180 63600 5.86624 7.11344 169.62 209.614 392.288 392.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 440 6.4e-05 2048 150 1080 89600 95.7988 28.4033 262.346 840.919 1227.65 1227.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 970 0.000256 512 150 280 66240 2.82813 1.71213 11.9819 91.3326 107.978 108.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1560 0.001024 2048 320 380 17136 1.66675 16.089 52.4074 70.2165 70.2784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1680 0.000128 512 310 260 139008 6.12358 3.41802 21.5569 104.743 136.006 136.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1520 3.2e-05 1024 120 2220 596736 42.1527 26.9232 1587.23 837.847 2494.3 2494.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.001024 2048 160 240 17664 1.49936 7.70019 101.472 110.717 110.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1910 0.000512 2048 80 320 38208 3.47984 21.4479 104.787 129.757 129.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 3.2e-05 2048 340 1260 459264 128.024 56.0519 1442.02 1672.48 3298.77 3298.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1060 0.000128 4096 400 5020 105600 38.4064 28.3524 2481.78 837.527 3386.17 3386.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1560 0.000256 2048 500 1180 63552 5.85027 7.03946 157.27 209.54 379.777 379.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 440 6.4e-05 2048 150 1080 89088 102.678 28.3592 241.745 853.65 1226.62 1226.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 970 0.000256 512 150 280 66048 2.81798 1.70662 10.8593 91.1608 106.674 106.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1560 0.001024 2048 320 380 17136 1.66483 16.379 52.439 70.5354 70.5925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1680 0.000128 512 310 260 138880 6.15491 3.42214 22.4041 104.769 136.92 137.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1520 3.2e-05 1024 120 2220 596736 42.2948 26.9471 1612.93 837.678 2519.99 2520.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.001024 2048 160 240 17640 1.49677 8.05389 101.445 111.038 111.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1910 0.000512 2048 80 320 38192 3.48509 22.0032 104.788 130.319 130.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 3.2e-05 2048 340 1260 458752 128.403 56.0184 1465.41 1673.15 3323.19 3323.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1060 0.000128 4096 400 5020 105504 38.5489 28.3872 2517.08 837.982 3422.11 3422.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1560 0.000256 2048 500 1180 63616 5.8617 7.07117 161.014 209.665 383.686 383.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 6.4e-05 2048 150 1080 89600 95.8779 28.3262 249.578 836.706 1210.68 1210.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 970 0.000256 512 150 280 66304 2.82544 1.708 11.241 91.1139 107.018 107.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1560 0.001024 2048 320 380 17152 1.66765 16.5294 52.5475 70.7983 70.8566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1680 0.000128 512 310 260 138240 6.13846 3.40925 22.4235 104.681 136.811 136.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1520 3.2e-05 1024 120 2220 596480 42.123 26.878 1573.16 838.536 2480.83 2480.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.001024 2048 160 240 17664 1.50522 8.00381 101.568 111.122 111.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1910 0.000512 2048 80 320 38208 3.49184 21.9814 104.939 130.456 130.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 3.2e-05 2048 340 1260 460800 127.821 56.0558 1491.53 1677.45 3353.05 3353.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1060 0.000128 4096 400 5020 105472 38.4262 28.3464 2519.96 838.871 3425.71 3425.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1560 0.000256 2048 500 1180 63488 5.83002 7.03187 162.104 209.55 384.587 384.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 6.4e-05 2048 150 1080 88064 95.7238 28.2829 248.167 836.003 1208.37 1208.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 970 0.000256 512 150 280 66048 2.80986 1.7023 11.2778 90.9615 106.878 106.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1560 0.001024 2048 320 380 17136 1.66502 20.3529 52.5111 74.5818 74.6409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1680 0.000128 512 310 260 138240 6.14269 3.42621 27.681 104.575 141.99 142.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1520 3.2e-05 1024 120 2220 596160 42.2083 26.9472 2001.6 837.998 2908.89 2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.001024 2048 160 240 17640 1.50118 9.91446 101.515 112.975 113.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1910 0.000512 2048 80 320 38160 3.48739 27.6372 104.81 135.978 136.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 3.2e-05 2048 340 1260 458496 128.517 56.0865 1815.45 1675.88 3676.13 3676.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1060 0.000128 4096 400 5020 105408 38.444 28.3813 3106.86 839.81 4013.61 4013.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1560 0.000256 2048 500 1180 63504 5.85712 7.16544 197.731 209.775 420.601 420.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 6.4e-05 2048 150 1080 87552 95.943 28.355 301.884 835.094 1261.46 1261.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 970 0.000256 512 150 280 65664 2.81818 1.70394 13.9045 90.7933 109.349 109.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1560 0.001024 2048 320 380 16992 1.66141 14.5044 52.274 68.4933 68.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1680 0.000128 512 310 260 135936 6.13773 3.4063 19.1892 103.766 132.661 132.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1520 3.2e-05 1024 120 2220 595584 42.0356 26.9189 1390.89 837.404 2297.38 2297.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.001024 2048 160 240 17568 1.49306 6.99443 101.473 110.004 110.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1910 0.000512 2048 80 320 38016 3.4721 19.3311 104.532 127.378 127.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 3.2e-05 2048 340 1260 456192 127.917 55.9221 1253.62 1668.57 3106.22 3106.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1060 0.000128 4096 400 5020 105408 38.3805 28.38 2155.52 837.991 3060.38 3060.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1560 0.000256 2048 500 1180 63072 5.81632 7.02554 137.11 212.536 362.561 362.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 6.4e-05 2048 150 1080 82944 95.7359 28.031 199.041 828.463 1151.45 1151.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 970 0.000256 512 150 280 64512 2.8128 1.6937 9.64394 89.4596 103.736 103.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1560 0.001024 2048 320 380 17120 1.66752 20.2604 52.4907 74.4733 74.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1680 0.000128 512 310 260 138240 6.17706 3.41789 26.5126 105.012 141.284 141.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1520 3.2e-05 1024 120 2220 596480 42.0389 26.9193 1921.28 838.38 2828.76 2828.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.001024 2048 160 240 17600 1.49299 9.55578 101.433 112.524 112.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1910 0.000512 2048 80 320 38160 3.47136 26.6226 104.825 134.961 135.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 3.2e-05 2048 340 1260 460800 127.733 56.0286 1761.62 1676.66 3622.25 3622.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1060 0.000128 4096 400 5020 105600 38.3735 28.3612 3013.69 838.802 3919.33 3919.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1560 0.000256 2048 500 1180 63360 5.82051 7.04122 190.537 209.456 412.929 413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 6.4e-05 2048 150 1080 89600 95.6138 28.3034 296.156 838.621 1258.88 1259.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 970 0.000256 512 150 280 65280 2.81094 1.69987 13.2172 90.9294 108.789 108.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1560 0.001024 2048 320 380 16960 1.66707 13.976 52.2922 67.9888 68.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1680 0.000128 512 310 260 135680 6.08064 3.4016 18.5392 103.38 131.561 131.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1520 3.2e-05 1024 120 2220 596480 41.94 26.8952 1345.99 838.688 2253.65 2253.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.001024 2048 160 240 17440 1.48685 6.80566 100.17 108.506 108.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1910 0.000512 2048 80 320 38080 3.47866 18.8115 104.85 127.183 127.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 3.2e-05 2048 340 1260 460800 127.436 55.9862 1227.46 1677.26 3088.34 3088.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1060 0.000128 4096 400 5020 104960 38.17 28.3161 2084.79 835.903 2987.28 2987.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1560 0.000256 2048 500 1180 63040 5.79923 7.02019 132.657 209.294 354.842 354.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 6.4e-05 2048 150 1080 87040 95.8496 28.3675 202.704 839.223 1166.33 1166.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 970 0.000256 512 150 280 64000 2.8055 1.68176 9.26106 90.5342 104.409 104.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1560 0.001024 2048 320 380 17088 1.66678 18.6327 52.4599 72.8112 72.8701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1680 0.000128 512 310 260 138240 6.09085 3.40803 24.9552 104.363 138.979 139.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1520 3.2e-05 1024 120 2220 595968 42.033 26.8861 1804.02 838.255 2711.33 2711.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.001024 2048 160 240 17568 1.4936 8.96166 101.409 111.906 111.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1910 0.000512 2048 80 320 38112 3.47158 24.9508 104.769 133.233 133.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 3.2e-05 2048 340 1260 457728 128.167 55.9626 1638.41 1674.36 3497.11 3497.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1060 0.000128 4096 400 5020 105216 38.3035 28.3275 2828.41 837.732 3732.89 3732.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1560 0.000256 2048 500 1180 63360 5.81648 7.03645 179.08 209.636 401.643 401.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 6.4e-05 2048 150 1080 86016 95.5378 28.2563 267.069 836.414 1227.46 1227.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 970 0.000256 512 150 280 65280 2.81594 1.69862 12.4229 90.536 107.602 107.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1560 0.001024 2048 320 380 16896 1.66083 13.2149 52.1505 67.0782 67.1374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1680 0.000128 512 310 260 135168 6.1152 3.39968 17.736 103.304 130.718 130.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1520 3.2e-05 1024 120 2220 594432 42.079 26.8616 1287.92 836.563 2193.57 2193.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.001024 2048 160 240 17472 1.49885 6.5671 101.347 109.455 109.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1910 0.000512 2048 80 320 38016 3.48109 18.0099 104.665 126.199 126.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 3.2e-05 2048 340 1260 454656 127.537 55.6345 1163.2 1664.75 3011.32 3011.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1060 0.000128 4096 400 5020 105216 38.324 28.3402 2007.13 837.342 2911.24 2911.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1560 0.000256 2048 500 1180 62976 5.79264 7.00611 126.984 208.662 348.521 348.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 6.4e-05 2048 150 1080 79872 95.9601 28.0822 177.765 824.666 1126.67 1126.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 970 0.000256 512 150 280 64512 2.79661 1.6857 9.01504 88.9307 102.558 102.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1560 0.001024 2048 320 380 17100 1.66506 19.1634 52.5053 73.3855 73.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1680 0.000128 512 310 260 137600 6.16243 3.42221 25.9935 104.407 140.145 140.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1520 3.2e-05 1024 120 2220 596800 42.1919 26.964 1888.07 838.817 2796.18 2796.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.001024 2048 160 240 17600 1.49437 9.33914 101.499 112.375 112.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1910 0.000512 2048 80 320 38100 3.4703 26.0982 104.751 134.363 134.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 3.2e-05 2048 340 1260 457600 128.708 56.1171 1709.45 1675.37 3569.84 3570
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1060 0.000128 4096 400 5020 105200 38.6204 28.4085 2932.76 838.25 3838.14 3838.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1560 0.000256 2048 500 1180 63400 5.85728 7.04717 186.383 209.777 409.137 409.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 6.4e-05 2048 150 1080 86400 95.9768 28.2403 281.595 837.145 1243.15 1243.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 970 0.000256 512 150 280 65600 2.82675 1.70394 13.1738 90.5565 108.387 108.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1560 0.001024 2048 320 380 17000 1.6664 13.6861 52.4539 67.859 67.9159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1680 0.000128 512 310 260 134400 6.1727 3.4024 18.1656 103.304 131.208 131.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1520 3.2e-05 1024 120 2220 595200 42.1974 26.939 1329.44 837.149 2235.86 2235.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.001024 2048 160 240 17400 1.48525 6.70106 100.122 108.353 108.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1910 0.000512 2048 80 320 38000 3.47341 18.4504 104.645 126.611 126.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 3.2e-05 2048 340 1260 454400 128.045 56.0006 1197.34 1665.45 3047.04 3047.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1060 0.000128 4096 400 5020 104800 38.5586 28.3976 2051.55 837.878 2956.5 2956.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1560 0.000256 2048 500 1180 62800 5.82192 7.0247 130.599 208.769 352.288 352.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 6.4e-05 2048 150 1080 83200 95.603 27.9921 190.824 824.621 1139.22 1139.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 970 0.000256 512 150 280 64000 2.82115 1.6896 9.16522 88.9098 102.712 102.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1560 0.001024 2048 320 380 17024 1.66131 23.6774 52.3244 77.7176 77.7759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1680 0.000128 512 310 260 137984 6.17229 3.41155 33.544 104.877 148.169 148.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1520 3.2e-05 1024 120 2220 596736 42.0668 26.9269 2393.9 838.354 3301.4 3301.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.001024 2048 160 240 17584 1.49907 12.0059 101.478 115.029 115.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1910 0.000512 2048 80 320 38080 3.47546 33.2235 104.713 141.455 141.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 3.2e-05 2048 340 1260 458752 127.947 55.9985 2176.93 1674.17 4035.25 4035.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1060 0.000128 4096 400 5020 105280 38.3314 28.3662 3717.22 837.702 4621.74 4621.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1560 0.000256 2048 500 1180 63392 5.82451 7.1103 237.039 209.653 459.699 459.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 6.4e-05 2048 150 1080 89600 95.6695 28.3277 370.32 837.334 1331.84 1332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 970 0.000256 512 150 280 66304 2.81971 1.70768 17.0056 91.1482 112.808 112.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1560 0.001024 2048 320 380 16800 1.65523 15.3132 51.9885 69.0108 69.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1680 0.000128 512 310 260 136192 6.10477 3.39917 21.9705 103.674 135.31 135.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1520 3.2e-05 1024 120 2220 594944 42.0554 26.8677 1563.9 836.708 2469.67 2469.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.001024 2048 160 240 17472 1.49709 7.91638 101.441 110.899 110.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1910 0.000512 2048 80 320 37856 3.46829 21.6732 104.337 129.522 129.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 3.2e-05 2048 340 1260 458752 127.751 55.9825 1426.94 1673.3 3284.17 3284.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1060 0.000128 4096 400 5020 104832 38.3437 28.3297 2443.09 837.615 3347.49 3347.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1560 0.000256 2048 500 1180 62720 5.78714 6.99648 154.253 208.608 375.719 375.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 6.4e-05 2048 150 1080 86016 95.2445 27.9845 233.366 827.498 1184.28 1184.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 970 0.000256 512 150 280 64512 2.80893 1.69213 11.0864 89.3883 105.108 105.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1560 0.001024 2048 320 380 17040 1.66253 23.0965 52.3999 77.2131 77.2717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1680 0.000128 512 310 260 138240 6.14541 3.41632 32.1898 104.632 146.545 146.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1520 3.2e-05 1024 120 2220 596160 42.1745 26.9366 2295.68 837.763 3202.7 3202.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.001024 2048 160 240 17520 1.49414 11.6731 101.332 114.543 114.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1910 0.000512 2048 80 320 38160 3.49286 31.8271 104.96 140.323 140.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 3.2e-05 2048 340 1260 456960 128.015 56.107 2079.36 1670.23 3933.91 3934.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1060 0.000128 4096 400 5020 105120 38.5099 28.3763 3576.55 838.363 4481.9 4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1560 0.000256 2048 500 1180 63360 5.85728 7.05328 227.476 209.827 450.287 450.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 6.4e-05 2048 150 1080 88320 95.8908 28.3136 350.338 835.375 1310.1 1310.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 970 0.000256 512 150 280 65280 2.83952 1.70586 16.0137 90.8331 111.517 111.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1560 0.001024 2048 320 380 16800 1.65914 15.7645 52.07 69.5449 69.6002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1680 0.000128 512 310 260 134400 6.16061 3.40122 21.5169 103.421 134.664 134.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1520 3.2e-05 1024 120 2220 595200 42.0515 26.9089 1549.36 837.839 2456.3 2456.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.001024 2048 160 240 17280 1.4807 7.61581 99.9584 109.096 109.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1910 0.000512 2048 80 320 37920 3.46765 21.7006 104.63 129.842 129.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 3.2e-05 2048 340 1260 453120 128.83 55.958 1394.56 1670.9 3250.45 3250.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1060 0.000128 4096 400 5020 104640 38.2952 28.3508 2408.04 836.226 3311.01 3311.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1560 0.000256 2048 500 1180 62880 5.82861 7.03728 153.434 209.483 375.856 375.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 6.4e-05 2048 150 1080 84480 95.3041 27.9429 227.043 825.65 1176.13 1176.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 970 0.000256 512 150 280 63360 2.83347 1.68845 10.5654 88.8829 104.093 104.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1560 0.001024 2048 320 380 17024 1.66707 22.755 52.3637 76.8385 76.8956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1680 0.000128 512 310 260 137216 6.17926 3.40957 30.9607 104.705 145.413 145.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1520 3.2e-05 1024 120 2220 595968 41.9874 26.88 2214.9 838.448 3122.36 3122.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.001024 2048 160 240 17536 1.49094 11.4922 101.387 114.416 114.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1910 0.000512 2048 80 320 38144 3.48918 30.7466 104.916 139.194 139.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 3.2e-05 2048 340 1260 458752 127.454 56.0692 2023.59 1671.26 3878.58 3878.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1060 0.000128 4096 400 5020 104960 38.2644 28.3191 3479.57 837.176 4383.44 4383.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1560 0.000256 2048 500 1180 63232 5.82189 7.08035 220.394 209.34 442.711 442.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 6.4e-05 2048 150 1080 86016 95.7819 28.3103 332.082 835.912 1292.28 1292.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 970 0.000256 512 150 280 65536 2.83162 1.70643 15.7112 90.9491 111.331 111.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1560 0.001024 2048 320 380 16896 1.66912 15.5206 52.3177 69.5606 69.6215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1680 0.000128 512 310 260 135168 6.28918 3.40886 20.6619 104.7 135.222 135.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1520 3.2e-05 1024 120 2220 595968 41.9799 26.8882 1494.8 837.883 2401.69 2401.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.001024 2048 160 240 17408 1.49133 7.81117 101.345 110.691 110.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1910 0.000512 2048 80 320 37888 3.47101 20.9905 104.479 128.983 129.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 3.2e-05 2048 340 1260 458752 127.526 55.9862 1362.87 1670.15 3216.74 3216.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1060 0.000128 4096 400 5020 104448 38.396 28.3293 2324.43 836.173 3227.43 3227.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1560 0.000256 2048 500 1180 62976 5.82061 7.03283 148.19 209.489 370.606 370.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 6.4e-05 2048 150 1080 81920 96.731 28.2517 212.474 838.758 1176.4 1176.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 970 0.000256 512 150 280 65536 2.8296 1.7073 10.6406 91.6121 106.917 107.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1560 0.001024 2048 320 380 16896 1.66451 19.9434 52.2015 73.8612 73.9207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1680 0.000128 512 310 260 135168 6.11936 3.39763 26.6272 103.399 139.701 139.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1520 3.2e-05 1024 120 2220 594432 42.0916 26.8636 1939.04 837.784 2846.24 2846.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.001024 2048 160 240 17472 1.49866 10.0604 101.4 113.004 113.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1910 0.000512 2048 80 320 38016 3.48259 26.7875 104.767 135.079 135.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 3.2e-05 2048 340 1260 454656 127.629 55.6763 1763.43 1666.95 3613.9 3614.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1060 0.000128 4096 400 5020 105216 38.3344 28.3373 3056.23 838.418 3961.42 3961.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1560 0.000256 2048 500 1180 62976 5.79174 7.00448 191.664 208.864 413.399 413.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 6.4e-05 2048 150 1080 79872 95.9815 28.0172 269.678 825.272 1219.14 1219.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 970 0.000256 512 150 280 64512 2.80176 1.68346 13.66 89.4949 107.766 107.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1560 0.001024 2048 320 380 16512 1.65088 13.9407 51.6761 67.3223 67.3808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1680 0.000128 512 310 260 135168 6.12403 3.39763 18.9405 103.505 132.124 132.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1520 3.2e-05 1024 120 2220 592896 42.078 26.8695 1361.66 837.414 2268.16 2268.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.001024 2048 160 240 17280 1.49504 6.48397 101.395 109.417 109.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1910 0.000512 2048 80 320 37632 3.45578 19.2164 104.234 126.951 127.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 3.2e-05 2048 340 1260 442368 128.326 55.0955 1201.58 1649.99 3035.19 3035.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1060 0.000128 4096 400 5020 104448 38.2855 28.3075 2108.95 835.795 3011.44 3011.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1560 0.000256 2048 500 1180 62976 5.81571 7.0697 135.509 209.329 357.796 357.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 6.4e-05 2048 150 1080 73728 97.4115 28.1211 175.753 841.978 1143.45 1143.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 970 0.000256 512 150 280 64512 2.81034 1.69098 9.72458 89.1513 103.501 103.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1560 0.001024 2048 320 380 17000 1.66502 20.5967 52.4528 74.7646 74.8245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1680 0.000128 512 310 260 134400 6.16912 3.40582 27.6079 103.305 140.654 140.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1520 3.2e-05 1024 120 2220 595200 42.1949 26.9331 2020.33 837.075 2926.67 2926.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.001024 2048 160 240 17400 1.4824 10.0127 100.125 111.663 111.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1910 0.000512 2048 80 320 38000 3.47462 28.1635 104.649 136.33 136.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 3.2e-05 2048 340 1260 454400 128.095 55.8457 1813.87 1665.44 3663.44 3663.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1060 0.000128 4096 400 5020 104800 38.5617 28.392 3124.94 838.743 4030.75 4030.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1560 0.000256 2048 500 1180 62800 5.82509 7.108 197.871 208.766 419.642 419.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 6.4e-05 2048 150 1080 83200 95.6095 27.9825 290.434 829.022 1243.24 1243.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 970 0.000256 512 150 280 64000 2.82611 1.6896 13.9698 90.5067 109.125 109.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1560 0.001024 2048 320 380 16800 1.66554 15.0589 52.5041 69.28 69.3377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1680 0.000128 512 310 260 134400 6.16099 3.78394 19.9142 103.728 134.113 134.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1520 3.2e-05 1024 120 2220 595200 42.039 26.9107 1453.67 838.148 2360.9 2361.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.001024 2048 160 240 17200 1.48685 7.06211 100.169 108.762 108.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1910 0.000512 2048 80 320 37600 3.45466 20.5519 104.208 128.257 128.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 3.2e-05 2048 340 1260 448000 127.107 55.1556 1273.75 1650.47 3106.69 3106.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1060 0.000128 4096 400 5020 104000 38.3734 28.3485 2234.67 835.478 3136.98 3137.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1560 0.000256 2048 500 1180 62400 5.82538 7.0415 139.947 209.504 362.388 362.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 6.4e-05 2048 150 1080 76800 96.7492 27.9745 191.934 828.702 1145.54 1145.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 970 0.000256 512 150 280 64000 2.82592 1.69165 9.96032 89.1107 103.717 103.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1560 0.001024 2048 320 384 17152 1.66678 15.3936 52.5212 69.6376 69.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1680 0.000128 512 310 264 138752 6.1647 3.41258 37.9252 104.993 152.66 152.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1520 3.2e-05 1024 120 2232 596992 42.1271 26.8943 1499.19 838.819 2407.16 2407.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1280 0.001024 2048 160 240 17696 1.4992 14.6062 101.565 117.715 117.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1910 0.000512 2048 80 336 38208 3.49565 21.0348 104.945 129.517 129.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1100 3.2e-05 2048 340 1272 461824 127.721 55.9591 1381.53 1676.71 3242.12 3242.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1060 0.000128 4096 400 5016 105600 38.3277 28.3464 2351.14 838.617 3256.54 3256.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1560 0.000256 2048 500 1176 63552 5.84803 7.04218 280.175 209.783 502.922 503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 440 6.4e-05 2048 150 1080 87040 96.3282 28.352 404.81 841.934 1371.62 1371.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 970 0.000256 512 150 264 65280 2.84438 1.70659 15.9994 91.4267 112.107 112.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1560 0.001024 2048 320 384 17160 1.67091 16.1795 52.5644 70.4682 70.5263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1680 0.000128 512 310 264 138880 6.16797 3.42019 21.7474 105.002 136.498 136.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1520 3.2e-05 1024 120 2232 596800 42.2508 26.9471 1586.82 838.844 2494.99 2495.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.001024 2048 160 240 17680 1.4953 7.70272 101.544 110.787 110.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1910 0.000512 2048 80 336 38200 3.48995 22.4484 104.946 130.927 130.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 3.2e-05 2048 340 1272 462080 127.965 56.2023 1452.69 1677.32 3314.37 3314.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1060 0.000128 4096 400 5016 105600 38.57 28.3838 2473.9 838.791 3379.76 3379.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1560 0.000256 2048 500 1176 63520 5.8607 7.0761 157.3 209.806 380.118 380.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 440 6.4e-05 2048 150 1080 87040 96.2231 28.3791 238.772 838.665 1202.23 1202.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 970 0.000256 512 150 264 65280 2.84861 1.7136 10.5353 91.4788 106.705 106.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1560 0.001024 2048 320 384 17136 1.66531 16.0113 52.527 70.2602 70.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1680 0.000128 512 310 264 138240 6.1608 3.41261 21.5593 104.846 136.142 136.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1520 3.2e-05 1024 120 2232 596736 42.1475 27.1828 1567.67 838.703 2475.83 2475.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.001024 2048 160 240 17664 1.49366 7.80112 101.527 110.864 110.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1910 0.000512 2048 80 336 38160 3.47955 22.3734 104.869 130.764 130.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 3.2e-05 2048 340 1272 460800 127.697 56.1458 1430.26 1674.18 3288.48 3288.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1060 0.000128 4096 400 5016 105408 38.3694 28.3628 2435.11 838.39 3340.34 3340.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1560 0.000256 2048 500 1176 63456 5.84816 7.04906 154.725 209.765 377.46 377.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 440 6.4e-05 2048 150 1080 86016 96.238 28.4116 232.375 837.41 1194.63 1194.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 970 0.000256 512 150 264 65280 2.83686 1.70758 10.2241 91.1427 106.038 106.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1560 0.001024 2048 320 384 17088 1.66915 10.8559 52.478 65.0542 65.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1680 0.000128 512 310 264 136704 6.16131 3.40374 39.3162 104.26 153.301 153.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1520 3.2e-05 1024 120 2232 595968 42.0898 26.8839 1010.41 837.418 1916.94 1917.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.001024 2048 160 240 17568 1.47661 5.05437 101.349 107.922 107.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1910 0.000512 2048 80 336 38112 3.49427 14.4978 104.774 122.809 122.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 3.2e-05 2048 340 1272 460800 127.338 56.0028 921.503 1672.68 2777.71 2777.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1060 0.000128 4096 400 5016 105216 38.2981 28.33 1564.61 836.809 2468.15 2468.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1560 0.000256 2048 500 1176 63360 5.8247 7.04618 99.8343 209.427 322.202 322.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 440 6.4e-05 2048 150 1080 82944 96.2604 28.1479 144.219 832.574 1101.39 1101.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 970 0.000256 512 150 264 64512 2.83443 1.6975 7.088 91.097 102.842 102.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1560 0.001024 2048 320 384 17136 1.6664 18.4119 52.4958 72.6265 72.6845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1680 0.000128 512 310 264 137984 6.18976 3.41414 25.2279 104.746 139.741 139.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1520 3.2e-05 1024 120 2232 596288 42.2039 26.9517 1801.56 837.497 2708.35 2708.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.001024 2048 160 240 17640 1.49594 9.05651 101.429 112.027 112.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1910 0.000512 2048 80 336 38192 3.49024 25.9171 104.87 134.32 134.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 3.2e-05 2048 340 1272 460544 127.796 56.021 1650.72 1672.97 3507.71 3507.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1060 0.000128 4096 400 5016 105504 38.4408 28.3812 2822.22 837.868 3727.03 3727.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1560 0.000256 2048 500 1176 63504 5.85523 7.07046 179.662 209.612 402.273 402.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 6.4e-05 2048 150 1080 86016 104.296 28.382 270.715 836.5 1240.08 1240.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 970 0.000256 512 150 264 64960 2.85082 1.70659 11.9658 91.2172 107.866 107.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1560 0.001024 2048 320 384 17024 1.66157 12.0163 52.3999 66.1297 66.1877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1680 0.000128 512 310 264 137984 6.16941 3.41606 16.3683 104.893 131.006 131.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1520 3.2e-05 1024 120 2232 595840 42.0721 26.923 1143.6 838.504 2051.23 2051.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.001024 2048 160 240 17584 1.49709 5.91558 101.486 108.942 108.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1910 0.000512 2048 80 336 38080 3.47923 16.5318 104.83 124.883 124.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 3.2e-05 2048 340 1272 458752 127.938 56.0602 1049.4 1674.4 2907.99 2908.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1060 0.000128 4096 400 5016 105280 38.3526 28.3737 1773.96 838.75 2679.54 2679.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1560 0.000256 2048 500 1176 63392 5.82934 7.03693 113.834 209.674 336.446 336.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 440 6.4e-05 2048 150 1080 86016 96.1873 28.3317 171.91 837.517 1134.13 1134.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 970 0.000256 512 150 264 64512 2.85862 1.70701 7.65728 90.7068 103.054 103.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1560 0.001024 2048 320 384 17088 1.66093 17.705 52.4322 71.8533 71.9094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1680 0.000128 512 310 264 138240 6.13926 3.41069 24.4973 104.662 138.874 139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1520 3.2e-05 1024 120 2232 596480 42.0553 26.88 1682.02 838.362 2589.45 2589.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.001024 2048 160 240 17664 1.49894 8.75286 101.563 111.858 111.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1910 0.000512 2048 80 336 38144 3.48365 25.0321 104.848 133.405 133.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 3.2e-05 2048 340 1272 460800 127.659 56.0227 1607.28 1676.61 3467.76 3467.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1060 0.000128 4096 400 5016 105472 38.3513 28.3443 2691.86 839.564 3598.22 3598.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1560 0.000256 2048 500 1176 63360 5.82826 7.03091 173.928 209.499 396.358 396.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 6.4e-05 2048 150 1080 86016 95.8086 28.2583 262.176 835.829 1222.27 1222.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 970 0.000256 512 150 264 65024 2.83062 1.70506 11.559 90.9033 107.125 107.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1560 0.001024 2048 320 384 17024 1.66093 12.2269 52.3866 66.3245 66.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1680 0.000128 512 310 264 137216 6.18419 3.41334 16.4952 104.623 130.875 131.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1520 3.2e-05 1024 120 2232 595968 42.0237 26.8848 1097.91 837.756 2004.7 2004.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.001024 2048 160 240 17536 1.49107 5.9943 101.347 108.875 108.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1910 0.000512 2048 80 336 38016 3.47962 16.7632 104.589 124.875 124.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 3.2e-05 2048 340 1272 458752 127.412 55.8925 1061.13 1669.87 2914.51 2914.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1060 0.000128 4096 400 5016 104960 38.2845 28.3062 1745.19 835.534 2647.42 2647.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1560 0.000256 2048 500 1176 63232 5.8145 7.03078 115.308 209.153 337.378 337.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 440 6.4e-05 2048 150 1080 86016 95.793 28.2812 175.375 835.45 1135.09 1135.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 970 0.000256 512 150 264 64512 2.85482 1.70528 7.81149 90.9124 103.411 103.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1560 0.001024 2048 320 384 17064 1.66419 19.5869 52.3558 73.6623 73.7198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1680 0.000128 512 310 264 138240 6.14778 3.42221 26.5857 104.518 140.835 140.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1520 3.2e-05 1024 120 2232 596160 42.1879 26.9405 1919.89 837.557 2826.72 2826.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.001024 2048 160 240 17640 1.49709 9.53139 101.488 112.56 112.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1910 0.000512 2048 80 336 38160 3.49389 27.9429 104.853 136.335 136.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 3.2e-05 2048 340 1272 460800 127.944 56.1603 1756.07 1674.99 3615.37 3615.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1060 0.000128 4096 400 5016 105408 38.4375 28.3833 2990.86 838.933 3896.73 3896.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1560 0.000256 2048 500 1176 63504 5.85318 7.07174 189.514 209.666 412.183 412.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 6.4e-05 2048 150 1080 85248 96.236 28.4814 283.545 839.849 1248.3 1248.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 970 0.000256 512 150 264 65088 2.83398 1.70598 12.6208 90.8821 108.173 108.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1560 0.001024 2048 320 384 16992 1.6632 14.129 52.3382 68.1841 68.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1680 0.000128 512 310 264 135936 6.1359 3.41232 18.486 103.758 131.958 132.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1520 3.2e-05 1024 120 2232 595584 42.0442 26.9161 1343.12 837.333 2249.54 2249.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.001024 2048 160 240 17568 1.49312 6.5447 101.47 109.55 109.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1910 0.000512 2048 80 336 38016 3.47603 19.5789 104.618 127.717 127.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 3.2e-05 2048 340 1272 456192 127.882 55.9403 1214.6 1668.37 3066.99 3067.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1060 0.000128 4096 400 5016 105408 38.3937 28.3751 2088.05 837.906 2992.84 2992.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1560 0.000256 2048 500 1176 63072 5.81264 7.02717 132.043 209.005 353.964 354.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 6.4e-05 2048 150 1080 82944 95.7458 27.9857 193.288 831.73 1148.93 1149.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 970 0.000256 512 150 264 64512 2.81702 1.69181 8.9264 89.4984 103.059 103.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1560 0.001024 2048 320 384 17120 1.67322 19.1126 52.5229 73.3594 73.4128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1680 0.000128 512 310 264 138240 6.17523 3.41606 25.152 104.944 139.847 139.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1520 3.2e-05 1024 120 2232 596480 42.066 26.9202 1823.3 837.8 2730.22 2730.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.001024 2048 160 240 17600 1.49306 9.00301 101.394 111.935 111.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1910 0.000512 2048 80 336 38160 3.49184 26.4386 104.86 134.833 134.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 3.2e-05 2048 340 1272 460800 127.691 56.0772 1670.03 1675.65 3529.64 3529.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1060 0.000128 4096 400 5016 105600 38.3698 28.375 2853.67 838.232 3758.76 3758.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1560 0.000256 2048 500 1176 63360 5.83066 7.03283 179.815 209.31 402.061 402.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 6.4e-05 2048 150 1080 87040 96.0011 28.416 273.815 838.111 1236.53 1236.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 970 0.000256 512 150 264 64640 2.82589 1.69859 11.8433 90.8611 107.356 107.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1560 0.001024 2048 320 384 16960 1.66154 13.7116 52.3508 67.7761 67.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1680 0.000128 512 310 264 135680 6.07949 3.39555 17.9672 103.369 130.975 131.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1520 3.2e-05 1024 120 2232 596480 41.9395 26.8846 1304.96 838.609 2212.53 2212.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.001024 2048 160 240 17440 1.49363 6.60102 100.172 108.311 108.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1910 0.000512 2048 80 336 38080 3.48998 19.0715 104.949 127.554 127.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 3.2e-05 2048 340 1272 460800 127.446 55.9941 1193.31 1677.06 3054.01 3054.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1060 0.000128 4096 400 5016 104960 38.1642 28.3359 2015.84 835.86 2918.31 2918.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1560 0.000256 2048 500 1176 63040 5.81018 7.02259 128.484 209.275 350.664 350.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 6.4e-05 2048 150 1080 87040 95.8246 28.3054 197.741 841.707 1163.76 1163.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 970 0.000256 512 150 264 64000 2.80515 1.68582 8.57088 90.5278 103.718 103.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1560 0.001024 2048 320 384 17088 1.66573 23.1473 52.9923 77.8591 77.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1680 0.000128 512 310 264 136704 6.15027 3.40579 32.3002 105.284 147.3 147.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1520 3.2e-05 1024 120 2232 595968 41.9733 26.8876 2335.91 845.665 3250.58 3250.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.001024 2048 160 240 17568 1.49421 11.5473 101.839 114.922 114.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1910 0.000512 2048 80 336 38112 3.4775 33.5995 105.794 142.913 142.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 3.2e-05 2048 340 1272 460800 127.32 55.9382 2131.59 1689.12 4004.18 4004.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1060 0.000128 4096 400 5016 105216 38.2864 28.3465 3597.17 845.06 4508.97 4509.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1560 0.000256 2048 500 1176 63360 5.82045 7.07626 229.577 211.487 454.036 454.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 6.4e-05 2048 150 1080 82944 96.2686 28.1322 335.105 840.623 1300.32 1300.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 970 0.000256 512 150 264 64512 2.83322 1.69779 15.2686 90.9866 110.915 111.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1560 0.001024 2048 320 384 16896 1.66317 14.9586 52.2701 68.9453 69.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1680 0.000128 512 310 264 135168 6.11725 3.39789 20.885 103.398 133.963 134.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1520 3.2e-05 1024 120 2232 594432 42.0448 26.8636 1488.13 837.498 2394.68 2394.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.001024 2048 160 240 17472 1.49299 7.74602 101.399 110.682 110.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1910 0.000512 2048 80 336 38016 3.48189 21.5924 104.872 129.99 130.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 3.2e-05 2048 340 1272 454656 127.498 55.7052 1349.01 1666.4 3198.83 3198.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1060 0.000128 4096 400 5016 105216 38.3337 28.3361 2333.42 838.123 3238.32 3238.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1560 0.000256 2048 500 1176 62976 5.79994 7.00211 146.973 208.857 368.704 368.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 6.4e-05 2048 150 1080 79872 95.9575 28.0407 206.982 825.37 1156.54 1156.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 970 0.000256 512 150 264 62976 2.8375 1.68397 9.8976 89.0003 103.551 103.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1560 0.001024 2048 320 384 17100 1.66618 23.4086 52.5279 77.6553 77.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1680 0.000128 512 310 264 137600 6.16307 3.41606 32.0866 104.33 146.156 146.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1520 3.2e-05 1024 120 2232 596800 42.1866 27.013 2292.67 838.154 3200.16 3200.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.001024 2048 160 240 17600 1.49709 11.641 101.46 114.639 114.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1910 0.000512 2048 80 336 38100 3.47731 33.0341 104.766 141.32 141.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 3.2e-05 2048 340 1272 460800 127.754 56.2381 2095.43 1674.05 3953.67 3953.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1060 0.000128 4096 400 5016 105200 38.612 28.4105 3554.46 837.592 4459.18 4459.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1560 0.000256 2048 500 1176 63400 5.86397 7.06762 226.294 209.61 448.904 448.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 6.4e-05 2048 150 1080 83200 96.6612 28.2354 330.792 832.957 1288.83 1288.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 970 0.000256 512 150 264 64800 2.84301 1.70195 15.2032 90.5225 110.397 110.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1560 0.001024 2048 320 384 17000 1.66774 16.1143 52.5321 70.3651 70.4241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1680 0.000128 512 310 264 134400 6.16714 3.4065 21.3807 103.322 134.441 134.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1520 3.2e-05 1024 120 2232 595200 42.19 26.9353 1549.47 837.216 2455.95 2456.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.001024 2048 160 240 17400 1.49091 7.52563 100.135 109.193 109.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1910 0.000512 2048 80 336 38000 3.4793 22.684 104.77 130.975 131.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 3.2e-05 2048 340 1272 454400 128.021 55.8614 1403.06 1665.92 3253.07 3253.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1060 0.000128 4096 400 5016 104800 38.5448 28.3909 2402.57 838.008 3307.62 3307.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1560 0.000256 2048 500 1176 62800 5.81734 7.02451 152.571 208.8 374.286 374.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 6.4e-05 2048 150 1080 76800 96.8603 27.9368 207.761 824.741 1157.49 1157.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 970 0.000256 512 150 264 64000 2.82467 1.68755 10.295 88.9381 103.871 103.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1560 0.001024 2048 320 384 17024 1.66134 22.2126 52.3575 76.2844 76.3453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1680 0.000128 512 310 264 137984 6.17203 3.41398 31.5124 104.807 146.069 146.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1520 3.2e-05 1024 120 2232 595840 42.0598 26.9251 2233.49 837.768 3140.39 3140.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.001024 2048 160 240 17584 1.50064 11.4735 101.438 114.459 114.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1910 0.000512 2048 80 336 38080 3.47341 32.5398 104.746 140.801 140.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 3.2e-05 2048 340 1272 458752 127.919 55.995 2051.43 1673.4 3908.95 3909.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1060 0.000128 4096 400 5016 105280 38.335 28.3606 3492.69 837.192 4396.69 4396.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1560 0.000256 2048 500 1176 63392 5.82451 7.05741 222.152 209.505 444.613 444.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 6.4e-05 2048 150 1080 86016 96.2308 28.3218 336.254 836.745 1297.75 1297.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 970 0.000256 512 150 264 64512 2.86294 1.70909 14.8221 91.1107 110.638 110.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1560 0.001024 2048 320 384 16800 1.65478 14.8313 52.0868 68.624 68.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1680 0.000128 512 310 264 136192 6.10685 3.39766 20.7783 103.737 134.185 134.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1520 3.2e-05 1024 120 2232 594944 42.053 26.8749 1483.58 837.183 2389.83 2389.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.001024 2048 160 240 17472 1.5057 7.42605 101.476 110.451 110.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1910 0.000512 2048 80 336 37856 3.46726 21.4422 104.496 129.449 129.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 3.2e-05 2048 340 1272 458752 127.777 55.9288 1354.36 1674.22 3212.48 3212.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1060 0.000128 4096 400 5016 104832 38.337 28.3358 2292.91 838.077 3197.77 3197.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1560 0.000256 2048 500 1176 62720 5.78685 7.07146 145.346 208.72 366.999 367.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 6.4e-05 2048 150 1080 78848 96.392 27.9318 203.871 827.994 1156.38 1156.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 970 0.000256 512 150 264 62720 2.85907 1.68854 9.81971 89.3913 103.887 103.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1560 0.001024 2048 320 384 17040 1.66432 21.0792 52.4636 75.2589 75.3179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1680 0.000128 512 310 264 138240 6.14614 3.41811 30.6484 104.636 145.007 145.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1520 3.2e-05 1024 120 2232 595200 42.195 26.9353 2185.03 837.757 3092.05 3092.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.001024 2048 160 240 17520 1.48813 10.782 101.334 113.648 113.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1910 0.000512 2048 80 336 38040 3.47792 31.5487 104.741 139.81 139.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 3.2e-05 2048 340 1272 456960 128.024 55.9374 1978.57 1670.28 3833 3833.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1060 0.000128 4096 400 5016 105120 38.4996 28.3738 3366.78 838.401 4272.16 4272.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1560 0.000256 2048 500 1176 63360 5.86579 7.20896 215.168 209.84 438.156 438.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 6.4e-05 2048 150 1080 84480 96.508 28.3546 320.343 835.401 1280.79 1280.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 970 0.000256 512 150 264 64320 2.85891 1.70538 14.2563 90.8329 109.781 109.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1560 0.001024 2048 320 384 16800 1.65584 14.7165 52.0975 68.5219 68.5801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1680 0.000128 512 310 264 134400 6.14982 3.39968 19.6902 103.348 132.749 132.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1520 3.2e-05 1024 120 2232 595200 42.0641 26.913 1410.36 837.257 2316.73 2316.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.001024 2048 160 240 17280 1.47866 7.0233 99.912 108.457 108.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1910 0.000512 2048 80 336 37920 3.47546 20.4503 104.661 128.628 128.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 3.2e-05 2048 340 1272 453120 128.837 55.9624 1264.46 1669.48 3118.93 3119.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1060 0.000128 4096 400 5016 104640 38.3125 28.3576 2158.64 835.662 3061.07 3061.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1560 0.000256 2048 500 1176 62880 5.82861 7.03546 137.672 209.336 359.945 360.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 6.4e-05 2048 150 1080 76800 96.6499 27.945 188.147 824.841 1137.77 1137.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 970 0.000256 512 150 264 63360 2.83069 1.69242 9.15651 88.9922 102.802 102.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1560 0.001024 2048 320 384 17024 1.66266 20.5271 52.3797 74.6228 74.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1680 0.000128 512 310 264 137216 6.18144 3.40861 29.061 104.605 143.418 143.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1520 3.2e-05 1024 120 2232 595968 42.003 27.0828 2091.46 837.648 2998.34 2998.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.001024 2048 160 240 17536 1.49274 10.4292 101.343 113.309 113.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1910 0.000512 2048 80 336 38016 3.4712 30.2203 104.575 138.311 138.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 3.2e-05 2048 340 1272 458752 127.436 55.9182 1899.19 1670.07 3752.81 3752.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1060 0.000128 4096 400 5016 104960 38.2492 28.3213 3213.62 835.523 4115.83 4115.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1560 0.000256 2048 500 1176 63232 5.82451 7.0225 204.968 209.184 427.072 427.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 6.4e-05 2048 150 1080 86016 95.7657 28.2501 311.097 835.106 1270.41 1270.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 970 0.000256 512 150 264 64512 2.85379 1.70803 13.7426 90.9007 109.331 109.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1560 0.001024 2048 320 384 16896 1.66707 14.4469 52.392 68.5575 68.6162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1680 0.000128 512 310 264 135168 6.2816 3.40986 19.3806 104.716 133.947 134.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1520 3.2e-05 1024 120 2232 595968 41.9737 26.8841 1407.96 838.169 2315.12 2315.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.001024 2048 160 240 17408 1.49094 6.86694 101.348 109.748 109.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1910 0.000512 2048 80 336 37888 3.47136 20.3588 104.609 128.481 128.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 3.2e-05 2048 340 1272 458752 127.491 55.9225 1282.4 1670.4 3136.41 3136.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1060 0.000128 4096 400 5016 104448 38.4019 28.3177 2176.58 854.812 3098.22 3098.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1560 0.000256 2048 500 1176 62976 5.82579 7.07046 138.218 209.518 360.706 360.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 6.4e-05 2048 150 1080 81920 96.7278 28.2719 200.272 835.728 1161.19 1161.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 970 0.000256 512 150 264 63488 2.88144 1.70694 9.33443 90.6239 104.673 104.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1560 0.001024 2048 320 375 17216 1.67158 16.8639 52.5428 71.1324 71.1903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1680 0.000128 512 310 250 138240 6.17776 3.41597 41.4844 104.982 156.223 156.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1520 3.2e-05 1024 120 2225 596992 42.0736 26.8943 1698.63 838.676 2606.41 2606.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1280 0.001024 2048 160 250 17600 1.49914 17.8317 101.506 120.88 120.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1910 0.000512 2048 80 325 38240 3.49405 23.2243 104.951 131.712 131.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1100 3.2e-05 2048 340 1275 460800 127.671 55.9923 1556.02 1676.54 3416.42 3416.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1060 0.000128 4096 400 5025 105600 38.3202 28.3325 2651.2 839.768 3557.73 3557.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1560 0.000256 2048 500 1200 63488 5.84099 7.0464 318.925 209.757 541.641 541.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 440 6.4e-05 2048 150 1075 88064 95.9011 28.3218 451.791 841.637 1417.85 1418.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 970 0.000256 512 150 275 66560 2.80707 1.70835 11.9503 91.3741 107.967 108.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1560 0.001024 2048 320 375 17200 1.66707 15.2947 52.5226 69.5357 69.5945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1680 0.000128 512 310 250 138240 6.19232 3.41834 20.2321 104.99 134.993 135.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1520 3.2e-05 1024 120 2225 597120 42.2168 26.9558 1527.44 838.767 2435.51 2435.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.001024 2048 160 250 17600 1.49869 7.65952 101.53 110.73 110.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1910 0.000512 2048 80 325 38200 3.488 20.8814 104.859 129.275 129.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 3.2e-05 2048 340 1275 460800 128.17 56.0947 1394.26 1676.55 3255.28 3255.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1060 0.000128 4096 400 5025 105600 38.5238 28.3894 2381.6 838.535 3287.16 3287.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1560 0.000256 2048 500 1200 63520 5.85741 7.10496 153.577 209.779 376.395 376.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 440 6.4e-05 2048 150 1075 88320 96.0062 28.3609 231.218 838.563 1194.33 1194.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 970 0.000256 512 150 275 66560 2.8207 1.71392 10.3798 81.9751 97.0158 97.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1560 0.001024 2048 320 375 17120 1.66605 10.068 52.3753 64.1627 64.2224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1680 0.000128 512 310 250 138240 6.17808 3.41811 35.3702 104.948 150.075 150.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1520 3.2e-05 1024 120 2225 596480 42.1341 27.0152 987.186 837.993 1894.47 1894.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1280 0.001024 2048 160 250 17520 1.47568 14.834 101.378 117.732 117.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1910 0.000512 2048 80 325 38160 3.48038 13.8013 104.786 122.111 122.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1100 3.2e-05 2048 340 1275 460800 127.841 56.0821 901.24 1675.45 2760.81 2760.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1060 0.000128 4096 400 5025 105600 38.3667 28.3795 1532.45 838.119 2437.43 2437.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1560 0.000256 2048 500 1200 63360 5.8592 7.10189 278.067 209.31 500.413 500.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 440 6.4e-05 2048 150 1075 87040 96.2475 28.3443 380.481 838.041 1343.31 1343.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 970 0.000256 512 150 275 65920 2.79904 1.69725 7.16762 90.9576 102.748 102.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1560 0.001024 2048 320 375 17184 1.66912 16.3129 52.5143 70.5486 70.6062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1680 0.000128 512 310 250 138240 6.16752 3.41286 21.5791 104.852 136.172 136.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1520 3.2e-05 1024 120 2225 596736 42.1056 26.9172 1624.63 838.738 2532.53 2532.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.001024 2048 160 250 17568 1.49898 8.25344 101.468 111.266 111.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1910 0.000512 2048 80 325 38208 3.48976 22.4004 104.927 130.86 130.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 3.2e-05 2048 340 1275 459264 127.942 55.9882 1477.83 1674.26 3336.22 3336.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1060 0.000128 4096 400 5025 105408 38.3933 28.3617 2535.35 838.405 3440.61 3440.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1560 0.000256 2048 500 1200 63456 5.83354 7.04099 162.976 209.775 385.7 385.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 440 6.4e-05 2048 150 1075 87552 95.9216 28.35 242.425 837.428 1204.31 1204.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 970 0.000256 512 150 275 66432 2.81056 1.71162 11.0991 76.6675 92.4185 92.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1560 0.001024 2048 320 375 17088 1.66707 10.9453 52.3823 65.0444 65.1024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1680 0.000128 512 310 250 136704 6.15872 3.40499 37.3244 104.365 151.417 151.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1520 3.2e-05 1024 120 2225 595968 42.0525 26.8818 1049.73 838.246 1957.05 1957.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.001024 2048 160 250 17472 1.47443 5.36067 101.345 108.221 108.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1910 0.000512 2048 80 325 38112 3.47168 14.506 104.804 122.826 122.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 3.2e-05 2048 340 1275 457728 128.079 55.8961 953.346 1674.29 2811.81 2811.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1060 0.000128 4096 400 5025 105216 38.3509 28.3247 1633.12 837.61 2537.52 2537.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1560 0.000256 2048 500 1200 63360 5.81638 7.0368 105.334 209.64 327.901 327.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 440 6.4e-05 2048 150 1075 86016 95.5397 28.1402 154.746 833.332 1111.95 1112.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 970 0.000256 512 150 275 66048 2.80525 1.69949 7.63149 90.5381 102.802 102.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1560 0.001024 2048 320 375 17192 1.66707 17.3814 52.4956 71.5964 71.6554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1680 0.000128 512 310 250 137984 6.18816 3.41606 23.6669 104.734 138.169 138.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1520 3.2e-05 1024 120 2225 596736 42.2015 26.9474 1730.84 837.441 2637.57 2637.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.001024 2048 160 250 17584 1.49504 9.11974 101.482 112.138 112.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1910 0.000512 2048 80 325 38192 3.48618 24.3077 104.79 132.626 132.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 3.2e-05 2048 340 1275 458752 128.147 56.0249 1584.85 1672.76 3441.98 3442.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1060 0.000128 4096 400 5025 105504 38.4496 28.3894 2711.68 837.783 3616.41 3616.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1560 0.000256 2048 500 1200 63504 5.85002 7.0656 174.223 209.599 396.81 396.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 6.4e-05 2048 150 1075 87808 96.0177 28.4426 264.044 857.252 1245.95 1246.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 970 0.000256 512 150 275 66304 2.81853 1.70714 12.1078 89.1105 105.873 105.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1560 0.001024 2048 320 375 17136 1.6672 11.3652 52.5506 65.6356 65.6939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1680 0.000128 512 310 250 137984 6.16653 3.4104 15.3942 104.895 130.03 130.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1520 3.2e-05 1024 120 2225 596736 42.0859 26.9213 1100.87 838.466 2008.47 2008.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.001024 2048 160 250 17472 1.49094 5.73235 101.382 108.648 108.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1910 0.000512 2048 80 325 38080 3.47955 15.4196 104.755 123.696 123.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 3.2e-05 2048 340 1275 458752 127.923 55.9794 1009.98 1674.39 2868.47 2868.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1060 0.000128 4096 400 5025 105280 38.3555 28.3668 1707.11 837.719 2611.66 2611.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1560 0.000256 2048 500 1200 63392 5.83613 7.0457 111.452 209.679 334.086 334.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 440 6.4e-05 2048 150 1075 86016 96.2349 28.3193 164.833 837.545 1127.12 1127.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 970 0.000256 512 150 275 66304 2.81142 1.70656 7.81126 90.7646 103.224 103.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1560 0.001024 2048 320 375 17152 1.66595 18.0518 52.4172 72.1896 72.2489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1680 0.000128 512 310 250 137216 6.17968 3.41197 24.331 104.592 138.675 138.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1520 3.2e-05 1024 120 2225 596480 42.0332 26.882 1772.13 837.754 2678.94 2679.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.001024 2048 160 250 17536 1.49709 9.25101 101.381 112.174 112.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1910 0.000512 2048 80 325 38208 3.48774 25.3317 104.872 133.733 133.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 3.2e-05 2048 340 1275 460800 127.653 55.9753 1657.48 1675.4 3516.71 3516.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1060 0.000128 4096 400 5025 105472 38.3777 28.3495 2789.37 838.085 3694.3 3694.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1560 0.000256 2048 500 1200 63360 5.8233 7.03168 181.375 209.343 403.65 403.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 6.4e-05 2048 150 1075 86016 95.8203 28.3574 267.798 851.591 1243.76 1243.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 970 0.000256 512 150 275 66048 2.80982 1.70432 12.4522 90.8712 107.965 108.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1560 0.001024 2048 320 375 17024 1.66093 12.3146 52.2922 66.322 66.3777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1680 0.000128 512 310 250 137216 6.18893 3.41043 16.4684 104.727 130.959 131.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1520 3.2e-05 1024 120 2225 595968 42.016 26.8902 1143.18 838.628 2050.85 2050.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.001024 2048 160 250 17408 1.4889 6.18253 100.2 107.916 107.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1910 0.000512 2048 80 325 38144 3.49306 16.6625 104.966 125.167 125.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 3.2e-05 2048 340 1275 458752 127.506 55.8682 1097.27 1671.69 2952.54 2952.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1060 0.000128 4096 400 5025 104960 38.2712 28.3166 1815.62 836.406 2718.73 2718.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1560 0.000256 2048 500 1200 63232 5.82179 7.0359 120.574 209.375 342.881 342.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 6.4e-05 2048 150 1075 86016 95.7862 28.2604 179.344 836.196 1139.77 1139.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 970 0.000256 512 150 275 65536 2.82579 1.70397 8.47066 90.9616 104.086 104.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1560 0.001024 2048 320 375 17136 1.66352 19.6859 52.3958 73.7965 73.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1680 0.000128 512 310 250 137088 6.18838 3.41706 25.5603 104.511 139.834 139.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1520 3.2e-05 1024 120 2225 596160 42.1926 27.0559 1920.31 837.417 2827.1 2827.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.001024 2048 160 250 17568 1.49504 9.74032 101.487 112.765 112.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1910 0.000512 2048 80 325 38160 3.47373 26.8964 104.759 135.173 135.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 3.2e-05 2048 340 1275 458496 128.555 56.1111 1744.71 1674.73 3604.3 3604.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1060 0.000128 4096 400 5025 105408 38.4477 28.3834 2997.25 837.813 3901.99 3902.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1560 0.000256 2048 500 1200 63360 5.85779 7.05712 191.565 209.631 414.183 414.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 6.4e-05 2048 150 1075 87552 95.9367 28.33 287.909 837.659 1250.02 1250.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 970 0.000256 512 150 275 66240 2.80861 1.70394 13.2529 90.9166 108.81 108.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1560 0.001024 2048 320 375 16992 1.6657 14.0845 52.2097 68.0124 68.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1680 0.000128 512 310 250 135936 6.13594 3.41139 18.436 103.796 131.946 132.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1520 3.2e-05 1024 120 2225 595584 42.0596 26.9116 1375.94 837.664 2282.71 2282.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.001024 2048 160 250 17424 1.49386 6.98778 101.294 109.819 109.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1910 0.000512 2048 80 325 38016 3.47136 19.393 104.589 127.498 127.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 3.2e-05 2048 340 1275 456192 127.934 55.9862 1241.38 1669.01 3094.51 3094.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1060 0.000128 4096 400 5025 105408 38.3865 28.377 2140.31 838.25 3045.43 3045.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1560 0.000256 2048 500 1200 63072 5.81984 7.02464 137.097 209.086 359.103 359.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 6.4e-05 2048 150 1075 82944 95.757 28.0129 196.815 831.99 1152.77 1152.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 970 0.000256 512 150 275 65664 2.79664 1.6928 9.5903 81.101 95.304 95.4118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1560 0.001024 2048 320 375 17120 1.66877 18.8826 52.3765 72.9807 73.0393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1680 0.000128 512 310 250 138240 6.18256 3.42054 25.0544 104.94 139.761 139.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1520 3.2e-05 1024 120 2225 596480 42.0667 26.9242 1863.56 837.783 2770.47 2770.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.001024 2048 160 250 17520 1.49094 9.49882 101.38 112.415 112.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1910 0.000512 2048 80 325 38160 3.47523 26.304 104.785 134.607 134.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 3.2e-05 2048 340 1275 460800 127.735 56.0402 1705.81 1675.45 3565.24 3565.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1060 0.000128 4096 400 5025 105600 38.3453 28.3711 2904.39 838.104 3809.33 3809.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1560 0.000256 2048 500 1200 63360 5.83219 7.03194 186.369 209.31 408.618 408.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 6.4e-05 2048 150 1075 87040 96.0061 28.3095 279.066 838.101 1245.72 1245.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 970 0.000256 512 150 275 65920 2.80019 1.69984 12.8825 90.9633 108.474 108.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1560 0.001024 2048 320 375 16960 1.66502 13.4098 52.2035 67.3294 67.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1680 0.000128 512 310 250 135680 6.08429 3.39619 17.5517 103.364 130.561 130.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1520 3.2e-05 1024 120 2225 596480 41.9412 26.881 1310.18 838.602 2217.75 2217.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.001024 2048 160 250 17440 1.49914 6.92746 101.419 109.887 109.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1910 0.000512 2048 80 325 38080 3.47757 18.5385 104.875 126.936 126.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 3.2e-05 2048 340 1275 460800 127.417 56.1412 1198.26 1677.06 3059.08 3059.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1060 0.000128 4096 400 5025 104960 38.1666 28.3141 2022 835.878 2924.47 2924.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1560 0.000256 2048 500 1200 63040 5.80608 7.01882 130.792 209.269 352.961 353.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 6.4e-05 2048 150 1075 87040 95.8437 28.3589 197.676 839.001 1161.07 1161.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 970 0.000256 512 150 275 65280 2.77901 1.68346 9.08016 90.5298 104.201 104.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1560 0.001024 2048 320 375 17088 1.66614 22.4604 52.376 76.5543 76.6116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1680 0.000128 512 310 250 136704 6.15312 3.40352 30.6627 104.352 144.737 144.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1520 3.2e-05 1024 120 2225 595968 42.0036 26.8807 2262.45 838.168 3169.64 3169.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.001024 2048 160 250 17472 1.48669 11.8498 101.337 114.717 114.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1910 0.000512 2048 80 325 38112 3.47802 31.7787 104.789 140.087 140.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 3.2e-05 2048 340 1275 457728 127.989 55.9206 2057.79 1674.23 3916.12 3916.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1060 0.000128 4096 400 5025 105216 38.2938 28.332 3510.15 837.625 4414.51 4414.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1560 0.000256 2048 500 1200 63360 5.81085 7.03283 226.392 209.619 448.928 449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 6.4e-05 2048 150 1075 86016 95.561 28.139 335.494 833.183 1292.57 1292.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 970 0.000256 512 150 275 66048 2.80218 1.69872 15.811 90.5304 110.967 111.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1560 0.001024 2048 320 375 16896 1.65677 14.9696 52.0694 68.7495 68.8049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1680 0.000128 512 310 250 135168 6.11795 3.39891 20.4581 103.299 133.433 133.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1520 3.2e-05 1024 120 2225 594432 42.0615 26.8677 1512.05 836.557 2417.67 2417.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.001024 2048 160 250 17280 1.48144 7.96672 99.9857 109.477 109.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1910 0.000512 2048 80 325 38016 3.48134 21.2867 104.704 129.515 129.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 3.2e-05 2048 340 1275 454656 127.521 55.698 1374.32 1664.75 3222.48 3222.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1060 0.000128 4096 400 5025 105216 38.3324 28.3293 2366.12 837.319 3270.21 3270.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1560 0.000256 2048 500 1200 62976 5.804 7.00614 151.639 208.661 373.186 373.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 6.4e-05 2048 150 1075 79872 95.9798 28.0003 210.15 824.576 1158.89 1159.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 970 0.000256 512 150 275 64512 2.80323 1.6855 10.3994 88.9204 103.933 104.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1560 0.001024 2048 320 375 17100 1.65933 22.7042 52.426 76.8456 76.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1680 0.000128 512 310 250 136000 6.22976 3.41811 30.4757 104.413 144.694 144.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1520 3.2e-05 1024 120 2225 596800 42.185 26.9695 2261.41 838.83 3169.54 3169.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.001024 2048 160 250 17500 1.49325 11.9542 101.424 114.915 114.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1910 0.000512 2048 80 325 38100 3.47824 31.8021 104.778 140.102 140.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 3.2e-05 2048 340 1275 457600 128.633 56.0927 2059.34 1676 3920.26 3920.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1060 0.000128 4096 400 5025 105200 38.6049 28.4046 3528.76 838.256 4434.14 4434.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1560 0.000256 2048 500 1200 63400 5.8592 7.05178 227.377 209.783 450.145 450.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 6.4e-05 2048 150 1075 86400 96.0016 28.241 338.21 833.636 1296.27 1296.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 970 0.000256 512 150 275 65600 2.82746 1.70438 15.8286 90.561 111.05 111.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1560 0.001024 2048 320 375 17000 1.66272 15.5742 52.3784 69.6663 69.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1680 0.000128 512 310 250 134400 6.17114 3.40582 20.544 103.32 133.599 133.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1520 3.2e-05 1024 120 2225 595200 42.1901 26.9373 1509.33 837.171 2415.77 2415.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.001024 2048 160 250 17400 1.4993 7.81472 101.382 110.74 110.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1910 0.000512 2048 80 325 38000 3.47923 21.5207 104.688 129.731 129.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 3.2e-05 2048 340 1275 454400 128.036 55.8121 1370.98 1665.64 3220.67 3220.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1060 0.000128 4096 400 5025 104800 38.5717 28.3963 2364.86 837.978 3269.91 3270.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1560 0.000256 2048 500 1200 62800 5.81942 7.02794 151.174 208.784 372.879 372.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 6.4e-05 2048 150 1075 83200 95.6124 28.0659 218.92 824.68 1167.46 1167.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 970 0.000256 512 150 275 64000 2.8192 1.69152 10.3662 88.9593 103.96 104.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1560 0.001024 2048 320 375 17136 1.66912 21.0289 52.5501 75.3043 75.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1680 0.000128 512 310 250 137984 6.17149 3.41264 30.1688 104.891 144.803 144.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1520 3.2e-05 1024 120 2225 596736 42.0629 26.9273 2202.59 838.435 3110.16 3110.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.001024 2048 160 250 17472 1.49504 11.1805 101.384 114.105 114.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1910 0.000512 2048 80 325 38080 3.48365 30.6381 104.764 138.928 138.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 3.2e-05 2048 340 1275 458752 127.96 56.1169 2005.2 1674.35 3863.83 3863.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1060 0.000128 4096 400 5025 105280 38.3421 28.3648 3406.82 837.798 4311.43 4311.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1560 0.000256 2048 500 1200 63392 5.82534 7.03898 219.89 209.685 442.514 442.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 6.4e-05 2048 150 1075 86016 96.2305 28.369 326.946 837.412 1289.15 1289.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 970 0.000256 512 150 275 66304 2.81635 1.70819 15.4203 92.2129 112.286 112.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1560 0.001024 2048 320 375 17024 1.67526 14.1988 52.4869 68.4162 68.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1680 0.000128 512 310 250 136192 6.1112 3.39504 19.69 103.634 132.994 133.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1520 3.2e-05 1024 120 2225 594944 42.0456 26.8632 1443.93 836.372 2349.35 2349.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.001024 2048 160 250 17248 1.49622 7.41818 99.973 108.931 108.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1910 0.000512 2048 80 325 37856 3.46976 20.3914 104.325 128.229 128.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 3.2e-05 2048 340 1275 458752 127.737 55.9288 1314.73 1673.11 3171.7 3171.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1060 0.000128 4096 400 5025 104832 38.3529 28.3239 2219.8 837.272 3123.85 3123.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1560 0.000256 2048 500 1200 62720 5.7905 7.01558 142.793 208.519 364.192 364.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 6.4e-05 2048 150 1075 78848 96.3682 27.9515 196.525 827.423 1148.46 1148.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 970 0.000256 512 150 275 64512 2.80813 1.69197 9.96966 89.2093 103.808 103.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1560 0.001024 2048 320 375 17040 1.65984 20.3995 52.3189 74.4325 74.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1680 0.000128 512 310 250 136320 6.22422 3.42435 28.805 104.635 143.248 143.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1520 3.2e-05 1024 120 2225 596160 42.1788 26.9329 2134.92 837.74 3041.91 3042.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.001024 2048 160 250 17520 1.50496 10.9035 101.537 113.987 114.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1910 0.000512 2048 80 325 38040 3.4735 29.7247 104.67 137.911 137.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 3.2e-05 2048 340 1275 456960 128.051 55.9538 1932.9 1670.23 3787.34 3787.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1060 0.000128 4096 400 5025 105120 38.5085 28.3812 3289.14 839.462 4195.6 4195.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1560 0.000256 2048 500 1200 63360 5.84704 7.05994 213.155 209.825 435.958 436.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 6.4e-05 2048 150 1075 84480 96.5456 28.3774 310.375 840.301 1275.79 1275.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 970 0.000256 512 150 275 66240 2.81565 1.70701 15.0086 90.8352 110.494 110.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1560 0.001024 2048 320 375 16800 1.65072 14.3204 51.9863 68.0079 68.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1680 0.000128 512 310 250 134400 6.15501 3.40298 19.1353 103.416 132.27 132.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1520 3.2e-05 1024 120 2225 595200 42.0684 26.9145 1414.49 837.77 2321.38 2321.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.001024 2048 160 250 17280 1.48938 7.39299 100.156 109.079 109.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1910 0.000512 2048 80 325 37920 3.46726 19.9883 104.649 128.145 128.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 3.2e-05 2048 340 1275 453120 128.88 55.9217 1273.56 1670.87 3129.43 3129.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1060 0.000128 4096 400 5025 104640 38.3019 28.3668 2186.21 836.164 3089.15 3089.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1560 0.000256 2048 500 1200 62880 5.82272 7.05123 141.15 209.461 363.557 363.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 6.4e-05 2048 150 1075 76800 96.6493 27.9357 187.854 843.124 1155.75 1155.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 970 0.000256 512 150 275 65280 2.78723 1.68998 9.84592 89.0275 103.48 103.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1560 0.001024 2048 320 375 17024 1.66147 20.5713 52.282 74.5681 74.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1680 0.000128 512 310 250 137216 6.17709 3.41197 27.6444 104.714 142.106 142.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1520 3.2e-05 1024 120 2225 595968 42.0105 26.9005 2034.76 838.529 2942.34 2942.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.001024 2048 160 250 17408 1.48787 10.4837 100.198 112.212 112.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1910 0.000512 2048 80 325 38144 3.49082 28.3839 104.962 136.88 136.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 3.2e-05 2048 340 1275 458752 127.424 56.108 1851.47 1671.83 3707.04 3707.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1060 0.000128 4096 400 5025 104960 38.2704 28.3236 3147.55 836.397 4050.65 4050.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1560 0.000256 2048 500 1200 63232 5.81837 7.18138 202.826 209.348 425.245 425.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 6.4e-05 2048 150 1075 86016 95.786 28.2324 301.336 836.095 1261.63 1261.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 970 0.000256 512 150 275 65536 2.83034 1.7047 14.1892 92.0107 110.862 110.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1560 0.001024 2048 320 375 16896 1.66426 14.2898 52.2346 68.2439 68.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1680 0.000128 512 310 250 135168 6.28374 3.41475 19.2548 104.7 133.818 133.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1520 3.2e-05 1024 120 2225 595968 42.0037 26.8967 1437.61 837.911 2344.56 2344.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.001024 2048 160 250 17152 1.47757 7.29498 99.8136 108.632 108.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1910 0.000512 2048 80 325 37888 3.46742 20.1965 104.52 128.229 128.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 3.2e-05 2048 340 1275 458752 127.495 55.8973 1315.44 1670.23 3169.26 3169.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1060 0.000128 4096 400 5025 104448 38.4041 28.3402 2243.06 836.211 3146.12 3146.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1560 0.000256 2048 500 1200 62976 5.8321 7.03178 143.963 209.497 366.399 366.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 6.4e-05 2048 150 1075 81920 96.76 28.3156 204.346 839.013 1168.63 1168.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 970 0.000256 512 150 275 65536 2.83341 1.70803 10.1435 90.5928 105.404 105.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1560 0.001024 2048 320 384 17152 1.66691 15.1764 52.4853 69.3812 69.4415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1680 0.000128 512 310 256 137216 6.21718 3.40915 34.4304 104.928 149.144 149.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1520 3.2e-05 1024 120 2240 596736 42.0746 26.8849 1492.43 838.169 2399.69 2399.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1280 0.001024 2048 160 256 17568 1.49914 14.721 101.506 117.768 117.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1910 0.000512 2048 80 320 38240 3.48774 20.0479 104.852 128.432 128.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1100 3.2e-05 2048 340 1280 460800 127.752 55.966 1370.95 1675.54 3230.41 3230.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1060 0.000128 4096 400 5024 105600 38.316 28.3304 2320.47 837.951 3225.18 3225.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1560 0.000256 2048 500 1184 63360 5.8368 7.04512 165.716 209.639 388.313 388.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 440 6.4e-05 2048 150 1088 92160 95.4765 28.281 398.73 841.417 1364.1 1364.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 970 0.000256 512 150 288 65024 2.8481 1.70714 10.6287 91.4084 106.717 106.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1560 0.001024 2048 320 384 17088 1.66502 10.1356 52.4368 64.2888 64.3502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1680 0.000128 512 310 256 136192 6.23066 3.41235 34.3761 104.664 148.843 148.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1520 3.2e-05 1024 120 2240 596480 42.1017 26.8859 960.899 838.459 1868.48 1868.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1280 0.001024 2048 160 256 17536 1.47866 14.4671 101.544 117.538 117.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1910 0.000512 2048 80 320 38208 3.49139 13.1174 104.932 121.583 121.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1100 3.2e-05 2048 340 1280 460800 128.389 55.9698 2068.95 1676.77 3930.28 3930.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1060 0.000128 4096 400 5024 105472 38.3934 28.3437 1489.43 838.822 2395.09 2395.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1560 0.000256 2048 500 1184 63232 5.84922 7.03059 263.778 209.523 486.256 486.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 440 6.4e-05 2048 150 1088 90112 95.8115 28.373 380.559 835.95 1340.89 1341.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 970 0.000256 512 150 288 64512 2.85059 1.70099 15.3794 92.1421 112.204 112.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1560 0.001024 2048 320 384 17160 1.66723 15.5239 52.5645 69.8097 69.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1680 0.000128 512 310 256 136960 6.24304 3.41971 20.4511 105 135.28 135.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1520 3.2e-05 1024 120 2240 596800 42.2312 26.9576 1527.42 838.834 2435.58 2435.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.001024 2048 160 256 17560 1.50118 7.94038 101.543 111.029 111.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1910 0.000512 2048 80 320 38240 3.51437 20.6437 104.948 129.148 129.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 3.2e-05 2048 340 1280 460800 128.12 56.1906 1393.28 1676.71 3254.5 3254.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1060 0.000128 4096 400 5024 105600 38.5404 28.3976 2375.4 839.282 3281.73 3281.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1560 0.000256 2048 500 1184 63360 5.86326 7.05946 151.761 209.806 374.564 374.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 440 6.4e-05 2048 150 1088 92160 95.4923 28.4715 241.712 838.596 1204.46 1204.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 970 0.000256 512 150 288 64960 2.8631 1.70995 10.5535 92.4465 107.703 107.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1560 0.001024 2048 320 384 17120 1.66912 10.471 52.5679 64.7604 64.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1680 0.000128 512 310 256 136960 6.24758 3.41635 35.9661 105.033 150.823 150.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1520 3.2e-05 1024 120 2240 596480 42.1128 26.9149 984.706 838.488 1892.35 1892.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.001024 2048 160 256 17520 1.47866 5.16496 101.542 108.227 108.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1910 0.000512 2048 80 320 38160 3.49501 13.505 104.844 121.887 121.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 3.2e-05 2048 340 1280 460800 127.773 56.0804 898.715 1676.87 2759.63 2759.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1060 0.000128 4096 400 5024 105600 38.3959 28.4023 1526.22 838.804 2431.93 2432.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1560 0.000256 2048 500 1184 63200 5.8368 7.04922 97.741 209.485 320.186 320.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 440 6.4e-05 2048 150 1088 92160 95.5348 28.3205 402.192 838.631 1364.87 1365.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 970 0.000256 512 150 288 64000 2.84182 1.6977 7.2312 91.0332 102.93 103.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1560 0.001024 2048 320 384 17136 1.66502 17.2267 52.5278 71.4755 71.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1680 0.000128 512 310 256 136704 6.21536 3.41811 22.2021 104.849 136.842 136.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1520 3.2e-05 1024 120 2240 596736 42.0788 26.9256 1640.4 838.706 2548.24 2548.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.001024 2048 160 256 17568 1.49725 8.7593 101.583 111.885 111.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1910 0.000512 2048 80 320 38208 3.47757 22.5075 104.892 130.919 130.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 3.2e-05 2048 340 1280 459264 127.839 56.1499 1505.65 1674.18 3364.03 3364.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1060 0.000128 4096 400 5024 105408 38.3761 28.359 2564.81 839.401 3471.05 3471.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1560 0.000256 2048 500 1184 63360 5.82925 7.08253 163.762 209.766 386.512 386.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 440 6.4e-05 2048 150 1088 90624 95.7105 28.2993 257.779 837.434 1219.41 1219.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 970 0.000256 512 150 288 64896 2.84701 1.70598 11.5175 91.24 107.438 107.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1560 0.001024 2048 320 384 17088 1.66701 10.948 52.4748 65.1421 65.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1680 0.000128 512 310 256 135168 6.22157 3.40346 14.4497 104.254 128.492 128.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1520 3.2e-05 1024 120 2240 595968 41.9965 26.882 1060.63 837.375 1967.02 1967.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.001024 2048 160 256 17472 1.49402 5.71392 101.409 108.66 108.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1910 0.000512 2048 80 320 38112 3.48774 14.6765 104.663 122.872 122.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 3.2e-05 2048 340 1280 457728 128.029 55.9258 961.093 1672.55 2817.8 2817.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1060 0.000128 4096 400 5024 105216 38.2902 28.328 1627.53 836.738 2530.99 2531.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1560 0.000256 2048 500 1184 63168 5.81635 7.03392 104.696 209.418 327.034 327.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 440 6.4e-05 2048 150 1088 89088 95.1642 28.1463 163.215 832.492 1119.2 1119.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 970 0.000256 512 150 288 64512 2.83274 1.69984 7.5079 91.5416 103.709 103.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1560 0.001024 2048 320 384 17136 1.66845 16.5089 52.506 70.735 70.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1680 0.000128 512 310 256 137088 6.22282 3.41459 22.0888 104.766 136.653 136.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1520 3.2e-05 1024 120 2240 596288 42.2123 26.9524 1630.03 837.694 2537.03 2537.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.001024 2048 160 256 17528 1.49299 8.37328 101.462 111.37 111.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1910 0.000512 2048 80 320 38192 3.47379 22.3398 104.788 130.646 130.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 3.2e-05 2048 340 1280 458752 128.264 56.0108 1481.9 1672.85 3339.23 3339.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1060 0.000128 4096 400 5024 105504 38.509 28.3925 2512.55 837.98 3417.54 3417.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1560 0.000256 2048 500 1184 63280 5.85766 7.05232 161.189 209.668 383.839 383.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 6.4e-05 2048 150 1088 91392 95.7159 28.3241 255.837 836.761 1216.82 1216.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 970 0.000256 512 150 288 64960 2.85946 1.71059 11.4763 91.1902 107.363 107.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1560 0.001024 2048 320 384 17024 1.66106 10.7433 52.3971 64.8544 64.9104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1680 0.000128 512 310 256 136192 6.25626 3.41133 14.4307 104.883 129.136 129.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1520 3.2e-05 1024 120 2240 595840 42.0953 26.923 1041.15 838.348 1948.66 1948.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.001024 2048 160 256 17472 1.49299 5.62832 101.503 108.667 108.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1910 0.000512 2048 80 320 38080 3.49206 14.2856 104.72 122.541 122.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 3.2e-05 2048 340 1280 458752 127.964 55.9837 955.221 1674.2 2813.56 2813.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1060 0.000128 4096 400 5024 105280 38.3567 28.3837 1608.02 837.67 2512.53 2512.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1560 0.000256 2048 500 1184 63168 5.82166 7.06794 103.856 209.66 326.477 326.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 440 6.4e-05 2048 150 1088 89600 95.6393 28.3141 163.545 842.433 1130.12 1130.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 970 0.000256 512 150 288 64512 2.85987 1.7079 7.49763 91.1998 103.392 103.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1560 0.001024 2048 320 384 16968 1.66298 9.12179 52.3485 63.183 63.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1680 0.000128 512 310 256 137088 6.22483 3.41811 12.1605 104.834 126.797 126.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1520 3.2e-05 1024 120 2240 595392 42.1843 27.0173 854.887 836.531 1760.76 1760.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.001024 2048 160 256 17304 1.48496 4.78061 100.103 106.413 106.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1910 0.000512 2048 80 320 37968 3.45366 11.9634 104.471 119.931 119.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 3.2e-05 2048 340 1280 456960 128.596 56.0313 787.702 1673.6 2646.13 2646.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1060 0.000128 4096 400 5024 104832 38.5411 28.3872 1316.31 837.212 2220.56 2220.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1560 0.000256 2048 500 1184 63168 5.84749 7.05018 86.4847 209.693 309.149 309.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 440 6.4e-05 2048 150 1088 91392 95.757 28.3589 138.038 838.507 1100.85 1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 970 0.000256 512 150 288 64512 2.87152 1.71226 6.33798 91.1451 102.194 102.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1560 0.001024 2048 320 384 17088 1.66093 17.2831 52.4406 71.4359 71.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1680 0.000128 512 310 256 136192 6.22093 3.41008 22.334 104.695 136.825 136.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1520 3.2e-05 1024 120 2240 596480 42.0516 26.8861 1608.05 838.538 2515.67 2515.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.001024 2048 160 256 17536 1.49709 8.78182 101.546 111.869 111.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1910 0.000512 2048 80 320 38208 3.48774 22.3676 104.935 130.831 130.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 3.2e-05 2048 340 1280 460800 127.691 55.961 1512.08 1677.69 3373.63 3373.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1060 0.000128 4096 400 5024 105472 38.3786 28.3386 2519.7 838.86 3425.38 3425.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1560 0.000256 2048 500 1184 63232 5.81466 7.05776 163.684 209.554 386.185 386.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 6.4e-05 2048 150 1088 90112 95.3404 28.246 257.722 847.734 1229.23 1229.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 970 0.000256 512 150 288 64512 2.85331 1.70234 11.5902 91.9737 108.245 108.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1560 0.001024 2048 320 384 17024 1.66765 11.6972 52.4421 65.8605 65.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1680 0.000128 512 310 256 135168 6.28048 3.40582 15.3313 104.734 129.915 130.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1520 3.2e-05 1024 120 2240 595968 42.0224 26.8848 1045.74 838.631 1953.42 1953.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.001024 2048 160 256 17408 1.49242 5.88186 101.368 108.785 108.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1910 0.000512 2048 80 320 38144 3.49056 15.0528 104.941 123.529 123.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 3.2e-05 2048 340 1280 458752 127.412 55.8879 1015.88 1671.76 2871.14 2871.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1060 0.000128 4096 400 5024 104960 38.2752 28.3302 1675.42 836.416 2578.56 2578.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1560 0.000256 2048 500 1184 62976 5.81478 7.02771 110.866 209.382 333.166 333.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 6.4e-05 2048 150 1088 90112 95.3721 28.2584 174.837 837.587 1136.24 1136.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 970 0.000256 512 150 288 64512 2.84944 1.70803 8.06928 92.0116 104.763 104.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1560 0.001024 2048 320 384 16896 1.65683 9.93434 52.2269 63.8705 63.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1680 0.000128 512 310 256 132096 6.24861 3.39747 12.6871 103.316 125.813 125.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1520 3.2e-05 1024 120 2240 594432 42.0749 26.8644 870.99 836.77 1776.84 1776.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.001024 2048 160 256 17280 1.48384 4.98218 100.11 106.617 106.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1910 0.000512 2048 80 320 38016 3.46912 12.8736 104.684 121.071 121.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 3.2e-05 2048 340 1280 454656 127.533 55.6524 836.351 1664.98 2684.71 2684.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1060 0.000128 4096 400 5024 105216 38.3517 28.323 1384.27 838.057 2289.11 2289.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1560 0.000256 2048 500 1184 62592 5.80342 7.02259 91.6965 208.687 313.281 313.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 440 6.4e-05 2048 150 1088 86016 94.856 27.8754 139.583 824.6 1087.1 1087.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 970 0.000256 512 150 288 62976 2.83971 1.68627 6.63776 89.3545 100.648 100.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1560 0.001024 2048 320 384 17064 1.66134 23.1239 52.4028 77.2419 77.2992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1680 0.000128 512 310 256 135936 6.24019 3.41811 31.5244 104.608 145.954 146.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1520 3.2e-05 1024 120 2240 596160 42.1832 26.9435 2351.51 838.234 3259.01 3259.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.001024 2048 160 256 17496 1.49094 12.2928 101.458 115.284 115.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1910 0.000512 2048 80 320 38160 3.47955 32.0867 104.83 140.439 140.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 3.2e-05 2048 340 1280 460800 127.84 56.0843 2141.05 1676.34 4001.52 4001.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1060 0.000128 4096 400 5024 105408 38.4322 28.3948 3610.07 855.304 4532.31 4532.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1560 0.000256 2048 500 1184 63360 5.85267 7.06198 232.147 209.835 454.969 455.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 6.4e-05 2048 150 1088 89856 95.7109 28.3894 362.964 835.264 1322.51 1322.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 970 0.000256 512 150 288 64512 2.85046 1.70394 16.318 90.805 111.805 111.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1560 0.001024 2048 320 384 16992 1.66685 14.9194 52.3943 69.0331 69.0934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1680 0.000128 512 310 256 133632 6.23904 3.41011 20.2813 103.862 133.952 134.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1520 3.2e-05 1024 120 2240 595584 42.0562 26.9092 1487.45 838.212 2394.76 2394.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.001024 2048 160 256 17424 1.49558 8.20576 101.456 111.201 111.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1910 0.000512 2048 80 320 38016 3.46522 20.2929 104.626 128.427 128.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 3.2e-05 2048 340 1280 456192 127.928 55.8789 1342.74 1670.29 3197.03 3197.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1060 0.000128 4096 400 5024 105408 38.3989 28.3741 2334.28 838.807 3239.96 3240.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1560 0.000256 2048 500 1184 63072 5.82611 7.02858 147.081 209.22 369.23 369.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 6.4e-05 2048 150 1088 87552 95.134 28.0064 224.796 831.462 1179.58 1179.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 970 0.000256 512 150 288 63360 2.84176 1.69171 10.5835 89.5157 104.758 104.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1560 0.001024 2048 320 384 16848 1.66093 12.6382 52.1989 66.5518 66.6115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1680 0.000128 512 310 256 134784 6.31341 3.42221 17.0176 104.693 131.607 131.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1520 3.2e-05 1024 120 2240 594432 42.1663 26.9319 1226.19 837.539 2132.97 2133.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.001024 2048 160 256 17280 1.49056 6.75382 100.209 108.496 108.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1910 0.000512 2048 80 320 38016 3.46979 16.8423 104.815 125.17 125.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 3.2e-05 2048 340 1280 456192 128.174 56.2021 1103.27 1670.3 2958.14 2958.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1060 0.000128 4096 400 5024 104544 38.4492 28.3842 1880.41 836.083 2783.44 2783.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1560 0.000256 2048 500 1184 63072 5.83878 7.11373 121.77 209.418 344.212 344.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 6.4e-05 2048 150 1088 89856 95.7566 28.4324 189.609 837.558 1151.54 1151.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 970 0.000256 512 150 288 63936 2.87936 1.70803 8.94339 91.4056 105.064 105.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1560 0.001024 2048 320 384 17120 1.66912 22.3038 52.5754 76.6009 76.6607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1680 0.000128 512 310 256 136960 6.23101 3.41491 30.0307 105.041 144.876 145.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1520 3.2e-05 1024 120 2240 596480 42.0303 26.921 2183.22 838.594 3090.91 3091.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.001024 2048 160 256 17520 1.50038 11.819 101.551 114.913 114.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1910 0.000512 2048 80 320 38160 3.48125 30.1413 104.856 138.522 138.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 3.2e-05 2048 340 1280 460800 127.634 56.158 1999.14 1677.85 3860.99 3861.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1060 0.000128 4096 400 5024 105600 38.3492 28.3731 3403.36 839.015 4309.21 4309.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1560 0.000256 2048 500 1184 63200 5.81574 7.03642 216.296 209.516 438.738 438.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 6.4e-05 2048 150 1088 92160 95.3092 28.3566 348.563 838.882 1311.3 1311.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 970 0.000256 512 150 288 64000 2.83478 1.6953 15.3693 90.9126 110.937 111.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1560 0.001024 2048 320 384 16960 1.65891 15.3969 52.3476 69.458 69.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1680 0.000128 512 310 256 133120 6.1864 3.39763 19.7447 103.566 133.057 133.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1520 3.2e-05 1024 120 2240 596480 41.9393 26.8854 1458.25 838.593 2365.81 2365.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.001024 2048 160 256 17440 1.49709 7.63469 101.607 110.782 110.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1910 0.000512 2048 80 320 38080 3.48141 20.5364 104.839 128.901 128.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 3.2e-05 2048 340 1280 460800 127.447 56.0205 1340.4 1677.06 3201.12 3201.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1060 0.000128 4096 400 5024 104960 38.161 28.3147 2276.11 835.864 3178.56 3178.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1560 0.000256 2048 500 1184 63040 5.80198 7.03744 144.753 209.259 366.925 367.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 6.4e-05 2048 150 1088 92160 95.2109 28.3237 234.223 838.99 1196.93 1197.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 970 0.000256 512 150 288 62720 2.83802 1.68326 10.2383 79.5534 94.4397 94.5514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1560 0.001024 2048 320 384 16800 1.65677 12.5233 52.1003 66.3313 66.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1680 0.000128 512 310 256 134400 6.16192 3.40115 16.9826 103.352 130.054 130.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1520 3.2e-05 1024 120 2240 595200 42.0577 26.9045 1223.86 837.259 2130.21 2130.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.001024 2048 160 256 17280 1.49152 6.63203 101.289 109.457 109.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1910 0.000512 2048 80 320 37920 3.47194 17.1772 104.559 125.25 125.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 3.2e-05 2048 340 1280 453120 128.77 55.9744 1106.99 1669.23 2961.17 2961.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1060 0.000128 4096 400 5024 104640 38.3028 28.3504 1907.62 835.657 2810.04 2810.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1560 0.000256 2048 500 1184 62880 5.82915 7.096 121.45 209.336 343.784 343.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 6.4e-05 2048 150 1088 84480 95.2967 27.9619 179.658 824.822 1127.93 1128.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 970 0.000256 512 150 288 63360 2.83622 1.68755 8.68502 88.8483 102.182 102.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1560 0.001024 2048 320 384 17088 1.66602 20.0853 52.4669 74.2705 74.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1680 0.000128 512 310 256 135168 6.216 3.40483 28.0846 104.24 142.109 142.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1520 3.2e-05 1024 120 2240 595968 42.0107 26.9781 2085.23 837.276 2991.63 2991.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.001024 2048 160 256 17472 1.49069 10.8687 101.403 113.804 113.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1910 0.000512 2048 80 320 38112 3.47824 28.5962 104.646 136.762 136.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 3.2e-05 2048 340 1280 457728 127.971 55.8967 1886.97 1673 3744.03 3744.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1060 0.000128 4096 400 5024 105216 38.2807 28.3172 3193.39 836.725 4096.82 4096.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1560 0.000256 2048 500 1184 63168 5.81235 7.02874 204.7 209.388 427 427.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 6.4e-05 2048 150 1088 89088 95.1769 28.1375 319.284 844.427 1293.7 1293.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 970 0.000256 512 150 288 64512 2.83482 1.69638 14.5337 90.5877 109.784 109.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1560 0.001024 2048 320 384 16896 1.65926 14.134 52.205 68.0516 68.1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1680 0.000128 512 310 256 132096 6.24032 3.39862 18.1759 103.273 131.251 131.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1520 3.2e-05 1024 120 2240 594432 42.0463 26.8718 1345.48 836.34 2250.87 2250.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.001024 2048 160 256 17280 1.48522 7.13738 100.101 108.767 108.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1910 0.000512 2048 80 320 38016 3.46726 18.909 104.64 127.059 127.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 3.2e-05 2048 340 1280 454656 127.529 55.6661 1216.49 1664.33 3064.22 3064.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1060 0.000128 4096 400 5024 105216 38.3324 28.33 2080.59 837.973 2985.34 2985.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1560 0.000256 2048 500 1184 62592 5.78909 7.01491 132.761 208.614 354.25 354.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 6.4e-05 2048 150 1088 86016 94.8561 27.8828 200.979 824.457 1148.36 1148.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 970 0.000256 512 150 288 62976 2.83661 1.68698 9.47142 89.9472 104.073 104.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1560 0.001024 2048 320 384 16704 1.65357 13.0598 51.968 66.7352 66.7929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1680 0.000128 512 310 256 129024 6.2647 3.38166 15.3479 102.349 127.505 127.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1520 3.2e-05 1024 120 2240 594432 41.9364 26.8841 1169.71 837.825 2076.49 2076.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.001024 2048 160 256 17280 1.49504 6.46144 101.419 109.417 109.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1910 0.000512 2048 80 320 37728 3.45293 16.4454 104.166 124.106 124.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 3.2e-05 2048 340 1280 451584 127.069 55.4567 1049.82 1656.99 2889.53 2889.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1060 0.000128 4096 400 5024 104832 38.245 28.3225 1794.2 835.897 2696.78 2696.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1560 0.000256 2048 500 1184 62784 5.82189 7.05514 115.4 209.459 337.808 337.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 6.4e-05 2048 150 1088 82944 94.4444 27.6957 168.735 816.726 1107.79 1107.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 970 0.000256 512 150 288 62208 2.82013 1.6753 8.23709 87.8494 100.713 100.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1560 0.001024 2048 320 384 17100 1.66659 21.182 52.5582 75.4611 75.5194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1680 0.000128 512 310 256 136000 6.22912 3.41498 27.8397 104.383 142.027 142.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1520 3.2e-05 1024 120 2240 596800 42.1923 26.966 2046.64 838.613 2954.55 2954.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.001024 2048 160 256 17500 1.50016 10.922 101.536 114.004 114.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1910 0.000512 2048 80 320 38100 3.47699 28.2481 104.723 136.493 136.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 3.2e-05 2048 340 1280 460800 127.801 56.1056 1864.39 1675.36 3723.86 3724.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1060 0.000128 4096 400 5024 105200 38.6014 28.4097 3146.78 838.043 4051.94 4052.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1560 0.000256 2048 500 1184 63200 5.85933 7.07725 201.503 209.727 424.245 424.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 6.4e-05 2048 150 1088 89600 95.4025 28.2409 315.108 833.46 1272.4 1272.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 970 0.000256 512 150 288 64000 2.86355 1.70394 14.4049 91.5796 110.68 110.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1560 0.001024 2048 320 384 17000 1.66582 14.7415 52.5249 68.9872 69.0458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1680 0.000128 512 310 256 134400 6.1632 3.40394 19.2833 103.306 132.316 132.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1520 3.2e-05 1024 120 2240 595200 42.1909 26.929 1416.77 837.066 2323.09 2323.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.001024 2048 160 256 17400 1.49619 7.75776 101.494 110.79 110.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1910 0.000512 2048 80 320 38000 3.4775 19.5741 104.642 127.735 127.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 3.2e-05 2048 340 1280 454400 128.062 55.7954 1282.48 1665.44 3131.97 3132.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1060 0.000128 4096 400 5024 104800 38.5672 28.3945 2211.11 837.891 3116.08 3116.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1560 0.000256 2048 500 1184 62800 5.8241 7.02477 140.402 208.765 362.085 362.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 6.4e-05 2048 150 1088 83200 95.6022 27.9723 204.322 824.595 1152.68 1152.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 970 0.000256 512 150 288 62400 2.86448 1.68915 9.85315 88.9164 103.45 103.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1560 0.001024 2048 320 384 16800 1.66237 12.4504 52.2609 66.4273 66.4863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1680 0.000128 512 310 256 134400 6.18256 3.41066 16.1329 103.387 129.274 129.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1520 3.2e-05 1024 120 2240 595200 42.2191 26.9599 1181.82 837.334 2088.47 2088.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.001024 2048 160 256 17100 1.48086 6.18496 99.922 107.632 107.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1910 0.000512 2048 80 320 37800 3.46899 16.4064 104.398 124.318 124.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 3.2e-05 2048 340 1280 460800 127.845 56.1307 1081.62 1674.51 2940.3 2940.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1060 0.000128 4096 400 5024 103200 38.531 28.3464 1797.62 832.088 2696.7 2696.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1560 0.000256 2048 500 1184 62400 5.83424 7.01635 116.065 208.535 337.524 337.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 6.4e-05 2048 150 1088 86400 95.221 28.0801 176.995 824.976 1125.46 1125.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 970 0.000256 512 150 288 62400 2.87523 1.69264 8.48275 88.9273 102.108 102.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1560 0.001024 2048 320 384 17024 1.66403 20.1434 52.3381 74.2 74.2564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1680 0.000128 512 310 256 136192 6.25984 3.41402 26.9491 104.769 141.554 141.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1520 3.2e-05 1024 120 2240 595840 42.0932 26.9307 1991.49 837.456 2898.1 2898.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.001024 2048 160 256 17472 1.49728 10.582 101.447 113.569 113.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1910 0.000512 2048 80 320 38080 3.47318 27.2978 104.607 135.422 135.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 3.2e-05 2048 340 1280 458752 127.959 56.0373 1821.18 1672.39 3677.77 3677.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1060 0.000128 4096 400 5024 105280 38.3181 28.3595 3092.62 836.75 3996.16 3996.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1560 0.000256 2048 500 1184 63168 5.82906 7.03693 197.069 209.428 419.432 419.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 6.4e-05 2048 150 1088 89600 95.6356 28.33 308.929 846.946 1280.03 1280.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 970 0.000256 512 150 288 64512 2.86214 1.708 14.1424 92.1484 110.986 111.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1560 0.001024 2048 320 384 16800 1.65264 14.4466 52.0877 68.2391 68.3004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1680 0.000128 512 310 256 132608 6.26061 3.3977 18.6582 103.736 132.214 132.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1520 3.2e-05 1024 120 2240 594944 42.0379 26.8621 1382.52 837.182 2288.74 2288.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.001024 2048 160 256 17248 1.4889 7.52864 100.14 109.202 109.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1910 0.000512 2048 80 320 37856 3.46435 19.1341 104.395 127.034 127.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 3.2e-05 2048 340 1280 458752 127.794 55.9463 1266.38 1674.26 3124.58 3124.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1060 0.000128 4096 400 5024 104832 38.3627 28.3225 2149.2 838.769 3054.76 3054.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1560 0.000256 2048 500 1184 62720 5.79206 7.00874 137.122 208.726 358.723 358.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 6.4e-05 2048 150 1088 86016 95.2439 27.98 207.172 827.996 1158.58 1158.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 970 0.000256 512 150 288 62720 2.86134 1.69296 9.89507 89.3739 103.949 104.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1560 0.001024 2048 320 384 16800 1.66342 12.161 52.35 66.2261 66.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1680 0.000128 512 310 256 134400 6.35485 3.41808 15.7192 104.936 130.59 130.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1520 3.2e-05 1024 120 2240 594048 42.0678 26.9042 1136.88 836.721 2042.7 2042.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.001024 2048 160 256 17136 1.4873 5.75907 100.1 107.39 107.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1910 0.000512 2048 80 320 37632 3.45293 15.8669 104.019 123.381 123.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 3.2e-05 2048 340 1280 451584 129.628 56.0563 1021.35 1673.32 2880.55 2880.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1060 0.000128 4096 400 5024 104832 38.4403 28.3975 1759.34 838.083 2664.37 2664.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1560 0.000256 2048 500 1184 62496 5.79386 7.00211 112.462 208.269 333.598 333.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 6.4e-05 2048 150 1088 86016 96.2959 28.3754 171.147 837.295 1133.3 1133.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 970 0.000256 512 150 288 61824 2.78954 1.65933 8.1687 88.9632 101.705 101.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1560 0.001024 2048 320 384 17040 1.66502 20.7684 52.451 74.9376 74.9981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1680 0.000128 512 310 256 136320 6.22602 3.42134 26.5895 104.612 141.006 141.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1520 3.2e-05 1024 120 2240 595200 42.1954 26.9377 1930.76 837.556 2837.59 2837.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.001024 2048 160 256 17400 1.48915 10.6598 101.317 113.51 113.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1910 0.000512 2048 80 320 38160 3.48563 26.6793 104.933 135.144 135.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 3.2e-05 2048 340 1280 456960 128.079 55.9593 1772.69 1669.82 3626.75 3626.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1060 0.000128 4096 400 5024 105120 38.514 28.4014 3049.35 838.127 3954.51 3954.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1560 0.000256 2048 500 1184 63120 5.85363 7.07789 193.003 209.771 415.779 415.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 6.4e-05 2048 150 1088 88320 95.884 28.2972 298.47 835.272 1258.11 1258.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 970 0.000256 512 150 288 64320 2.86413 1.70989 13.7912 86.7431 105.237 105.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1560 0.001024 2048 320 384 16800 1.65741 14.5794 52.1477 68.4361 68.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1680 0.000128 512 310 256 134400 6.1568 3.40138 19.0981 103.432 132.25 132.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1520 3.2e-05 1024 120 2240 595200 42.0652 26.9087 1392.37 837.933 2299.41 2299.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.001024 2048 160 256 17280 1.48893 7.38762 101.329 110.25 110.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1910 0.000512 2048 80 320 37920 3.47139 19.5668 104.633 127.711 127.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 3.2e-05 2048 340 1280 453120 128.843 55.9393 1253.89 1670.56 3109.44 3109.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1060 0.000128 4096 400 5024 104640 38.3033 28.3505 2138.18 837.11 3042.05 3042.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1560 0.000256 2048 500 1184 62880 5.82864 7.03843 138.067 209.504 360.507 360.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 6.4e-05 2048 150 1088 84480 95.2931 27.9188 204.554 825.544 1153.5 1153.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 970 0.000256 512 150 288 63360 2.83178 1.6879 9.68086 88.9999 103.33 103.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1560 0.001024 2048 320 384 16560 1.64765 12.8 51.8201 66.3196 66.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1680 0.000128 512 310 256 132480 6.40237 3.41603 15.8677 104.796 130.645 130.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1520 3.2e-05 1024 120 2240 593280 42.1684 26.888 1149.97 835.491 2054.66 2054.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.001024 2048 160 256 16920 1.47251 6.16653 99.6328 107.317 107.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1910 0.000512 2048 80 320 37800 3.4816 16.1718 104.638 124.336 124.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 3.2e-05 2048 340 1280 449280 129.825 56.002 1032.14 1670.85 2889.02 2889.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1060 0.000128 4096 400 5024 103680 38.5716 28.4084 1775.99 836.948 2680.03 2680.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1560 0.000256 2048 500 1184 62640 5.86093 7.07174 113.909 209.826 336.742 336.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 6.4e-05 2048 150 1088 80640 97.3349 28.338 161.982 836.122 1123.97 1124.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 970 0.000256 512 150 288 63360 2.90099 1.71101 8.17747 91.5847 104.504 104.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1560 0.001024 2048 320 384 17024 1.66458 19.7652 52.39 73.8725 73.9322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1680 0.000128 512 310 256 135168 6.27229 3.40925 26.4691 104.63 140.947 141.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1520 3.2e-05 1024 120 2240 595968 42.0234 26.8803 1965.95 837.816 2872.81 2872.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.001024 2048 160 256 17408 1.49229 9.89155 101.323 112.749 112.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1910 0.000512 2048 80 320 38144 3.4857 26.9622 104.841 135.334 135.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 3.2e-05 2048 340 1280 458752 127.47 55.9493 1787.41 1670.02 3641.05 3641.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1060 0.000128 4096 400 5024 104960 38.2573 28.3132 3017.05 835.653 3919.39 3919.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1560 0.000256 2048 500 1184 62976 5.81376 7.03488 193.824 209.224 415.971 416.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 6.4e-05 2048 150 1088 90112 95.4119 28.2569 305.764 838.476 1268.1 1268.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 970 0.000256 512 150 288 64512 2.8543 1.70506 13.8586 92.0867 110.63 110.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1560 0.001024 2048 320 384 16896 1.66054 14.7162 52.4423 68.8704 68.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1680 0.000128 512 310 256 135168 6.28966 3.41059 18.0342 104.803 132.699 132.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1520 3.2e-05 1024 120 2240 595968 41.984 26.8911 1332.31 838.709 2240.04 2240.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.001024 2048 160 256 17152 1.47712 6.72336 99.9731 108.215 108.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1910 0.000512 2048 80 320 37888 3.45738 18.2009 104.584 126.286 126.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 3.2e-05 2048 340 1280 458752 127.482 55.849 1209.54 1671.86 3064.93 3065.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1060 0.000128 4096 400 5024 104448 38.4023 28.31 2035.69 837.064 2939.57 2939.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1560 0.000256 2048 500 1184 62976 5.81837 7.02858 131.592 209.694 354.204 354.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 6.4e-05 2048 150 1088 90112 95.3954 28.2856 207.453 836.495 1167.82 1167.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 970 0.000256 512 150 288 63488 2.88176 1.7072 9.39645 90.6091 104.719 104.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1560 0.001024 2048 320 384 16512 1.64637 12.3352 51.7012 65.7351 65.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1680 0.000128 512 310 256 129024 6.37242 3.39165 15.6773 103.43 129.033 129.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1520 3.2e-05 1024 120 2240 592896 42.0576 26.8759 1189.74 836.758 2095.58 2095.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.001024 2048 160 256 16896 1.46938 6.42301 99.5884 107.526 107.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1910 0.000512 2048 80 320 37632 3.45581 16.8247 104.147 124.471 124.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 3.2e-05 2048 340 1280 442368 128.368 55.2138 1061.19 1648.7 2893.66 2893.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1060 0.000128 4096 400 5024 104448 38.308 28.3156 1868.93 834.2 2769.87 2769.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1560 0.000256 2048 500 1184 62208 5.82035 7.02038 118.582 209.164 340.66 340.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 6.4e-05 2048 150 1088 86016 94.9084 27.9289 179.381 825.12 1127.53 1127.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 970 0.000256 512 150 288 61440 2.88682 1.6896 8.40877 88.9735 102.084 102.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1560 0.001024 2048 320 400 17056 1.66957 16.1385 52.4819 70.3428 70.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1680 0.000128 512 310 280 137728 6.20416 3.41075 39.2448 104.906 153.926 154.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1520 3.2e-05 1024 120 2240 596736 42.0281 26.8927 1524.8 838.038 2431.91 2432.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1280 0.001024 2048 160 240 17696 1.48016 14.6167 101.523 117.665 117.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1910 0.000512 2048 80 320 38240 3.49008 20.5799 104.839 128.951 129.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1100 3.2e-05 2048 340 1280 459776 128.019 56.1806 1405.46 1675.28 3265.14 3265.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1060 0.000128 4096 400 5040 105344 38.3365 28.3434 2361.97 839.282 3268.05 3268.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1560 0.000256 2048 500 1200 63488 5.84022 7.04506 169.302 209.603 391.864 391.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 440 6.4e-05 2048 150 1080 87040 96.1162 28.6264 387.876 837.932 1350.75 1350.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 970 0.000256 512 150 280 66048 2.82 1.7097 11.0345 92.3876 108.08 108.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1560 0.001024 2048 320 400 17024 1.66909 10.9476 52.5306 65.2007 65.2581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1680 0.000128 512 310 280 137216 6.18394 3.41059 38.2729 104.688 152.715 152.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1520 3.2e-05 1024 120 2240 596480 42.0722 26.8872 980.779 838.567 1888.44 1888.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1280 0.001024 2048 160 240 17664 1.48102 14.531 101.569 117.627 117.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1910 0.000512 2048 80 320 38208 3.4848 13.4496 104.944 121.919 121.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1100 3.2e-05 2048 340 1280 458752 128.889 56.0312 2095.92 1676.99 3958.04 3958.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1060 0.000128 4096 400 5040 105216 38.4124 28.3483 1516.19 838.932 2421.99 2422.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1560 0.000256 2048 500 1200 63360 5.84896 7.02669 271.092 209.546 493.589 493.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 440 6.4e-05 2048 150 1080 86016 96.0628 28.3646 369.752 839.506 1333.88 1334.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 970 0.000256 512 150 280 65536 2.82038 1.70198 15.5673 90.5014 110.716 110.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1560 0.001024 2048 320 400 17040 1.6671 17.7336 52.4602 71.9118 71.9712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1680 0.000128 512 310 280 137600 6.21251 3.42618 25.7211 104.909 140.429 140.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1520 3.2e-05 1024 120 2240 596800 42.1687 26.9578 1707.3 838.145 2614.71 2614.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.001024 2048 160 240 17680 1.49306 8.50474 101.503 111.543 111.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1910 0.000512 2048 80 320 38240 3.49024 23.7604 104.858 132.152 132.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 3.2e-05 2048 340 1280 459520 128.401 56.228 1584.4 1675.29 3444.52 3444.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1060 0.000128 4096 400 5040 105280 38.5475 28.3966 2693.41 837.982 3598.44 3598.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1560 0.000256 2048 500 1200 63520 5.85766 7.0679 174.2 209.629 396.826 396.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 440 6.4e-05 2048 150 1080 87040 96.1397 28.3621 260.819 837.876 1223.39 1223.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 970 0.000256 512 150 280 65920 2.83299 1.71075 12.3805 91.2615 108.317 108.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1560 0.001024 2048 320 400 16960 1.66694 11.9996 52.4034 66.1219 66.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1680 0.000128 512 310 280 136960 6.24179 3.4223 44.5603 105.035 159.419 159.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1520 3.2e-05 1024 120 2240 596480 42.0388 26.9205 1105.93 838.549 2013.58 2013.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.001024 2048 160 240 17600 1.47699 5.58906 101.441 108.552 108.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1910 0.000512 2048 80 320 38160 3.49206 15.3068 104.86 123.702 123.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 3.2e-05 2048 340 1280 458240 128.324 56.0548 1009.07 1677.56 2871.2 2871.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1060 0.000128 4096 400 5040 105280 38.4268 28.387 1702.53 838.881 2608.34 2608.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1560 0.000256 2048 500 1200 63360 5.81786 7.14957 109.999 209.502 332.543 332.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 440 6.4e-05 2048 150 1080 87040 96.1018 28.3392 422.114 838.785 1385.53 1385.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 970 0.000256 512 150 280 65280 2.81197 1.69955 8.2191 91.0044 103.867 103.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1560 0.001024 2048 320 400 16920 1.66288 9.89277 52.3997 64.0085 64.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1680 0.000128 512 310 280 136320 6.2313 3.4191 43.3881 104.801 157.997 158.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1520 3.2e-05 1024 120 2240 595200 42.192 26.9331 902.823 837.762 1809.85 1809.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1280 0.001024 2048 160 240 17520 1.47046 16.3392 101.326 119.179 119.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1910 0.000512 2048 80 320 38160 3.49315 12.5604 104.958 121.055 121.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1100 3.2e-05 2048 340 1280 456960 127.994 55.9451 822.807 1670.3 2677.23 2677.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1060 0.000128 4096 400 5040 105120 38.5116 28.3694 1385.36 838.238 2290.59 2290.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1560 0.000256 2048 500 1200 63360 5.86957 7.05126 314.633 209.823 537.453 537.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 440 6.4e-05 2048 150 1080 84480 96.7469 28.3393 410.553 837.076 1372.91 1373.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 970 0.000256 512 150 280 65280 2.84218 1.70442 6.92189 90.4915 102.087 102.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1560 0.001024 2048 320 400 17040 1.66502 17.0577 52.5249 71.2997 71.3585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1680 0.000128 512 310 280 137472 6.19136 3.41734 23.4668 104.848 138.086 138.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1520 3.2e-05 1024 120 2240 596352 42.1071 26.9212 1601.77 838.629 2509.56 2509.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.001024 2048 160 240 17664 1.49715 7.77843 101.527 110.846 110.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1910 0.000512 2048 80 320 38208 3.47674 21.7022 104.884 130.104 130.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 3.2e-05 2048 340 1280 457728 128.339 55.978 1460.38 1674.03 3318.93 3319.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1060 0.000128 4096 400 5040 105216 38.4094 28.3505 2470.29 838.394 3375.55 3375.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1560 0.000256 2048 500 1200 63456 5.83382 7.04173 159.12 209.744 381.814 381.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 440 6.4e-05 2048 150 1080 86016 96.213 28.2952 235.946 837.318 1197.96 1198.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 970 0.000256 512 150 280 66048 2.81907 1.71008 11.2853 91.1138 107.059 107.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1560 0.001024 2048 320 400 16992 1.66912 11.2968 52.5186 65.5395 65.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1680 0.000128 512 310 280 136704 6.15478 3.40173 15.5728 104.348 129.639 129.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1520 3.2e-05 1024 120 2240 595968 42.0044 27.0418 1044.58 838.056 1951.81 1951.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.001024 2048 160 240 17568 1.49226 5.28384 101.391 108.209 108.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1910 0.000512 2048 80 320 38112 3.49158 14.3811 104.745 122.661 122.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 3.2e-05 2048 340 1280 457728 128.005 56.0735 955.445 1674.54 2814.25 2814.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1060 0.000128 4096 400 5040 104832 38.3468 28.3265 1602.4 837.427 2506.6 2506.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1560 0.000256 2048 500 1200 63360 5.82246 7.03235 104.123 209.593 326.645 326.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 440 6.4e-05 2048 150 1080 82944 96.301 28.1723 149.983 833.074 1107.71 1107.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 970 0.000256 512 150 280 65280 2.81696 1.69779 7.43466 90.5185 102.597 102.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1560 0.001024 2048 320 400 16848 1.6583 9.43821 52.21 63.3574 63.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1680 0.000128 512 310 280 135936 6.14851 3.40979 13.0162 103.914 126.649 126.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1520 3.2e-05 1024 120 2240 595584 42.051 26.921 863.706 837.317 1770.13 1770.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.001024 2048 160 240 17568 1.49725 4.32554 101.462 107.329 107.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1910 0.000512 2048 80 320 38016 3.48064 12.0669 104.513 120.101 120.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 3.2e-05 2048 340 1280 456192 127.95 55.922 787.922 1668.41 2640.4 2640.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1060 0.000128 4096 400 5040 104832 38.4308 28.3833 1321.3 837.966 2226.19 2226.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1560 0.000256 2048 500 1200 63072 5.82042 7.02259 85.434 208.996 307.346 307.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 440 6.4e-05 2048 150 1080 82944 95.7749 28.1173 124.028 828.29 1076.4 1076.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 970 0.000256 512 150 280 64512 2.81926 1.69318 6.50723 89.9071 101.054 101.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1560 0.001024 2048 320 400 17024 1.66912 22.4829 52.4615 76.6731 76.7328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1680 0.000128 512 310 280 137088 6.22208 3.42013 33.8604 104.753 148.422 148.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1520 3.2e-05 1024 120 2240 596288 42.1709 26.9553 2312.83 837.563 3219.65 3219.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.001024 2048 160 240 17640 1.49578 11.5272 101.433 114.499 114.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1910 0.000512 2048 80 320 38192 3.48512 31.2975 104.773 139.6 139.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 3.2e-05 2048 340 1280 458752 128.173 56.0516 2103.61 1672.6 3960.65 3960.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1060 0.000128 4096 400 5040 105280 38.5072 28.3947 3495.79 837.902 4400.7 4400.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1560 0.000256 2048 500 1200 63504 5.85933 7.06602 227.992 209.621 450.616 450.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 6.4e-05 2048 150 1080 86016 96.4265 28.3563 341.793 836.47 1303.24 1303.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 970 0.000256 512 150 280 65856 2.82666 1.70787 16.1651 92.122 112.952 113.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1560 0.001024 2048 320 400 16912 1.66125 14.696 52.3102 68.719 68.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1680 0.000128 512 310 280 136192 6.25731 3.41411 21.7635 104.788 136.386 136.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1520 3.2e-05 1024 120 2240 595840 42.0402 26.923 1440.44 837.621 2347.16 2347.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.001024 2048 160 240 17584 1.4929 6.99802 101.432 109.966 110.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1910 0.000512 2048 80 320 38080 3.47341 19.4734 104.621 127.61 127.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 3.2e-05 2048 340 1280 458752 127.872 55.9787 1317.9 1672.74 3174.68 3174.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1060 0.000128 4096 400 5040 104832 38.4225 28.3648 2195.05 838.71 3100.66 3100.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1560 0.000256 2048 500 1200 63392 5.82656 7.06013 143.168 209.477 365.601 365.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 6.4e-05 2048 150 1080 86016 96.2185 28.3112 213.539 836.711 1174.97 1175.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 970 0.000256 512 150 280 65408 2.83549 1.71008 10.4166 91.6141 106.702 106.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1560 0.001024 2048 320 400 16800 1.65779 12.2978 52.1555 66.1621 66.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1680 0.000128 512 310 280 137088 6.23338 3.41264 17.9417 104.824 132.571 132.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1520 3.2e-05 1024 120 2240 595392 42.1805 26.9272 1172.23 836.465 2077.94 2078.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.001024 2048 160 240 17472 1.48451 6.16858 101.282 108.978 109.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1910 0.000512 2048 80 320 37968 3.46301 15.9457 104.464 123.916 123.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 3.2e-05 2048 340 1280 456960 128.533 56.0647 1071.25 1672.79 2928.84 2928.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1060 0.000128 4096 400 5040 104832 38.5375 28.3994 1784.2 837.147 2688.39 2688.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1560 0.000256 2048 500 1200 63168 5.84307 7.0656 116.929 209.617 339.522 339.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 440 6.4e-05 2048 150 1080 86016 96.3636 28.3587 175.734 836.905 1137.55 1137.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 970 0.000256 512 150 280 65856 2.83885 1.71386 8.70765 90.5891 103.98 104.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1560 0.001024 2048 320 400 17024 1.66912 22.1402 52.4699 76.3312 76.3901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1680 0.000128 512 310 280 137216 6.17907 3.41002 31.6966 104.567 146.016 146.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1520 3.2e-05 1024 120 2240 596480 42.0044 26.886 2121.36 837.577 3027.97 3028.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.001024 2048 160 240 17664 1.49914 10.8682 101.516 113.925 113.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1910 0.000512 2048 80 320 38208 3.4969 29.1226 104.815 137.479 137.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 3.2e-05 2048 340 1280 458752 128.175 56.0532 1948.14 1675.04 3807.6 3807.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1060 0.000128 4096 400 5040 105216 38.3933 28.3415 3249.32 839.459 4155.63 4155.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1560 0.000256 2048 500 1200 63360 5.82262 7.10483 210.109 209.304 432.418 432.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 6.4e-05 2048 150 1080 86016 95.8041 28.244 316.451 839.349 1280.04 1280.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 970 0.000256 512 150 280 65536 2.81923 1.70349 15.1358 90.8616 110.648 110.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1560 0.001024 2048 320 400 16896 1.66243 14.4937 52.3442 68.5522 68.6098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1680 0.000128 512 310 280 137216 6.19098 3.4096 20.6769 104.707 135.145 135.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1520 3.2e-05 1024 120 2240 595968 41.9962 26.8799 1308.8 838.44 2216.25 2216.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.001024 2048 160 240 17536 1.49504 7.09632 101.389 110.025 110.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1910 0.000512 2048 80 320 38144 3.48979 18.7198 104.913 127.163 127.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 3.2e-05 2048 340 1280 454656 128.541 55.918 1234.82 1672.02 3091.49 3091.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1060 0.000128 4096 400 5040 104448 38.3344 28.3234 2033.03 836.206 2936.01 2936.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1560 0.000256 2048 500 1200 63232 5.81264 7.03078 135.057 209.325 357.297 357.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 6.4e-05 2048 150 1080 86016 95.7803 28.289 202.971 835.998 1163.22 1163.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 970 0.000256 512 150 280 65536 2.82682 1.75539 9.94918 90.5114 105.173 105.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1560 0.001024 2048 320 400 16896 1.67056 11.7675 52.4802 65.9695 66.0256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1680 0.000128 512 310 280 135168 6.1193 3.39712 16.7611 103.307 129.742 129.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1520 3.2e-05 1024 120 2240 594432 42.055 26.864 1069.48 836.621 1975.16 1975.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.001024 2048 160 240 17472 1.49024 5.9231 101.343 108.801 108.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1910 0.000512 2048 80 320 38016 3.4816 15.2857 104.67 123.481 123.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 3.2e-05 2048 340 1280 454656 127.483 55.7773 1000.34 1664.82 2848.62 2848.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1060 0.000128 4096 400 5040 104448 38.383 28.3387 1654.53 837.336 2558.7 2558.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1560 0.000256 2048 500 1200 62976 5.79789 7.0055 109.49 208.67 331.032 331.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 6.4e-05 2048 150 1080 79872 95.9625 27.9231 152.124 824.591 1100.79 1100.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 970 0.000256 512 150 280 64512 2.79808 1.68752 8.05405 88.81 101.48 101.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1560 0.001024 2048 320 400 16992 1.67251 21.6815 52.4593 75.8665 75.9213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1680 0.000128 512 310 280 137088 6.1855 3.42246 32.6283 104.593 146.993 147.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1520 3.2e-05 1024 120 2240 596160 42.1851 26.9421 2194.17 838.14 3101.57 3101.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.001024 2048 160 240 17640 1.49754 10.778 101.528 113.847 113.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1910 0.000512 2048 80 320 38160 3.48397 29.8361 104.822 138.187 138.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 3.2e-05 2048 340 1280 458496 128.477 56.2046 1995.22 1676.14 3856.23 3856.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1060 0.000128 4096 400 5040 105120 38.4965 28.3794 3342.05 838.538 4247.57 4247.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1560 0.000256 2048 500 1200 63360 5.85965 7.05018 215.919 209.814 438.715 438.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 6.4e-05 2048 150 1080 85248 96.2116 28.4959 321.408 835.177 1281.48 1281.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 970 0.000256 512 150 280 65664 2.82298 1.7047 15.6717 90.8013 111.128 111.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1560 0.001024 2048 320 400 16848 1.66394 15.317 52.223 69.2576 69.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1680 0.000128 512 310 280 135936 6.13242 3.41034 21.2787 103.782 134.767 134.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1520 3.2e-05 1024 120 2240 595584 42.0538 26.9148 1419.22 837.506 2325.82 2325.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.001024 2048 160 240 17568 1.49706 6.8648 101.479 109.883 109.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1910 0.000512 2048 80 320 38016 3.46931 19.7059 104.535 127.753 127.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 3.2e-05 2048 340 1280 456192 127.979 55.9493 1289.7 1669.28 3143.11 3143.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1060 0.000128 4096 400 5040 104832 38.4271 28.3834 2163.53 838.383 3068.83 3068.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1560 0.000256 2048 500 1200 63072 5.81462 7.03331 140.131 209.043 362.093 362.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 6.4e-05 2048 150 1080 82944 95.7364 28.0147 202.736 828.562 1155.24 1155.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 970 0.000256 512 150 280 64512 2.81901 1.69482 9.97824 89.5009 104.121 104.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1560 0.001024 2048 320 400 16848 1.6688 13.7994 52.4143 67.9348 67.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1680 0.000128 512 310 280 134784 6.31866 3.41261 18.6539 104.601 133.148 133.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1520 3.2e-05 1024 120 2240 594432 42.1561 26.9312 1243.44 836.818 2149.48 2149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.001024 2048 160 240 17496 1.49706 6.56755 101.479 109.586 109.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1910 0.000512 2048 80 320 38016 3.4831 17.2171 104.73 125.472 125.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 3.2e-05 2048 340 1280 456192 128.159 55.9694 1137.2 1668.87 2990.41 2990.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1060 0.000128 4096 400 5040 104544 38.4502 28.3832 1908.26 835.373 2810.58 2810.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1560 0.000256 2048 500 1200 63072 5.84573 7.03766 123.925 209.238 346.122 346.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 6.4e-05 2048 150 1080 82944 96.7745 28.3673 180.119 834.934 1140.39 1140.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 970 0.000256 512 150 280 65664 2.84294 1.71392 9.23088 90.3095 104.231 104.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1560 0.001024 2048 320 400 16704 1.6599 12.2312 52.2701 66.2145 66.2753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1680 0.000128 512 310 280 133632 6.08013 3.38237 16.8228 102.43 128.882 129.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1520 3.2e-05 1024 120 2240 594432 41.9323 26.8854 1113.18 838.489 2020.62 2020.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.001024 2048 160 240 17280 1.48733 5.89619 100.084 107.512 107.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1910 0.000512 2048 80 320 37728 3.45882 15.616 104.251 123.368 123.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 3.2e-05 2048 340 1280 451584 127.096 55.4568 1004.45 1658.77 2845.96 2846.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1060 0.000128 4096 400 5040 103680 38.336 28.3211 1691.65 836.579 2595 2595.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1560 0.000256 2048 500 1200 62784 5.82454 7.04813 110.777 209.63 333.355 333.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 440 6.4e-05 2048 150 1080 73728 96.2662 27.6725 143.716 817.353 1085.2 1085.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 970 0.000256 512 150 280 62208 2.82042 1.67555 7.85056 87.9022 100.378 100.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1560 0.001024 2048 320 400 16960 1.66502 21.5752 52.3953 75.6881 75.7483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1680 0.000128 512 310 280 136960 6.23395 3.42141 30.6303 105.026 145.478 145.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1520 3.2e-05 1024 120 2240 596480 42.0475 26.9242 2047.43 838.444 2954.99 2955.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.001024 2048 160 240 17600 1.4992 10.2071 101.433 113.183 113.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1910 0.000512 2048 80 320 38160 3.48067 28.1673 104.838 136.53 136.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 3.2e-05 2048 340 1280 458240 128.359 56.0812 1868.94 1676.93 3730.51 3730.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1060 0.000128 4096 400 5040 105280 38.4 28.3814 3142.73 838.87 4048.49 4048.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1560 0.000256 2048 500 1200 63360 5.82573 7.03488 202.501 209.478 424.914 424.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 6.4e-05 2048 150 1080 87040 95.9654 28.4937 306.401 838.638 1269.69 1269.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 970 0.000256 512 150 280 65280 2.81392 1.70106 14.4627 91.0364 110.142 110.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1560 0.001024 2048 320 400 16800 1.66093 14.9458 52.1807 68.8397 68.8955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1680 0.000128 512 310 280 133120 6.18707 3.39763 20.583 103.367 133.699 133.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1520 3.2e-05 1024 120 2240 596480 41.9309 26.8861 1391.16 838.612 2298.73 2298.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.001024 2048 160 240 17440 1.48291 6.96115 100.174 108.664 108.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1910 0.000512 2048 80 320 38080 3.47955 19.1058 104.847 127.476 127.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 3.2e-05 2048 340 1280 455680 128.768 55.9904 1266 1677.08 3128.03 3128.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1060 0.000128 4096 400 5040 104320 38.2507 28.3099 2130.38 835.827 3032.87 3032.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1560 0.000256 2048 500 1200 63040 5.80608 7.03597 137.386 212.574 362.876 362.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 6.4e-05 2048 150 1080 87040 95.8244 28.3026 208.44 839.025 1171.78 1171.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 970 0.000256 512 150 280 64000 2.80742 1.68339 9.93459 90.0734 104.629 104.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1560 0.001024 2048 320 400 16800 1.66157 13.592 52.3952 67.7022 67.7589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1680 0.000128 512 310 280 134400 6.16646 3.40166 17.6605 103.42 130.813 130.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1520 3.2e-05 1024 120 2240 595200 42.0636 26.906 1165.37 837.828 2072.31 2072.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.001024 2048 160 240 17280 1.47949 6.04774 99.9508 107.523 107.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1910 0.000512 2048 80 320 37920 3.4775 16.0498 104.625 124.195 124.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 3.2e-05 2048 340 1280 453120 128.803 55.9461 1055.17 1670.98 2911.1 2911.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1060 0.000128 4096 400 5040 104640 38.3188 28.3479 1786.18 836.229 2689.19 2689.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1560 0.000256 2048 500 1200 62880 5.82042 7.03491 115.724 209.534 338.188 338.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 6.4e-05 2048 150 1080 76800 96.6528 28.0345 154.958 825.468 1105.3 1105.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 970 0.000256 512 150 280 63360 2.83488 1.68954 8.13814 88.8801 101.671 101.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1560 0.001024 2048 320 400 16640 1.65914 11.9658 52.1746 65.8532 65.9113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1680 0.000128 512 310 280 133120 6.20451 3.39373 16.9325 103.464 130.155 130.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1520 3.2e-05 1024 120 2240 596480 41.9703 26.89 1124.31 838.713 2032.02 2032.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.001024 2048 160 240 17280 1.49114 5.58464 100.165 107.284 107.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1910 0.000512 2048 80 320 37760 3.44861 16.1372 104.398 124.026 124.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 3.2e-05 2048 340 1280 450560 129.693 56.023 1035.33 1677.28 2898.54 2898.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1060 0.000128 4096 400 5040 103680 38.2566 28.289 1772.1 833.125 2671.89 2671.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1560 0.000256 2048 500 1200 62720 5.79354 7.01197 113.307 208.819 335.003 335.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 6.4e-05 2048 150 1080 81920 95.6222 27.8938 163.833 825.485 1113.03 1113.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 970 0.000256 512 150 280 64000 2.82429 1.68976 8.38576 88.9721 101.993 102.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1560 0.001024 2048 320 400 16992 1.66707 21.1052 52.4899 75.3137 75.3728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1680 0.000128 512 310 280 136704 6.1481 3.40755 28.833 104.278 142.83 142.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1520 3.2e-05 1024 120 2240 595968 42.0157 26.8786 1902.26 837.576 2808.87 2808.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.001024 2048 160 240 17568 1.49366 9.88624 101.36 112.784 112.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1910 0.000512 2048 80 320 38112 3.47936 26.2328 104.688 134.442 134.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 3.2e-05 2048 340 1280 457728 127.99 55.977 1761.34 1672.96 3618.47 3618.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1060 0.000128 4096 400 5040 104832 38.3164 28.3507 2984.72 837.053 3888.54 3888.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1560 0.000256 2048 500 1200 63360 5.82224 7.06362 190.157 212.355 415.472 415.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 6.4e-05 2048 150 1080 82944 96.2908 28.1784 276.069 832.774 1233.5 1233.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 970 0.000256 512 150 280 65280 2.81792 1.69779 13.7522 90.5012 108.896 109.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1560 0.001024 2048 320 400 16896 1.67418 14.8806 52.5229 69.1283 69.1905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1680 0.000128 512 310 280 135168 6.12285 3.39725 20.3949 103.376 133.458 133.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1520 3.2e-05 1024 120 2240 594432 42.045 26.87 1363.83 837.157 2270.04 2270.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.001024 2048 160 240 17472 1.49709 7.12326 101.392 110.055 110.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1910 0.000512 2048 80 320 38016 3.47955 19.0106 104.745 127.276 127.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 3.2e-05 2048 340 1280 454656 127.539 55.6976 1247.28 1665.94 3096.66 3096.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1060 0.000128 4096 400 5040 104448 38.4106 28.3256 2101.25 837.933 3006.03 3006.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1560 0.000256 2048 500 1200 62976 5.81056 7.00416 136.12 208.81 357.82 357.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 6.4e-05 2048 150 1080 79872 95.9663 27.932 189.912 827.593 1141.59 1141.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 970 0.000256 512 150 280 64512 2.80502 1.68141 9.86227 88.9501 103.429 103.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1560 0.001024 2048 320 400 16704 1.65946 12.5299 52.2291 66.473 66.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1680 0.000128 512 310 280 133632 6.08038 3.38291 17.1022 102.349 129.073 129.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1520 3.2e-05 1024 120 2240 594432 41.9394 26.8764 1129.92 837.824 2036.69 2036.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.001024 2048 160 240 17280 1.4848 6.02112 100.05 107.599 107.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1910 0.000512 2048 80 320 37728 3.44285 15.8202 104.167 123.472 123.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 3.2e-05 2048 340 1280 451584 127.084 55.4663 1022.5 1657 2862.24 2862.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1060 0.000128 4096 400 5040 103680 38.3663 28.3168 1719.89 836.589 2623.27 2623.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1560 0.000256 2048 500 1200 62784 5.81974 7.03283 112.586 209.466 334.975 335.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 6.4e-05 2048 150 1080 73728 96.2735 27.8159 146.037 816.772 1087.08 1087.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 970 0.000256 512 150 280 62208 2.82074 1.67453 7.9816 87.8211 100.423 100.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1560 0.001024 2048 320 400 16512 1.65478 12.0619 52.014 65.7848 65.8419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1680 0.000128 512 310 280 135168 6.12992 3.39798 16.0855 103.529 129.303 129.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1520 3.2e-05 1024 120 2240 592896 42.2467 26.883 1057.98 837.603 1964.85 1964.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.001024 2048 160 240 17280 1.49235 4.97254 101.397 107.905 107.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1910 0.000512 2048 80 320 37632 3.45347 14.8724 104.251 122.62 122.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 3.2e-05 2048 340 1280 442368 128.307 55.0843 938.96 1650.34 2772.9 2773.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1060 0.000128 4096 400 5040 102912 38.4046 28.3095 1595.27 835.036 2497.13 2497.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1560 0.000256 2048 500 1200 62976 5.81824 7.02288 106.031 209.385 328.33 328.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 440 6.4e-05 2048 150 1080 73728 97.3782 28.0064 138.209 825.841 1089.63 1089.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 970 0.000256 512 150 280 64512 2.81837 1.68976 7.81104 89.1112 101.554 101.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1560 0.001024 2048 320 400 17000 1.668 21.1292 52.524 75.3746 75.4319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1680 0.000128 512 310 280 136000 6.232 3.41811 29.7038 104.321 143.836 143.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1520 3.2e-05 1024 120 2240 596000 42.214 26.9681 2007.85 838.147 2915.32 2915.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.001024 2048 160 240 17600 1.5009 9.86464 101.456 112.863 112.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1910 0.000512 2048 80 320 38100 3.47456 27.3205 104.669 135.507 135.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 3.2e-05 2048 340 1280 457600 128.681 56.1151 1832.14 1674.03 3691.17 3691.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1060 0.000128 4096 400 5040 105200 38.621 28.416 3077.96 839.775 3984.88 3985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1560 0.000256 2048 500 1200 63400 5.86381 7.06102 198.69 209.608 421.296 421.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 6.4e-05 2048 150 1080 83200 96.6613 28.2444 288.176 836.598 1249.87 1250.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 970 0.000256 512 150 280 65600 2.82874 1.70595 14.4376 90.5822 109.688 109.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1560 0.001024 2048 320 400 16800 1.66205 15.9056 52.2405 69.8619 69.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1680 0.000128 512 310 280 134400 6.17622 3.40342 20.3102 103.302 133.35 133.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1520 3.2e-05 1024 120 2240 595200 42.1879 26.938 1362.6 837.059 2268.92 2269.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.001024 2048 160 240 17400 1.48685 6.69981 100.126 108.356 108.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1910 0.000512 2048 80 320 38000 3.46963 18.9501 104.654 127.116 127.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 3.2e-05 2048 340 1280 454400 128.007 55.8018 1235.33 1665.43 3084.76 3084.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1060 0.000128 4096 400 5040 104800 38.5655 28.3981 2081.78 837.949 2986.8 2986.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1560 0.000256 2048 500 1200 62800 5.8239 7.02029 134.365 208.769 356.052 356.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 6.4e-05 2048 150 1080 76800 96.8708 27.9497 181.784 824.619 1131.41 1131.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 970 0.000256 512 150 280 64000 2.82554 1.68912 9.74256 92.0826 106.467 106.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1560 0.001024 2048 320 400 16800 1.66707 13.6075 52.5581 67.8847 67.9423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1680 0.000128 512 310 280 134400 6.18547 3.40045 17.641 103.46 130.849 130.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1520 3.2e-05 1024 120 2240 595200 42.2236 26.9965 1177.89 837.923 2085.17 2085.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.001024 2048 160 240 17400 1.49491 6.29965 101.488 109.326 109.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1910 0.000512 2048 80 320 37800 3.46154 16.1889 104.465 124.158 124.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 3.2e-05 2048 340 1280 451200 130.096 56.1848 1069.64 1675.72 2931.83 2931.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1060 0.000128 4096 400 5040 103200 38.5359 28.3447 1837.33 832.698 2737.02 2737.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1560 0.000256 2048 500 1200 62400 5.83094 7.02717 116.031 208.674 337.634 337.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 6.4e-05 2048 150 1080 76800 96.887 28.0115 158.238 825.635 1108.96 1109.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 970 0.000256 512 150 280 64800 2.81146 1.69574 8.69741 89.0739 102.406 102.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1560 0.001024 2048 320 400 16400 1.64605 13.0696 51.6953 66.4621 66.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1680 0.000128 512 310 280 134400 6.1744 3.39763 16.4506 103.418 129.603 129.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1520 3.2e-05 1024 120 2240 595200 42.045 26.9088 1084.08 837.162 1990.33 1990.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.001024 2048 160 240 17200 1.48528 5.37459 100.117 107.022 107.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1910 0.000512 2048 80 320 37600 3.44253 15.7426 104.088 123.315 123.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 3.2e-05 2048 340 1280 448000 127.126 55.1445 972.829 1648.45 2803.75 2803.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1060 0.000128 4096 400 5040 104000 38.3676 28.3445 1648.01 834.486 2549.32 2549.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1560 0.000256 2048 500 1200 62400 5.82637 7.0305 106.867 209.264 329.062 329.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 6.4e-05 2048 150 1080 76800 96.7631 27.9204 147.469 824.906 1097.24 1097.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 970 0.000256 512 150 280 64000 2.82909 1.69216 8.05846 89.0743 101.783 101.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1560 0.001024 2048 320 384 17152 1.66736 17.2774 52.5264 71.5251 71.5876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1680 0.000128 512 310 288 137728 6.19763 3.40992 43.8877 105.008 158.661 158.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1520 3.2e-05 1024 120 2256 596224 41.9754 26.8882 1644.86 838.837 2552.69 2552.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.001024 2048 160 240 17696 1.48442 8.2615 101.567 111.357 111.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1910 0.000512 2048 80 336 38208 3.49427 23.5313 104.953 132.022 132.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 3.2e-05 2048 340 1296 457728 128.305 56.0681 1526.26 1677.22 3388.05 3388.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1060 0.000128 4096 400 5040 105344 38.316 28.3396 2551 838.727 3456.49 3456.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1560 0.000256 2048 500 1200 63040 5.8327 7.05446 166.339 209.819 389.12 389.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 440 6.4e-05 2048 150 1104 87040 96.0629 28.3383 427.876 838.76 1391.22 1391.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 970 0.000256 512 150 288 64512 2.85805 1.7073 11.9201 91.3873 108.001 108.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1560 0.001024 2048 320 384 17088 1.66272 10.9843 52.3947 65.0928 65.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1680 0.000128 512 310 288 137216 6.18352 3.40787 42.3518 104.593 156.692 156.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1520 3.2e-05 1024 120 2256 595968 42.0226 26.8861 1064.83 837.806 1971.68 1971.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1280 0.001024 2048 160 240 17664 1.48205 17.1786 101.523 120.227 120.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1910 0.000512 2048 80 336 38144 3.47693 15.3601 104.778 123.66 123.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1100 3.2e-05 2048 340 1296 456704 128.674 56.0722 1024.08 1675.82 2884.83 2884.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1060 0.000128 4096 400 5040 105216 38.4142 28.3546 1625.5 838.064 2530.45 2530.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1560 0.000256 2048 500 1200 62848 5.83674 7.05424 294.127 209.365 516.459 516.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 440 6.4e-05 2048 150 1104 86016 95.9023 28.266 406.453 847.603 1378.41 1378.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 970 0.000256 512 150 288 64000 2.86582 1.70579 17.2 90.9321 112.832 112.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1560 0.001024 2048 320 384 17088 1.66707 9.12179 52.48 63.3203 63.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1680 0.000128 512 310 288 136704 6.15926 3.40605 43.7406 104.27 157.73 157.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1520 3.2e-05 1024 120 2256 595200 41.9818 26.8756 879.024 837.462 1785.48 1785.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1280 0.001024 2048 160 240 17568 1.47456 16.9513 101.35 119.819 119.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1910 0.000512 2048 80 336 38112 3.47299 12.6212 104.769 120.906 120.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1100 3.2e-05 2048 340 1296 454656 129.328 55.882 2236.96 1672.74 4095.1 4095.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1060 0.000128 4096 400 5040 104832 38.3549 28.3299 1341.49 836.925 2245.21 2245.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1560 0.000256 2048 500 1200 62784 5.83597 7.02902 295.863 209.435 518.236 518.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 440 6.4e-05 2048 150 1104 82944 96.6095 28.2952 389.889 832.575 1347.56 1347.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 970 0.000256 512 150 288 63744 2.8535 1.70086 16.7911 90.6601 112.133 112.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1560 0.001024 2048 320 384 17160 1.66691 16.3928 52.5559 70.6698 70.7297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1680 0.000128 512 310 288 137600 6.21242 3.41859 23.5329 104.982 138.306 138.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1520 3.2e-05 1024 120 2256 596160 42.1742 26.9515 1606.76 838.707 2514.72 2514.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.001024 2048 160 240 17680 1.50202 7.77379 101.541 110.86 110.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1910 0.000512 2048 80 336 38200 3.50413 22.8155 104.926 131.287 131.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 3.2e-05 2048 340 1296 458240 128.596 56.1382 1467.84 1676.44 3329.21 3329.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1060 0.000128 4096 400 5040 105280 38.5568 28.3935 2466.52 838.499 3372.07 3372.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1560 0.000256 2048 500 1200 63040 5.86675 7.09386 159.017 209.776 381.824 381.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 440 6.4e-05 2048 150 1104 87040 96.0938 28.4516 241.429 838.628 1204.78 1204.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 970 0.000256 512 150 288 64640 2.87082 1.71168 11.0303 90.8777 106.616 106.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1560 0.001024 2048 320 384 17120 1.66931 10.8835 52.5209 65.1267 65.1874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1680 0.000128 512 310 288 136960 6.24979 3.41696 39.0252 104.944 153.797 153.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1520 3.2e-05 1024 120 2256 595840 42.0481 26.9228 1047.51 837.798 1954.41 1954.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.001024 2048 160 240 17600 1.47251 5.27715 101.394 108.184 108.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1910 0.000512 2048 80 336 38160 3.5097 15.2576 104.863 123.673 123.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 3.2e-05 2048 340 1296 458240 128.321 56.1697 962.363 1675.46 2822.5 2822.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1060 0.000128 4096 400 5040 105280 38.4535 28.3849 1608.95 838.137 2514.03 2514.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1560 0.000256 2048 500 1200 62880 5.83027 7.03648 104.294 209.316 326.551 326.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 440 6.4e-05 2048 150 1104 87040 95.9846 28.3177 159.242 838.037 1121.77 1121.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 970 0.000256 512 150 288 64000 2.84538 1.69574 7.6624 90.4204 102.753 102.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1560 0.001024 2048 320 384 17040 1.66298 8.97238 52.45 63.1396 63.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1680 0.000128 512 310 288 136320 6.21936 3.41594 38.7325 104.617 153.145 153.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1520 3.2e-05 1024 120 2256 595200 42.1662 26.9289 860.105 837.568 1766.9 1767.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.001024 2048 160 240 17520 1.46733 4.32922 101.323 107.162 107.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1910 0.000512 2048 80 336 38040 3.46522 12.3372 104.716 120.561 120.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 3.2e-05 2048 340 1296 453120 129.033 56.0067 777.902 1669.87 2633 2633.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1060 0.000128 4096 400 5040 105120 38.513 28.3933 1311.38 838.735 2217.12 2217.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1560 0.000256 2048 500 1200 62880 5.85114 7.08128 86.3114 209.783 309.1 309.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 440 6.4e-05 2048 150 1104 84480 96.7857 28.341 367.858 835.294 1328.47 1328.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 970 0.000256 512 150 288 64320 2.8609 1.7065 6.55434 90.3589 101.608 101.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1560 0.001024 2048 320 384 17136 1.66707 21.1005 52.4779 75.3024 75.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1680 0.000128 512 310 288 137472 6.18989 3.41008 32.5941 104.745 147.096 147.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1520 3.2e-05 1024 120 2256 595968 42.0365 26.9268 2264.46 837.891 3171.46 3171.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.001024 2048 160 240 17664 1.49555 11.5127 101.476 114.529 114.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1910 0.000512 2048 80 336 38160 3.47555 31.6948 104.771 139.986 140.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 3.2e-05 2048 340 1296 456192 128.502 55.989 2042.67 1672.6 3899.96 3900.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1060 0.000128 4096 400 5040 105216 38.3631 28.3595 3401.92 837.664 4306.42 4306.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1560 0.000256 2048 500 1200 62976 5.8392 7.15491 221.033 209.577 443.676 443.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 440 6.4e-05 2048 150 1104 86016 96.189 28.3007 334.576 836.437 1295.69 1295.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 970 0.000256 512 150 288 64512 2.85571 1.71008 15.3923 91.0561 111.142 111.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1560 0.001024 2048 320 384 17088 1.66931 13.5206 52.528 67.7697 67.8283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1680 0.000128 512 310 288 136704 6.15325 3.40218 21.0958 104.351 135.169 135.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1520 3.2e-05 1024 120 2256 595200 41.9697 27.1647 1410.08 838.18 2317.53 2317.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.001024 2048 160 240 17568 1.49267 6.95706 101.396 109.888 109.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1910 0.000512 2048 80 336 38112 3.48163 19.9516 104.862 128.339 128.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 3.2e-05 2048 340 1296 454656 128.744 55.9607 1278.84 1674.16 3137.9 3138.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1060 0.000128 4096 400 5040 104832 38.3355 28.3179 2138.8 837.532 3043.1 3043.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1560 0.000256 2048 500 1200 62784 5.82451 7.04451 139.302 209.621 361.867 361.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 440 6.4e-05 2048 150 1104 82944 96.2595 28.1641 202.611 833.361 1160.58 1160.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 970 0.000256 512 150 288 63744 2.85229 1.69846 9.90118 89.9928 104.572 104.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1560 0.001024 2048 320 384 16992 1.66451 11.4729 52.3484 65.5379 65.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1680 0.000128 512 310 288 135936 6.14221 3.40582 17.1596 103.777 130.645 130.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1520 3.2e-05 1024 120 2256 595584 42.0399 26.9169 1140.82 837.464 2047.37 2047.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.001024 2048 160 240 17568 1.49197 5.54998 101.47 108.554 108.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1910 0.000512 2048 80 336 38016 3.4896 16.4555 104.639 124.626 124.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 3.2e-05 2048 340 1296 451584 129.218 55.895 1024.35 1668.61 2878.27 2878.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1060 0.000128 4096 400 5040 104832 38.4236 28.3866 1723.17 838.052 2628.14 2628.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1560 0.000256 2048 500 1200 62496 5.82403 7.02698 111.173 209.034 333.129 333.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 440 6.4e-05 2048 150 1104 82944 95.7293 28.0083 164.236 828.493 1116.65 1116.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 970 0.000256 512 150 288 63360 2.84496 1.69354 8.03728 89.3731 102.078 102.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1560 0.001024 2048 320 384 16896 1.65955 10.095 52.2203 64.0286 64.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1680 0.000128 512 310 288 135168 6.11578 3.40339 54.1045 103.303 167.087 167.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1520 3.2e-05 1024 120 2256 594432 42.0817 26.8701 964.879 836.567 1870.54 1870.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.001024 2048 160 240 17472 1.4744 4.87834 101.351 107.748 107.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1910 0.000512 2048 80 336 38016 3.49482 13.9384 104.78 122.255 122.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 3.2e-05 2048 340 1296 448512 129.082 55.6789 862.426 1664.75 2712.14 2712.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1060 0.000128 4096 400 5040 104448 38.4093 28.3378 1453.83 837.343 2358.02 2358.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1560 0.000256 2048 500 1200 62208 5.8049 7.00256 94.5742 208.807 316.265 316.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 440 6.4e-05 2048 150 1104 79872 96.0663 27.9626 455.028 824.6 1403.86 1404.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 970 0.000256 512 150 288 62976 2.83901 1.68499 7.45424 89.4158 101.524 101.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1560 0.001024 2048 320 384 17136 1.66707 20.5723 52.4989 74.7909 74.8483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1680 0.000128 512 310 288 137088 6.21885 3.41587 30.5996 104.745 145.141 145.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1520 3.2e-05 1024 120 2256 595840 42.1891 26.9501 2101.48 837.834 3008.58 3008.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.001024 2048 160 240 17640 1.49699 10.8073 101.436 113.784 113.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1910 0.000512 2048 80 336 38192 3.48365 29.6477 104.87 138.044 138.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 3.2e-05 2048 340 1296 456960 128.576 56.0325 1897.59 1672.61 3755.01 3755.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1060 0.000128 4096 400 5040 105280 38.4923 28.3865 3141.88 839.176 4048.04 4048.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1560 0.000256 2048 500 1200 62944 5.85942 7.05331 204.781 209.616 427.383 427.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 6.4e-05 2048 150 1104 86016 96.4162 28.3259 310.128 836.536 1271.59 1271.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 970 0.000256 512 150 288 64512 2.86486 1.70922 14.4982 91.0651 110.266 110.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1560 0.001024 2048 320 384 17024 1.66294 13.2212 52.3471 67.284 67.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1680 0.000128 512 310 288 136192 6.25674 3.41056 20.1705 104.784 134.781 134.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1520 3.2e-05 1024 120 2256 595840 42.0624 26.925 1320.14 837.58 2226.84 2226.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.001024 2048 160 240 17584 1.48749 6.72358 101.431 109.685 109.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1910 0.000512 2048 80 336 38080 3.47907 18.5223 104.72 126.765 126.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 3.2e-05 2048 340 1296 455168 128.837 56.0783 1196.73 1672.61 3054.45 3054.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1060 0.000128 4096 400 5040 104832 38.4105 28.3633 1987.8 836.828 2891.51 2891.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1560 0.000256 2048 500 1200 62720 5.83245 7.05536 130.573 209.46 352.992 353.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 6.4e-05 2048 150 1104 86016 96.2233 28.3136 197.081 840.305 1162.11 1162.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 970 0.000256 512 150 288 64512 2.85725 1.7073 9.63882 90.684 105.014 105.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1560 0.001024 2048 320 384 16968 1.6591 10.9893 52.3988 65.0998 65.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1680 0.000128 512 310 288 137088 6.23328 3.41606 16.3461 104.934 131.092 131.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1520 3.2e-05 1024 120 2256 594048 42.1692 26.9284 1076.52 837.338 1983.09 1983.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.001024 2048 160 240 17472 1.49126 5.49267 101.329 108.358 108.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1910 0.000512 2048 80 336 37968 3.46794 15.5555 104.68 123.748 123.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 3.2e-05 2048 340 1296 456960 128.504 56.0862 986.656 1674.53 2845.98 2846.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1060 0.000128 4096 400 5040 104832 38.5204 28.3894 1632.9 838.001 2537.92 2538.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1560 0.000256 2048 500 1200 62832 5.84499 7.06426 106.81 209.834 329.625 329.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 440 6.4e-05 2048 150 1104 86016 96.4081 28.3978 162.154 837.649 1124.79 1124.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 970 0.000256 512 150 288 64512 2.87258 1.7105 7.9352 90.7318 103.379 103.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1560 0.001024 2048 320 384 16800 1.65504 9.65632 52.0999 63.4634 63.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1680 0.000128 512 310 288 132608 6.25616 3.39558 14.7941 103.765 128.369 128.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1520 3.2e-05 1024 120 2256 594944 42.0445 26.8698 972.572 837.387 1879 1879.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.001024 2048 160 240 17472 1.49504 4.92128 101.48 107.94 107.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1910 0.000512 2048 80 336 37856 3.47363 14.0775 104.522 122.115 122.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 3.2e-05 2048 340 1296 451584 129.329 55.9805 883.792 1674.85 2744.14 2744.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1060 0.000128 4096 400 5040 104832 38.344 28.3176 1477.49 838.283 2382.54 2382.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1560 0.000256 2048 500 1200 62272 5.79686 7.00547 96.3264 208.773 317.973 318.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 440 6.4e-05 2048 150 1104 78848 96.3533 27.9416 135.595 828.089 1088.16 1088.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 970 0.000256 512 150 288 62720 2.86454 1.69018 7.26291 89.3804 101.325 101.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1560 0.001024 2048 320 384 17088 1.66298 19.7446 52.4461 73.9065 73.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1680 0.000128 512 310 288 137216 6.18064 3.41402 30.2132 104.685 144.659 144.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1520 3.2e-05 1024 120 2256 595968 42.023 26.8825 1998.91 838.554 2906.51 2906.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.001024 2048 160 240 17664 1.49498 10.2236 101.569 113.331 113.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1910 0.000512 2048 80 336 38144 3.4736 28.5989 104.879 136.997 137.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 3.2e-05 2048 340 1296 456704 128.635 56.0189 1841.11 1676.98 3702.94 3703.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1060 0.000128 4096 400 5040 105216 38.3865 28.3445 3026.67 838.969 3932.48 3932.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1560 0.000256 2048 500 1200 62848 5.82784 7.02669 198.072 209.545 420.544 420.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 6.4e-05 2048 150 1104 86016 95.8139 28.2685 300.492 835.935 1260.7 1260.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 970 0.000256 512 150 288 64000 2.86272 1.70515 14.2518 90.9189 109.867 109.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1560 0.001024 2048 320 384 17024 1.66237 13.2476 52.3927 67.3561 67.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1680 0.000128 512 310 288 137216 6.17949 3.40787 19.4597 104.629 133.831 133.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1520 3.2e-05 1024 120 2256 595968 42.0212 26.8902 1275.8 837.834 2182.68 2182.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.001024 2048 160 240 17536 1.49629 6.76589 101.351 109.657 109.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1910 0.000512 2048 80 336 38016 3.47341 18.4114 104.599 126.527 126.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 3.2e-05 2048 340 1296 454656 128.518 55.8735 1185.46 1670.15 3040.2 3040.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1060 0.000128 4096 400 5040 104448 38.3447 28.3203 1937.66 835.608 2840.05 2840.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1560 0.000256 2048 500 1200 62720 5.82246 7.02259 128.785 209.177 350.886 350.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 6.4e-05 2048 150 1104 86016 95.7572 28.3437 195.432 835.403 1155.12 1155.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 970 0.000256 512 150 288 63488 2.87635 1.70394 9.1639 90.4827 104.352 104.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1560 0.001024 2048 320 384 16896 1.65888 11.5388 52.2673 65.5177 65.5761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1680 0.000128 512 310 288 135168 6.1167 3.39763 16.4958 103.387 129.554 129.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1520 3.2e-05 1024 120 2256 594432 42.0532 26.871 1038.79 837.253 1945.1 1945.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.001024 2048 160 240 17472 1.49094 5.45478 101.391 108.379 108.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1910 0.000512 2048 80 336 38016 3.48979 15.6808 104.859 124.072 124.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 3.2e-05 2048 340 1296 448512 129.088 55.6401 981.127 1666.66 2832.71 2832.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1060 0.000128 4096 400 5040 104448 38.4038 28.3238 1613.77 838.033 2518.64 2518.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1560 0.000256 2048 500 1200 62208 5.79702 7.02474 107.805 208.845 329.544 329.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 6.4e-05 2048 150 1104 79872 95.9896 27.9654 153.565 826.871 1104.58 1104.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 970 0.000256 512 150 288 62976 2.8385 1.68336 7.76006 90.0007 102.409 102.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1560 0.001024 2048 320 384 16896 1.66294 10.1389 52.4365 64.2908 64.3546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1680 0.000128 512 310 288 135168 6.29757 3.4127 14.4313 104.801 129.104 129.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1520 3.2e-05 1024 120 2256 595968 41.9852 26.8861 916.974 838.717 1824.69 1824.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.001024 2048 160 240 17408 1.49299 4.55885 101.398 107.495 107.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1910 0.000512 2048 80 336 37888 3.49184 14.0677 104.685 122.287 122.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 3.2e-05 2048 340 1296 450560 129.405 55.9326 868.079 1671.81 2725.42 2725.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1060 0.000128 4096 400 5040 104448 38.383 28.32 1422.52 837.002 2326.33 2326.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1560 0.000256 2048 500 1200 62464 5.8257 7.03171 95.081 209.697 317.707 317.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 440 6.4e-05 2048 150 1104 81920 96.7506 28.3136 138.776 836.407 1100.43 1100.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 970 0.000256 512 150 288 63488 2.88304 1.70595 6.83213 89.5655 101.111 101.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1560 0.001024 2048 320 384 17064 1.66288 20.1873 52.396 74.2973 74.3574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1680 0.000128 512 310 288 137088 6.18835 3.41811 29.1222 104.592 143.483 143.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1520 3.2e-05 1024 120 2256 595584 42.1838 26.9434 1954.51 838.126 2861.9 2862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.001024 2048 160 240 17640 1.49987 10.2238 101.519 113.287 113.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1910 0.000512 2048 80 336 38160 3.49555 28.1641 104.929 136.632 136.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 3.2e-05 2048 340 1296 456192 129.049 56.1581 1796.53 1676.15 3658.08 3658.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1060 0.000128 4096 400 5040 105120 38.4843 28.3874 3039.03 838.524 3944.53 3944.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1560 0.000256 2048 500 1200 62928 5.85741 7.10211 193.941 209.806 416.79 416.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 6.4e-05 2048 150 1104 85248 96.2155 28.3081 292.774 835.322 1252.81 1252.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 970 0.000256 512 150 288 63936 2.86522 1.7025 13.9738 91.9858 110.654 110.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1560 0.001024 2048 320 384 16992 1.66502 14.0838 52.399 68.2015 68.2591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1680 0.000128 512 310 288 135936 6.13818 3.40765 20.311 103.88 133.896 134.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1520 3.2e-05 1024 120 2256 595584 42.0607 26.9144 1363.8 838.312 2271.22 2271.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.001024 2048 160 240 17568 1.50064 6.49494 101.523 109.562 109.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1910 0.000512 2048 80 336 38016 3.47546 19.756 104.745 128.02 128.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 3.2e-05 2048 340 1296 451584 129.21 55.8797 1229.13 1670.94 3085.35 3085.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1060 0.000128 4096 400 5040 104832 38.4359 28.388 2078.54 838.9 2984.38 2984.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1560 0.000256 2048 500 1200 62496 5.82214 7.02992 134.114 209.248 356.287 356.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 6.4e-05 2048 150 1104 82944 95.7434 28.0487 196.845 829.429 1150.25 1150.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 970 0.000256 512 150 288 63360 2.84467 1.69546 9.57725 89.5359 103.781 103.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1560 0.001024 2048 320 384 16848 1.65683 12.7111 52.198 66.6205 66.6788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1680 0.000128 512 310 288 134784 6.30822 3.41472 17.3985 104.694 131.973 132.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1520 3.2e-05 1024 120 2256 594432 42.1444 27.577 1155.2 837.548 2062.61 2062.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.001024 2048 160 240 17496 1.49629 5.49478 101.521 108.554 108.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1910 0.000512 2048 80 336 38016 3.51027 17.1868 104.922 125.662 125.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 3.2e-05 2048 340 1296 449280 129.763 55.9411 1038.11 1670.35 2894.35 2894.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1060 0.000128 4096 400 5040 104544 38.4341 28.377 1765.11 836.11 2668.13 2668.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1560 0.000256 2048 500 1200 62640 5.84662 7.03322 114.845 209.421 337.218 337.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 6.4e-05 2048 150 1104 82944 96.7651 28.3227 168.029 837.652 1130.95 1131.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 970 0.000256 512 150 288 63936 2.88186 1.70803 8.60067 90.3534 103.674 103.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1560 0.001024 2048 320 384 16704 1.65098 11.3889 51.9608 65.0564 65.1153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1680 0.000128 512 310 288 133632 6.0897 3.38125 17.1219 102.334 129.089 129.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1520 3.2e-05 1024 120 2256 594432 41.934 26.8824 1154.56 837.727 2061.24 2061.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.001024 2048 160 240 17280 1.48435 6.00141 100.039 107.57 107.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1910 0.000512 2048 80 336 37728 3.44451 17.055 104.255 124.799 124.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 3.2e-05 2048 340 1296 442368 128.942 55.2881 1027.25 1656.77 2868.44 2868.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1060 0.000128 4096 400 5040 103680 38.3528 28.3192 1754.61 835.799 2657.18 2657.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1560 0.000256 2048 500 1200 62208 5.81792 7.05754 114.469 209.434 336.849 336.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 440 6.4e-05 2048 150 1104 73728 96.2921 27.6485 150.677 816.589 1091.39 1091.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 970 0.000256 512 150 288 62208 2.82038 1.67552 8.41965 87.8379 100.881 100.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1560 0.001024 2048 320 384 17120 1.67037 20.4051 52.5656 74.6948 74.7541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1680 0.000128 512 310 288 136960 6.23968 3.42131 28.8652 105.032 143.717 143.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1520 3.2e-05 1024 120 2256 595840 42.0457 26.9228 1915.24 838.468 2822.82 2822.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.001024 2048 160 240 17600 1.4889 9.91645 101.437 112.892 112.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1910 0.000512 2048 80 336 38160 3.49104 27.9239 104.944 136.402 136.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 3.2e-05 2048 340 1296 458240 128.347 56.0777 1781.36 1676.99 3642.98 3643.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1060 0.000128 4096 400 5040 105280 38.4216 28.3853 3025.99 840.157 3933.07 3933.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1560 0.000256 2048 500 1200 62880 5.82698 7.03693 193.499 209.484 415.921 416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 6.4e-05 2048 150 1104 87040 95.9561 28.4017 294.426 838.773 1257.75 1257.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 970 0.000256 512 150 288 64000 2.84739 1.69619 13.6955 90.9871 109.356 109.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1560 0.001024 2048 320 384 16960 1.66099 14.2163 52.2901 68.2185 68.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1680 0.000128 512 310 288 133120 6.18416 3.39267 20.3939 103.256 133.389 133.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1520 3.2e-05 1024 120 2256 595200 41.9481 26.8834 1384.67 837.693 2291.34 2291.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.001024 2048 160 240 17440 1.49866 7.168 100.118 108.827 108.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1910 0.000512 2048 80 336 38080 3.49184 20.1218 104.83 128.485 128.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 3.2e-05 2048 340 1296 455680 128.768 56.1417 1269.81 1675.23 3130.15 3130.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1060 0.000128 4096 400 5040 104320 38.2659 28.3054 2117.49 835.55 3019.72 3019.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1560 0.000256 2048 500 1200 62720 5.79978 7.04717 137.885 209.044 359.847 359.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 6.4e-05 2048 150 1104 87040 95.8236 28.5609 209.852 838.056 1172.48 1172.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 970 0.000256 512 150 288 62720 2.83594 1.68637 9.75792 91.0863 105.49 105.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1560 0.001024 2048 320 384 16800 1.6528 12.6607 52.1225 66.4873 66.5475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1680 0.000128 512 310 288 134400 6.16074 3.40582 17.3918 103.399 130.516 130.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1520 3.2e-05 1024 120 2256 595200 42.0635 26.9107 1146.21 837.668 2052.98 2053.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.001024 2048 160 240 17280 1.48064 5.97517 99.9547 107.452 107.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1910 0.000512 2048 80 336 37920 3.47171 16.8869 104.713 125.112 125.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 3.2e-05 2048 340 1296 453120 128.783 55.9004 1039.08 1670.05 2894.01 2894.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1060 0.000128 4096 400 5040 104640 38.307 28.3526 1749.53 836.053 2652.35 2652.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1560 0.000256 2048 500 1200 62400 5.83133 7.03446 113.76 209.437 336.134 336.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 6.4e-05 2048 150 1104 76800 96.6271 27.9571 154.61 825.231 1104.61 1104.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 970 0.000256 512 150 288 63360 2.83878 1.68755 8.02026 88.8806 101.552 101.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1560 0.001024 2048 320 384 16640 1.65053 12.1145 51.9144 65.7318 65.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1680 0.000128 512 310 288 133120 6.1977 3.39763 16.0449 103.46 129.264 129.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1520 3.2e-05 1024 120 2256 593920 42.0421 26.8954 1069.59 838.672 1977.33 1977.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.001024 2048 160 240 17280 1.48886 5.03696 100.16 106.729 106.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1910 0.000512 2048 80 336 37760 3.45168 16.0707 104.503 124.069 124.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 3.2e-05 2048 340 1296 450560 129.708 56.0042 965.959 1677.34 2829.21 2829.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1060 0.000128 4096 400 5040 103680 38.2485 28.2706 1611.56 833.116 2511.29 2511.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1560 0.000256 2048 500 1200 62080 5.80358 7.05722 105.086 210.533 328.552 328.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 440 6.4e-05 2048 150 1104 81920 95.6166 27.8779 154.416 825.462 1103.56 1103.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 970 0.000256 512 150 288 61440 2.88483 1.68947 7.47725 89.074 101.249 101.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1560 0.001024 2048 320 400 17056 1.66912 17.7695 52.5312 72.0237 72.0835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1680 0.000128 512 310 250 137216 6.21856 3.4087 39.3468 105.008 154.146 154.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1520 3.2e-05 1024 120 2250 596736 41.9663 26.8902 1696.44 838.855 2604.29 2604.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.001024 2048 160 250 17600 1.47642 8.79222 101.514 111.826 111.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1910 0.000512 2048 80 350 38176 3.4911 25.681 104.962 134.176 134.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 3.2e-05 2048 340 1300 459776 127.865 55.9636 1582.79 1676.91 3443.73 3443.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1060 0.000128 4096 400 5050 105088 38.3686 28.3378 2669.52 838.774 3575.11 3575.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1560 0.000256 2048 500 1200 63488 5.8217 7.11453 173.236 212.597 398.845 398.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 440 6.4e-05 2048 150 1100 77824 98.3154 28.3102 389.559 838.761 1355.14 1355.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 970 0.000256 512 150 300 64000 2.87334 1.70803 12.8959 91.3769 108.985 109.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1560 0.001024 2048 320 400 17024 1.67309 12.0531 52.474 66.2531 66.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1680 0.000128 512 310 250 136192 6.22774 3.41168 38.2746 104.578 152.653 152.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1520 3.2e-05 1024 120 2250 596480 42.0254 26.884 1099.79 837.618 2006.46 2006.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1280 0.001024 2048 160 250 17536 1.47344 16.7629 101.377 119.659 119.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1910 0.000512 2048 80 350 38144 3.49779 16.5511 104.843 124.936 124.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1100 3.2e-05 2048 340 1300 458752 128.209 55.9681 1059.66 1675.11 2919.14 2919.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1060 0.000128 4096 400 5050 104960 38.4245 28.3469 1691.89 837.888 2596.66 2596.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1560 0.000256 2048 500 1200 63360 5.84045 7.03078 294.741 209.316 517.007 517.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 440 6.4e-05 2048 150 1100 75776 98.7172 28.3027 365.058 835.101 1327.37 1327.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 970 0.000256 512 150 300 63488 2.8735 1.70541 17.9272 91.0104 113.644 113.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1560 0.001024 2048 320 400 16992 1.66538 10.0061 52.5217 64.2472 64.3061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1680 0.000128 512 310 250 135168 6.22966 3.40752 38.9502 104.342 153.086 153.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1520 3.2e-05 1024 120 2250 595968 41.997 26.8882 903.196 838.051 1810.27 1810.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1280 0.001024 2048 160 250 17472 1.47958 16.7216 101.335 119.58 119.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1910 0.000512 2048 80 350 38112 3.48592 13.5406 104.933 122.003 122.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1100 3.2e-05 2048 340 1300 457728 128.388 56.0137 2261.99 1673.91 4120.5 4120.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1060 0.000128 4096 400 5050 104832 38.349 28.3354 1383.68 837.415 2287.88 2287.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1560 0.000256 2048 500 1200 63360 5.8368 7.0472 296.621 209.58 519.158 519.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 440 6.4e-05 2048 150 1100 73728 98.4899 28.2304 352.935 833.167 1313.02 1313.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 970 0.000256 512 150 300 62976 2.87379 1.69789 17.4419 91.182 113.327 113.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1560 0.001024 2048 320 400 17040 1.66912 16.8992 52.4686 71.0913 71.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1680 0.000128 512 310 250 137600 6.21674 3.5369 21.7227 104.929 136.564 136.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1520 3.2e-05 1024 120 2250 596800 42.1537 27.7142 1609.79 838.281 2518.09 2518.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.001024 2048 160 250 17600 1.49709 8.23677 101.492 111.268 111.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1910 0.000512 2048 80 350 38160 3.48979 23.9421 104.856 132.332 132.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 3.2e-05 2048 340 1300 459520 128.415 56.1642 1475.48 1675.59 3335.84 3336.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1060 0.000128 4096 400 5050 105120 38.6045 28.3841 2477.89 838.066 3383.06 3383.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1560 0.000256 2048 500 1200 63520 5.85158 7.0471 159.518 209.669 382.161 382.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 440 6.4e-05 2048 150 1100 78080 98.4242 28.3566 220.705 838.046 1185.72 1185.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 970 0.000256 512 150 300 64000 2.88886 1.7113 11.5767 91.2636 107.566 107.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1560 0.001024 2048 320 400 16960 1.66298 11.1243 52.3623 65.2012 65.2625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1680 0.000128 512 310 250 136960 6.23466 3.41718 34.9486 104.962 149.721 149.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1520 3.2e-05 1024 120 2250 596480 42.0513 26.9139 1033.24 837.917 1940.26 1940.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.001024 2048 160 250 17520 1.47475 5.48262 101.387 108.388 108.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1910 0.000512 2048 80 350 38080 3.49667 15.4321 104.753 123.724 123.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 3.2e-05 2048 340 1300 458240 128.3 56.088 945.553 1675.69 2805.83 2805.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1060 0.000128 4096 400 5050 104960 38.4415 28.3842 1587.49 838.251 2492.67 2492.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1560 0.000256 2048 500 1200 63360 5.82083 7.04682 102.594 209.349 324.883 324.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 440 6.4e-05 2048 150 1100 76800 98.5119 28.3304 140.581 838.159 1105.77 1105.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 970 0.000256 512 150 300 63360 2.85789 1.69779 7.83846 90.4493 102.974 103.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1560 0.001024 2048 320 400 16920 1.66122 9.4167 52.3926 63.5241 63.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1680 0.000128 512 310 250 136320 6.23139 3.41939 34.7317 104.619 149.16 149.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1520 3.2e-05 1024 120 2250 595200 42.1751 26.9291 860.164 837.578 1766.97 1767.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.001024 2048 160 250 17520 1.4761 4.50966 101.523 107.552 107.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1910 0.000512 2048 80 350 38040 3.49965 12.9802 104.809 121.332 121.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 3.2e-05 2048 340 1300 456960 128.059 55.9473 787.215 1669.88 2641.3 2641.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1060 0.000128 4096 400 5050 104640 38.5646 28.3756 1315.48 838.064 2220.59 2220.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1560 0.000256 2048 500 1200 63360 5.85869 7.05971 86.4449 209.842 309.277 309.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 440 6.4e-05 2048 150 1100 76800 98.6399 28.358 333.758 835.204 1296.15 1296.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 970 0.000256 512 150 300 63360 2.88912 1.70525 6.7584 90.4071 101.889 102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1560 0.001024 2048 320 400 16800 1.65936 8.3953 52.1788 62.2844 62.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1680 0.000128 512 310 250 133120 6.19245 3.39606 33.5753 103.37 146.696 146.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1520 3.2e-05 1024 120 2250 596480 41.9461 26.8789 743.367 838.584 1650.91 1651.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1280 0.001024 2048 160 250 17440 1.47226 14.6321 101.423 117.569 117.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1910 0.000512 2048 80 350 37920 3.47155 11.3377 104.61 119.464 119.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1100 3.2e-05 2048 340 1300 455680 128.902 55.9928 721.506 1677.12 2583.71 2583.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1060 0.000128 4096 400 5050 104320 38.2385 28.3173 1134.3 835.859 2036.82 2036.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1560 0.000256 2048 500 1200 63040 5.8225 7.02874 265.197 209.274 487.397 487.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 440 6.4e-05 2048 150 1100 76800 98.6614 28.3587 328.682 838.837 1294.73 1294.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 970 0.000256 512 150 300 62720 2.84528 1.68755 15.5255 91.6933 111.877 111.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1560 0.001024 2048 320 400 17040 1.66691 21.6966 52.521 75.9359 75.9954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1680 0.000128 512 310 250 136704 6.21878 3.41549 29.1372 104.823 143.761 143.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1520 3.2e-05 1024 120 2250 596352 42.0207 26.921 2214.73 838.503 3122.32 3122.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.001024 2048 160 250 17568 1.49962 11.1862 101.463 114.193 114.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1910 0.000512 2048 80 350 38160 3.49146 32.4692 104.939 140.94 140.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 3.2e-05 2048 340 1300 459264 127.746 55.9698 2015.1 1673.8 3872.81 3872.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1060 0.000128 4096 400 5050 105024 38.4038 28.3628 3350.17 838.285 4255.34 4255.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1560 0.000256 2048 500 1200 63456 5.81638 7.0656 216.897 209.721 439.574 439.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 440 6.4e-05 2048 150 1100 76800 98.3525 28.3554 296.554 837.048 1260.5 1260.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 970 0.000256 512 150 300 63744 2.87699 1.7079 15.5784 91.1021 111.395 111.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1560 0.001024 2048 320 400 16992 1.67117 13.7974 52.5182 68.0382 68.0958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1680 0.000128 512 310 250 135168 6.2279 3.40029 18.6164 104.338 132.743 132.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1520 3.2e-05 1024 120 2250 595968 41.9978 27.0708 1366.16 838.04 2273.4 2273.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.001024 2048 160 250 17472 1.48902 7.06838 101.335 109.936 109.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1910 0.000512 2048 80 350 38112 3.49517 20.2577 104.931 128.725 128.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 3.2e-05 2048 340 1300 457728 127.946 55.9661 1246.42 1673.89 3104.43 3104.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1060 0.000128 4096 400 5050 104832 38.3447 28.3258 2083.01 837.405 2987.2 2987.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1560 0.000256 2048 500 1200 63360 5.81222 7.02854 134.783 209.83 357.525 357.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 440 6.4e-05 2048 150 1100 73728 98.3166 28.1453 177.224 833.155 1137.03 1137.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 970 0.000256 512 150 300 62976 2.87037 1.69773 9.94154 90.08 104.713 104.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1560 0.001024 2048 320 400 16848 1.66067 11.563 52.2604 65.5351 65.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1680 0.000128 512 310 250 133632 6.24077 3.40787 15.1601 103.87 128.836 128.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1520 3.2e-05 1024 120 2250 595584 42.0609 26.9181 1112.8 838.136 2020.05 2020.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.001024 2048 160 250 17424 1.48672 5.57466 101.334 108.438 108.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1910 0.000512 2048 80 350 38016 3.47344 16.8605 104.809 125.184 125.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 3.2e-05 2048 340 1300 456192 127.906 55.8789 1012.04 1669.97 2865.98 2866.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1060 0.000128 4096 400 5050 104832 38.4263 28.3812 1699.48 838.72 2605.11 2605.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1560 0.000256 2048 500 1200 63072 5.81875 7.04102 109.992 209.203 332.126 332.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 440 6.4e-05 2048 150 1100 73728 97.8551 27.9941 144.448 829.265 1099.74 1099.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 970 0.000256 512 150 300 62208 2.87213 1.6896 8.14118 89.41 102.238 102.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1560 0.001024 2048 320 400 16896 1.66912 10.3593 52.5316 64.6124 64.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1680 0.000128 512 310 250 132096 6.24294 3.39882 45.9559 103.399 159.153 159.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1520 3.2e-05 1024 120 2250 594432 42.0619 26.8627 949.957 837.368 1856.39 1856.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.001024 2048 160 250 17280 1.46374 4.98483 100.027 106.52 106.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1910 0.000512 2048 80 350 38016 3.48774 14.3546 104.962 122.846 122.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 3.2e-05 2048 340 1300 454656 127.515 55.6608 862.328 1666.64 2712.33 2712.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1060 0.000128 4096 400 5050 104448 38.3982 28.3262 1444.16 838.126 2349.12 2349.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1560 0.000256 2048 500 1200 62976 5.79789 7.00419 93.5683 208.861 315.307 315.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 440 6.4e-05 2048 150 1100 67584 98.9982 27.9743 113.612 825.33 1066.1 1066.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 970 0.000256 512 150 300 61440 2.87043 1.6855 7.55776 88.9808 101.226 101.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1560 0.001024 2048 320 400 17024 1.66678 20.8853 52.9614 75.566 75.6245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1680 0.000128 512 310 250 137088 6.21869 3.41984 27.1993 105.751 142.751 142.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1520 3.2e-05 1024 120 2250 596288 42.195 26.9476 2049.07 845.611 2963.96 2964.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.001024 2048 160 250 17584 1.49504 10.9675 101.97 114.475 114.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1910 0.000512 2048 80 350 38136 3.48346 30.1256 105.819 139.469 139.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 3.2e-05 2048 340 1300 458752 128.194 56.0567 1860.31 1688.68 3733.43 3733.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1060 0.000128 4096 400 5050 105056 38.5504 28.3843 3080.64 845.877 3993.57 3993.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1560 0.000256 2048 500 1200 63504 5.85523 7.05242 200.219 211.642 424.839 424.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 6.4e-05 2048 150 1100 77056 98.544 28.4147 275.442 844.553 1247.15 1247.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 970 0.000256 512 150 300 63616 2.8895 1.70758 14.5418 91.5596 110.825 110.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1560 0.001024 2048 320 400 16912 1.66038 13.479 52.3651 67.5558 67.6133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1680 0.000128 512 310 250 136192 6.26358 3.41197 18.1502 104.888 132.873 133.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1520 3.2e-05 1024 120 2250 595840 42.0516 26.9182 1288.71 838.451 2196.27 2196.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.001024 2048 160 250 17472 1.49094 6.85085 101.386 109.772 109.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1910 0.000512 2048 80 350 38080 3.48115 18.9434 104.921 127.388 127.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 3.2e-05 2048 340 1300 458752 127.865 55.993 1178.15 1674.58 3036.78 3036.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1060 0.000128 4096 400 5050 104832 38.4242 28.3628 1954.87 837.776 2859.54 2859.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1560 0.000256 2048 500 1200 63392 5.82685 7.14022 127.407 209.677 350.125 350.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 6.4e-05 2048 150 1100 75264 98.8031 28.4324 171.145 837.593 1136.16 1136.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 970 0.000256 512 150 300 63616 2.88266 1.70765 9.82438 90.718 105.258 105.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1560 0.001024 2048 320 400 16800 1.65888 11.067 52.2072 64.9884 65.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1680 0.000128 512 310 250 137088 6.23299 3.41565 14.6257 104.929 129.366 129.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1520 3.2e-05 1024 120 2250 595392 42.2205 26.939 1051.53 837.319 1958.15 1958.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.001024 2048 160 250 17472 1.50032 5.57997 101.532 108.655 108.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1910 0.000512 2048 80 350 37968 3.48189 15.8862 104.77 124.184 124.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 3.2e-05 2048 340 1300 456960 128.505 56.2011 961.795 1674.54 2821.24 2821.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1060 0.000128 4096 400 5050 104832 38.5269 28.3713 1602.62 838.01 2507.64 2507.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1560 0.000256 2048 500 1200 63168 5.85974 7.06611 105.034 209.84 327.875 327.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 440 6.4e-05 2048 150 1100 75264 98.9338 28.3355 140.684 837.675 1105.82 1105.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 970 0.000256 512 150 300 63168 2.90899 1.71213 8.03866 90.6444 103.436 103.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1560 0.001024 2048 320 400 16800 1.66032 9.85498 52.3595 63.9276 63.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1680 0.000128 512 310 250 132608 6.25728 3.39558 13.123 103.762 126.695 126.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1520 3.2e-05 1024 120 2250 594944 42.0516 26.872 947.259 837.392 1853.71 1853.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.001024 2048 160 250 17248 1.47872 4.95722 100.035 106.513 106.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1910 0.000512 2048 80 350 37856 3.45581 14.3588 104.616 122.474 122.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 3.2e-05 2048 340 1300 458752 127.781 55.9595 871.912 1674.81 2730.65 2730.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1060 0.000128 4096 400 5050 104832 38.3255 28.3259 1446.1 838.298 2351.15 2351.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1560 0.000256 2048 500 1200 62720 5.79789 7.03491 93.3721 208.771 315.048 315.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 440 6.4e-05 2048 150 1100 71680 98.0107 28.0161 121.586 828.161 1075.97 1076.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 970 0.000256 512 150 300 62720 2.86227 1.69123 7.35264 89.4241 101.46 101.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1560 0.001024 2048 320 400 17024 1.66755 20.2692 52.4798 74.4671 74.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1680 0.000128 512 310 250 136192 6.22342 3.41034 27.2675 104.58 141.64 141.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1520 3.2e-05 1024 120 2250 596480 42.0097 26.8792 1989 837.714 2895.74 2895.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.001024 2048 160 250 17536 1.4945 10.4246 101.383 113.344 113.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1910 0.000512 2048 80 350 38144 3.49389 29.8025 104.86 138.198 138.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 3.2e-05 2048 340 1300 458752 128.179 56.0967 1832.1 1675.3 3691.88 3692.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1060 0.000128 4096 400 5050 104960 38.4115 28.3423 3023.49 838.03 3928.39 3928.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1560 0.000256 2048 500 1200 63360 5.82451 7.04349 197.303 209.339 419.585 419.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 6.4e-05 2048 150 1100 75776 98.3489 28.2631 266.737 835.089 1228.63 1228.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 970 0.000256 512 150 300 63488 2.87539 1.7041 14.5121 90.8675 110.087 110.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1560 0.001024 2048 320 400 16896 1.66115 13.8643 52.3106 67.8902 67.9489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1680 0.000128 512 310 250 135168 6.28186 3.41606 17.7043 104.633 132.194 132.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1520 3.2e-05 1024 120 2250 595968 42.0126 26.8823 1273.8 837.923 2180.75 2180.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.001024 2048 160 250 17408 1.48704 6.4791 100.155 108.164 108.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1910 0.000512 2048 80 350 38016 3.47158 19.3745 104.693 127.581 127.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 3.2e-05 2048 340 1300 454656 128.478 56.0292 1176.19 1670.08 3030.98 3031.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1060 0.000128 4096 400 5050 104448 38.3318 28.3226 1950.8 835.633 2853.19 2853.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1560 0.000256 2048 500 1200 63232 5.81837 7.02438 128.426 209.186 350.529 350.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 6.4e-05 2048 150 1100 73728 98.902 28.2522 169.002 837.116 1133.47 1133.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 970 0.000256 512 150 300 63488 2.87843 1.70598 9.61312 90.4845 104.81 104.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1560 0.001024 2048 320 400 16896 1.66966 12.3453 52.4856 66.5518 66.6094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1680 0.000128 512 310 250 132096 6.24192 3.39709 14.9085 103.303 128.013 128.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1520 3.2e-05 1024 120 2250 594432 42.057 26.864 1065.04 836.574 1970.67 1970.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.001024 2048 160 250 17280 1.48189 5.72358 99.9813 107.229 107.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1910 0.000512 2048 80 350 38016 3.4863 16.5499 104.862 124.94 124.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 3.2e-05 2048 340 1300 454656 127.53 55.6337 998.49 1664.78 2846.63 2846.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1060 0.000128 4096 400 5050 104448 38.3832 28.3228 1643.14 837.975 2547.93 2548.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1560 0.000256 2048 500 1200 62976 5.8016 7.00061 108.621 208.673 330.167 330.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 6.4e-05 2048 150 1100 67584 99.0277 27.9002 132.646 824.587 1084.35 1084.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 970 0.000256 512 150 300 61440 2.87034 1.6857 8.0993 88.9394 101.724 101.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1560 0.001024 2048 320 400 16640 1.65478 10.5882 51.9562 64.2507 64.3174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1680 0.000128 512 310 250 135168 6.29229 3.41373 13.4122 104.69 127.969 128.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1520 3.2e-05 1024 120 2250 595968 41.9782 26.8825 931.782 837.797 1838.57 1838.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.001024 2048 160 250 17152 1.47661 4.87219 99.8059 106.2 106.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1910 0.000512 2048 80 350 37888 3.47648 14.848 104.659 123.026 123.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 3.2e-05 2048 340 1300 450560 129.428 55.8499 878.903 1669.98 2734.36 2734.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1060 0.000128 4096 400 5050 104448 38.3953 28.3186 1457.06 836.073 2359.95 2360.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1560 0.000256 2048 500 1200 62976 5.83066 7.02912 96.1842 209.459 318.572 318.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 440 6.4e-05 2048 150 1100 73728 98.9003 28.3178 129.053 835.428 1091.89 1092.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 970 0.000256 512 150 300 63488 2.88768 1.70534 7.2281 90.5439 102.493 102.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1560 0.001024 2048 320 400 16992 1.66678 21.4495 52.4549 75.627 75.6837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1680 0.000128 512 310 250 135936 6.24294 3.42083 27.5066 104.581 141.913 142.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1520 3.2e-05 1024 120 2250 596160 42.2051 26.9469 2027.63 838.003 2934.93 2935.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.001024 2048 160 250 17568 1.4975 10.4018 101.524 113.468 113.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1910 0.000512 2048 80 350 38088 3.48717 30.4254 104.814 138.77 138.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 3.2e-05 2048 340 1300 458496 128.562 56.2279 1867.27 1675.9 3728.16 3728.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1060 0.000128 4096 400 5050 104832 38.5227 28.3828 3141.56 840.067 4048.64 4048.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1560 0.000256 2048 500 1200 63360 5.83834 7.06627 201.384 209.777 424.139 424.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 6.4e-05 2048 150 1100 76032 98.5021 28.4953 273.423 838.971 1239.59 1239.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 970 0.000256 512 150 300 63360 2.88141 1.7049 14.8133 90.9287 110.461 110.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1560 0.001024 2048 320 400 16848 1.66426 15.0152 52.2246 68.9548 69.0125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1680 0.000128 512 310 250 133632 6.23395 3.40611 19.5591 103.781 133.144 133.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1520 3.2e-05 1024 120 2250 595584 42.0523 26.92 1442.35 837.516 2348.98 2349.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.001024 2048 160 250 17424 1.4889 7.21306 101.292 110.037 110.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1910 0.000512 2048 80 350 38016 3.47725 21.9423 104.735 130.197 130.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 3.2e-05 2048 340 1300 456192 127.922 55.9349 1322.04 1668.74 3174.84 3174.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1060 0.000128 4096 400 5050 104832 38.4365 28.3732 2238.57 838.096 3143.58 3143.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1560 0.000256 2048 500 1200 63072 5.80403 7.02432 143.01 209.049 364.961 365.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 6.4e-05 2048 150 1100 73728 97.9169 28.0187 188.643 832.114 1146.88 1147.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 970 0.000256 512 150 300 62208 2.87043 1.69773 10.544 89.5089 104.748 104.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1560 0.001024 2048 320 400 16848 1.66502 13.666 52.4204 67.8018 67.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1680 0.000128 512 310 250 134784 6.31683 3.41462 16.4332 104.6 130.926 131.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1520 3.2e-05 1024 120 2250 594432 42.1792 27.0377 1193.77 836.84 2099.97 2100.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.001024 2048 160 250 17280 1.49008 5.93312 100.049 107.516 107.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1910 0.000512 2048 80 350 37800 3.45104 18.3493 104.342 126.185 126.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 3.2e-05 2048 340 1300 456192 128.204 55.9616 1091.34 1668.9 2944.61 2944.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1060 0.000128 4096 400 5050 103680 38.5227 28.3812 1824.46 835.402 2726.88 2726.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1560 0.000256 2048 500 1200 63072 5.84192 7.03693 118.931 209.24 341.119 341.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 440 6.4e-05 2048 150 1100 76032 98.5217 28.3873 160.714 834.949 1122.76 1122.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 970 0.000256 512 150 300 62208 2.91664 1.70864 9.09696 90.3044 104.149 104.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1560 0.001024 2048 320 400 16704 1.66192 12.0596 52.2617 66.0344 66.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1680 0.000128 512 310 250 129024 6.26707 3.3832 14.8787 102.409 127.093 127.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1520 3.2e-05 1024 120 2250 594432 41.9387 26.8766 1130.66 838.31 2037.92 2038.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.001024 2048 160 250 17280 1.48957 6.20326 101.335 109.076 109.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1910 0.000512 2048 80 350 37728 3.45962 17.3827 104.426 125.314 125.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 3.2e-05 2048 340 1300 451584 127.117 55.3542 1024.48 1658.01 2865.16 2865.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1060 0.000128 4096 400 5050 103680 38.35 28.3377 1717.1 836.382 2620.28 2620.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1560 0.000256 2048 500 1200 62784 5.82237 7.02874 111.19 209.582 333.695 333.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 440 6.4e-05 2048 150 1100 64512 98.4567 27.6705 131.946 817.142 1075.4 1075.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 970 0.000256 512 150 300 59904 2.86784 1.67232 8.27664 87.8726 100.813 100.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1560 0.001024 2048 320 400 16560 1.65478 12.2154 52.0361 65.96 66.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1680 0.000128 512 310 250 132480 6.41018 3.41814 14.7598 104.717 129.467 129.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1520 3.2e-05 1024 120 2250 593280 42.1792 26.8841 1038.98 834.826 1943.01 1943.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.001024 2048 160 250 17280 1.4952 5.74989 101.489 108.778 108.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1910 0.000512 2048 80 350 37800 3.4751 15.7942 104.747 124.059 124.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 3.2e-05 2048 340 1300 449280 129.879 56.0458 937.394 1669.52 2793.03 2793.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1060 0.000128 4096 400 5050 103680 38.5657 28.4017 1579.74 836.285 2483.1 2483.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1560 0.000256 2048 500 1200 62640 5.85533 7.09638 103.574 209.656 326.254 326.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 440 6.4e-05 2048 150 1100 69120 100.046 28.3206 130.622 835.344 1094.52 1094.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 970 0.000256 512 150 300 63360 2.90182 1.71418 7.99123 91.029 103.766 103.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1560 0.001024 2048 320 400 16960 1.66518 20.8576 52.3586 74.9348 74.9924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1680 0.000128 512 310 250 136960 6.23219 3.41603 27.073 104.954 141.839 141.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1520 3.2e-05 1024 120 2250 596480 42.051 26.9174 1988.31 837.897 2895.31 2895.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.001024 2048 160 250 17520 1.49094 10.3425 101.385 113.26 113.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1910 0.000512 2048 80 350 38080 3.4816 29.5424 104.751 137.817 137.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 3.2e-05 2048 340 1300 458240 128.298 56.0746 1820.51 1675.66 3680.74 3680.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1060 0.000128 4096 400 5050 104960 38.459 28.3811 3055.09 838.38 3960.42 3960.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1560 0.000256 2048 500 1200 63360 5.83392 7.03971 197.079 209.328 419.351 419.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 6.4e-05 2048 150 1100 76800 98.5368 28.3307 268.171 838.147 1233.37 1233.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 970 0.000256 512 150 300 63360 2.85888 1.69782 14.3279 90.8615 109.873 109.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1560 0.001024 2048 320 400 16800 1.66483 15.4153 52.1912 69.3228 69.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1680 0.000128 512 310 250 133120 7.02842 3.39517 18.8377 103.446 132.88 133.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1520 3.2e-05 1024 120 2250 596480 41.9545 26.8969 1361.4 838.662 2269.04 2269.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.001024 2048 160 250 17440 1.49155 7.31955 101.422 110.278 110.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1910 0.000512 2048 80 350 37920 3.47136 20.5842 104.615 128.712 128.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 3.2e-05 2048 340 1300 455680 128.741 56.0389 1238.72 1677.58 3101.26 3101.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1060 0.000128 4096 400 5050 104320 38.2498 28.2993 2072.64 835.88 2975.17 2975.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1560 0.000256 2048 500 1200 63040 5.80198 7.12128 134.699 209.289 356.984 357.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 6.4e-05 2048 150 1100 76800 98.4156 28.2972 184.842 839.014 1150.76 1150.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 970 0.000256 512 150 300 62720 2.84134 1.68346 9.9623 90.1203 104.735 104.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1560 0.001024 2048 320 400 16800 1.65978 13.2995 52.355 67.3683 67.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1680 0.000128 512 310 250 134400 6.15891 3.40378 16.1418 103.337 129.202 129.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1520 3.2e-05 1024 120 2250 595200 42.0781 26.9107 1151.1 837.147 2057.37 2057.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.001024 2048 160 250 17280 1.48685 6.36477 100.112 108.009 108.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1910 0.000512 2048 80 350 37920 3.47174 17.7724 104.73 126.019 126.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 3.2e-05 2048 340 1300 453120 128.867 56.0251 1048.73 1669.4 2903.23 2903.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1060 0.000128 4096 400 5050 103680 38.4337 28.3546 1776.26 835.54 2678.7 2678.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1560 0.000256 2048 500 1200 62880 5.82486 7.04822 114.312 209.305 336.562 336.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 440 6.4e-05 2048 150 1100 69120 98.4423 27.9552 142.357 824.719 1093.66 1093.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 970 0.000256 512 150 300 61440 2.8736 1.68858 8.1927 88.8401 101.725 101.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1560 0.001024 2048 320 400 16640 1.66029 12.8314 52.125 66.669 66.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1680 0.000128 512 310 250 133120 6.21014 3.3935 14.7439 103.364 127.87 127.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1520 3.2e-05 1024 120 2250 596480 41.9988 26.8916 1066.69 837.932 1973.64 1973.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.001024 2048 160 250 17280 1.49088 5.32061 101.371 108.226 108.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1910 0.000512 2048 80 350 37760 3.48506 16.7393 104.501 124.767 124.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 3.2e-05 2048 340 1300 450560 129.728 56.0308 963.823 1676.28 2826.06 2826.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1060 0.000128 4096 400 5050 103680 38.2567 28.2856 1619.53 832.373 2518.55 2518.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1560 0.000256 2048 500 1200 62720 5.79789 6.99952 105.407 208.764 327.041 327.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 440 6.4e-05 2048 150 1100 71680 97.9184 28.0801 137.893 824.726 1088.81 1088.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 970 0.000256 512 150 300 61440 2.88909 1.68909 7.87757 89.0091 101.593 101.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1560 0.001024 2048 320 400 16400 1.64454 11.5042 51.7507 64.9501 65.0086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1680 0.000128 512 310 250 134400 6.16694 3.40182 14.0998 103.533 127.357 127.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1520 3.2e-05 1024 120 2250 595200 42.0759 26.9173 1022.23 838.044 1929.41 1929.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.001024 2048 160 250 17200 1.49504 6.26694 101.428 109.232 109.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1910 0.000512 2048 80 350 37600 3.46742 15.6695 104.389 123.57 123.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 3.2e-05 2048 340 1300 448000 127.128 55.1168 928.416 1650.18 2761.04 2761.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1060 0.000128 4096 400 5050 104000 38.3964 28.3556 1576.56 835.367 2478.78 2478.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1560 0.000256 2048 500 1200 62400 5.82861 7.03277 102.07 209.479 324.48 324.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 440 6.4e-05 2048 150 1100 64000 99.8429 27.972 118.407 825.73 1072.14 1072.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 970 0.000256 512 150 300 60800 2.90042 1.68877 7.86976 89.5645 102.15 102.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1560 0.001024 2048 320 420 16928 1.66483 17.6441 52.5185 71.88 71.9361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1680 0.000128 512 310 300 135680 6.30525 3.41402 40.5418 105.012 155.43 155.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1520 3.2e-05 1024 120 2220 596992 42.0219 26.8884 1574.33 838.902 2482.28 2482.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.001024 2048 160 240 17696 1.4848 7.84589 101.569 110.942 111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1910 0.000512 2048 80 360 38144 3.48749 24.3285 104.946 132.804 132.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 3.2e-05 2048 340 1260 450560 129.799 56.0113 1419.92 1676.99 3282.91 3283.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1060 0.000128 4096 400 5040 104960 38.398 28.3309 2453.25 838.763 3358.86 3358.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1560 0.000256 2048 500 1200 63168 5.82509 7.03987 159.984 209.818 382.738 382.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 440 6.4e-05 2048 150 1080 81920 97.2501 28.3037 359.227 842.306 1327.28 1327.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 970 0.000256 512 150 300 63232 2.8848 1.70646 11.8293 91.4265 107.979 108.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1560 0.001024 2048 320 420 16896 1.66768 11.7352 52.4684 65.9252 65.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1680 0.000128 512 310 300 135168 6.27142 3.41402 39.3289 104.59 153.76 153.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1520 3.2e-05 1024 120 2220 596480 42.0294 26.9189 1027 837.74 1933.83 1933.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1280 0.001024 2048 160 240 17664 1.48419 14.1757 101.52 117.221 117.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1910 0.000512 2048 80 360 38080 3.47325 16.0887 104.755 124.359 124.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1100 3.2e-05 2048 340 1260 450560 129.828 56.0576 930.078 1675.35 2791.51 2791.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1060 0.000128 4096 400 5040 104960 38.4149 28.3395 1598.21 838.007 2503.08 2503.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1560 0.000256 2048 500 1200 62976 5.84966 7.03488 267.561 209.35 489.873 489.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 440 6.4e-05 2048 150 1080 79872 97.5746 28.2773 340.179 835.215 1301.44 1301.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 970 0.000256 512 150 300 62976 2.88541 1.70502 8.1736 92.571 105.461 105.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1560 0.001024 2048 320 420 16800 1.6591 9.9327 52.3315 63.9761 64.0359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1680 0.000128 512 310 300 133632 6.30618 3.40566 39.2037 104.355 153.428 153.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1520 3.2e-05 1024 120 2220 595968 42.0209 26.8816 839.774 838.164 1746.97 1747.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1280 0.001024 2048 160 240 17568 1.47379 14.1619 101.392 117.071 117.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1910 0.000512 2048 80 360 38016 3.47507 13.0089 104.758 121.284 121.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1100 3.2e-05 2048 340 1260 448512 130.342 55.935 2017.12 1674.13 3877.73 3877.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1060 0.000128 4096 400 5040 104448 38.3656 28.3254 1286.83 838.33 2191.96 2192.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1560 0.000256 2048 500 1200 62976 5.83414 7.0431 268.983 209.611 491.546 491.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 440 6.4e-05 2048 150 1080 79872 96.9948 28.1891 337.136 833.326 1295.83 1295.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 970 0.000256 512 150 300 62208 2.89306 1.69968 15.5715 90.7471 111.037 111.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1560 0.001024 2048 320 420 16768 1.66093 27.6319 52.2817 81.627 81.6865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1680 0.000128 512 310 300 135168 6.29075 3.40746 40.4165 104.616 154.886 155.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1520 3.2e-05 1024 120 2220 595968 42.0095 26.8908 721.791 837.734 1628.55 1628.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1280 0.001024 2048 160 240 17536 1.4727 13.9798 101.345 116.841 116.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1910 0.000512 2048 80 360 38016 3.47139 11.5289 104.745 119.789 119.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1100 3.2e-05 2048 340 1260 446464 130.486 55.8592 1972.35 1669.84 3828.71 3828.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1060 0.000128 4096 400 5040 104448 38.3421 28.3263 1117.75 835.628 2020.15 2020.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1560 0.000256 2048 500 1200 62720 5.83901 7.02618 265.876 209.148 487.962 488.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 440 6.4e-05 2048 150 1080 77824 98.1834 28.342 344.416 835.384 1306.51 1306.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 970 0.000256 512 150 300 62464 2.89715 1.70461 16.3335 91.7845 112.847 112.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1560 0.001024 2048 320 420 16920 1.66454 22.827 52.5038 77.0482 77.1049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1680 0.000128 512 310 300 135680 6.31107 3.41808 33.3244 104.999 148.216 148.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1520 3.2e-05 1024 120 2220 597120 42.0682 26.9767 2188.79 838.853 3096.83 3096.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.001024 2048 160 240 17680 1.49504 10.7684 101.545 113.851 113.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1910 0.000512 2048 80 360 38120 3.47955 33.6197 104.891 142.03 142.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 3.2e-05 2048 340 1260 450560 130.037 56.1009 1946.58 1676.72 3809.63 3809.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1060 0.000128 4096 400 5040 104960 38.5403 28.3955 3345.95 838.693 4251.68 4251.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1560 0.000256 2048 500 1200 63200 5.86006 7.06106 218.254 209.975 441.223 441.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 440 6.4e-05 2048 150 1080 81920 97.315 28.4629 309.058 838.51 1273.53 1273.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 970 0.000256 512 150 300 63040 2.90861 1.70803 15.5756 91.2979 111.622 111.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1560 0.001024 2048 320 420 16880 1.66298 14.3994 52.5046 68.6181 68.6764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1680 0.000128 512 310 300 135680 6.29498 3.42163 21.5735 105.026 136.477 136.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1520 3.2e-05 1024 120 2220 596480 42.0269 26.9166 1351.7 838.634 2259.41 2259.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.001024 2048 160 240 17600 1.49094 6.57203 101.439 109.544 109.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1910 0.000512 2048 80 360 38080 3.4816 20.788 104.885 129.198 129.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 3.2e-05 2048 340 1260 450560 129.876 56.0692 1210.76 1676.83 3073.72 3073.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1060 0.000128 4096 400 5040 104960 38.4462 28.3696 2083.56 838.815 2989.3 2989.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1560 0.000256 2048 500 1200 63040 5.83338 7.07686 135.158 209.478 357.618 357.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 440 6.4e-05 2048 150 1080 81920 97.1712 28.3116 191.733 838.732 1156.13 1156.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 970 0.000256 512 150 300 62080 2.88797 1.69814 9.92838 91.4065 106.049 106.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1560 0.001024 2048 320 420 16800 1.66355 12.382 52.3591 66.4589 66.5159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1680 0.000128 512 310 300 134400 6.30851 3.42016 56.3711 104.539 170.798 170.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1520 3.2e-05 1024 120 2220 596160 42.1665 26.9351 1102.55 837.018 2008.81 2008.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.001024 2048 160 240 17520 1.46826 5.5753 101.287 108.373 108.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1910 0.000512 2048 80 360 38040 3.47955 16.9103 104.808 125.241 125.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 3.2e-05 2048 340 1260 445440 130.327 55.9396 977.125 1669.35 2832.93 2833.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1060 0.000128 4096 400 5040 104640 38.5685 28.3933 1694.3 837.506 2598.87 2598.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1560 0.000256 2048 500 1200 63120 5.85754 7.18848 111.411 209.642 334.17 334.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 440 6.4e-05 2048 150 1080 80640 97.4536 28.3241 463.201 836.903 1426.07 1426.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 970 0.000256 512 150 300 62400 2.90896 1.70598 8.99254 90.9114 104.645 104.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1560 0.001024 2048 320 420 16800 1.6617 10.3692 52.5051 64.5899 64.6472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1680 0.000128 512 310 300 133120 6.1881 3.39763 54.3835 103.365 167.491 167.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1520 3.2e-05 1024 120 2220 596480 41.9483 26.8841 938.165 838.568 1845.7 1845.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1280 0.001024 2048 160 240 17440 1.46486 21.2562 100.166 122.931 122.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1910 0.000512 2048 80 360 37920 3.46726 14.3505 104.674 122.533 122.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 3.2e-05 2048 340 1260 450560 129.615 56.1005 839.221 1677.03 2702.17 2702.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1060 0.000128 4096 400 5040 104320 38.2412 28.3099 1433.16 836.344 2336.16 2336.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1560 0.000256 2048 500 1200 62720 5.80688 7.03661 93.7413 209.263 315.919 315.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 440 6.4e-05 2048 150 1080 81920 97.1124 28.3505 448.48 838.875 1413.01 1413.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 970 0.000256 512 150 300 61440 2.87162 1.68378 7.76282 90.1184 102.564 102.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1560 0.001024 2048 320 420 16896 1.6632 22.0039 52.4188 76.1411 76.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1680 0.000128 512 310 300 135168 6.29206 3.41994 30.4388 104.746 145.064 145.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1520 3.2e-05 1024 120 2220 596736 42.0355 26.9189 2023.55 837.869 2930.52 2930.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.001024 2048 160 240 17664 1.49526 10.2323 101.479 113.252 113.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1910 0.000512 2048 80 360 38112 3.47546 31.0913 104.804 139.414 139.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 3.2e-05 2048 340 1260 450048 129.722 56.0375 1794.25 1672.56 3652.77 3652.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1060 0.000128 4096 400 5040 104832 38.4027 28.3523 3069.36 838.5 3974.73 3974.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1560 0.000256 2048 500 1200 63168 5.82246 7.05059 199.797 209.561 422.306 422.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 6.4e-05 2048 150 1080 81408 97.1495 28.3361 281.969 839.948 1247.6 1247.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 970 0.000256 512 150 300 62976 2.89872 1.70749 14.3207 91.0639 110.12 110.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1560 0.001024 2048 320 420 16800 1.66502 14.3296 52.2896 68.3354 68.3934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1680 0.000128 512 310 300 133632 6.2904 3.40582 20.2375 104.262 134.365 134.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1520 3.2e-05 1024 120 2220 595968 41.9674 26.882 1262.01 837.45 2168.44 2168.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.001024 2048 160 240 17568 1.49536 6.35405 101.347 109.239 109.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1910 0.000512 2048 80 360 38016 3.47146 19.2512 104.67 127.436 127.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 3.2e-05 2048 340 1260 448512 129.725 56.023 1117.95 1672.73 2976.62 2976.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1060 0.000128 4096 400 5040 104448 38.355 28.3361 1919.49 837.472 2823.76 2823.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1560 0.000256 2048 500 1200 62976 5.81283 7.17571 125.152 209.436 347.65 347.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 440 6.4e-05 2048 150 1080 79872 96.7559 28.1682 173.367 832.626 1131.1 1131.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 970 0.000256 512 150 300 62208 2.8841 1.69782 9.44115 90.065 104.216 104.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1560 0.001024 2048 320 420 16704 1.65786 11.3333 52.213 65.255 65.3131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1680 0.000128 512 310 300 133632 6.23779 3.40816 16.3752 103.869 130.048 130.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1520 3.2e-05 1024 120 2220 595584 42.0687 27.0166 1028.95 838.209 1936.39 1936.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.001024 2048 160 240 17568 1.49914 5.61562 101.525 108.683 108.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1910 0.000512 2048 80 360 38016 3.47632 16.2015 104.891 124.614 124.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 3.2e-05 2048 340 1260 446976 129.728 55.9181 916.703 1670.14 2772.69 2772.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1060 0.000128 4096 400 5040 104832 38.4145 28.3744 1586.56 838.812 2492.27 2492.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1560 0.000256 2048 500 1200 62784 5.81946 7.09648 103.227 209.225 325.438 325.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 440 6.4e-05 2048 150 1080 78336 96.7947 28.0907 139.457 829.278 1093.81 1093.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 970 0.000256 512 150 300 62208 2.87494 1.69283 7.82224 89.5496 102.07 102.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1560 0.001024 2048 320 420 16704 1.65792 10.012 52.2888 64.0108 64.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1680 0.000128 512 310 300 132096 6.25046 3.4007 14.7574 103.308 127.874 128.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1520 3.2e-05 1024 120 2220 594432 42.0623 26.8597 924.058 836.564 1829.67 1829.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.001024 2048 160 240 17472 1.49389 4.94979 101.352 107.84 107.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1910 0.000512 2048 80 360 37824 3.46381 14.6637 104.415 122.588 122.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 3.2e-05 2048 340 1260 442368 129.925 55.7069 818.553 1664.99 2669.37 2669.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1060 0.000128 4096 400 5040 104448 38.3873 28.3213 1424.77 837.353 2328.93 2329.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1560 0.000256 2048 500 1200 62592 5.80403 7.00458 92.1155 208.826 313.825 313.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 440 6.4e-05 2048 150 1080 73728 97.3098 28.0125 119.95 824.514 1069.97 1070.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 970 0.000256 512 150 300 61440 2.87568 1.68147 7.02534 88.8878 100.601 100.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1560 0.001024 2048 320 420 16560 1.6535 9.90448 52.0388 63.6488 63.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1680 0.000128 512 310 300 130560 6.31594 3.40342 48.6524 103.35 161.881 162.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1520 3.2e-05 1024 120 2220 595200 42.0798 26.9128 806.489 837.323 1712.94 1713.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.001024 2048 160 240 17280 1.4561 4.5241 99.9148 105.939 105.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1910 0.000512 2048 80 360 37920 3.47584 12.2788 104.814 120.613 120.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 3.2e-05 2048 340 1260 445440 130.112 55.9047 715.9 1669.79 2571.9 2572.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1060 0.000128 4096 400 5040 103680 38.4053 28.3495 1227.42 835.647 2129.92 2130.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1560 0.000256 2048 500 1200 62880 5.82451 7.03293 80.7836 209.34 303.056 303.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 440 6.4e-05 2048 150 1080 76800 96.6989 27.9279 388.584 826.775 1340.17 1340.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 970 0.000256 512 150 300 61440 2.87869 1.68755 6.47376 88.9376 100.105 100.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1560 0.001024 2048 320 420 16912 1.66502 20.6302 52.4866 74.8327 74.8926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1680 0.000128 512 310 300 135296 6.3145 3.41402 30.0487 104.755 144.694 144.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1520 3.2e-05 1024 120 2220 596736 42.2177 26.9463 1912.95 837.581 2819.83 2819.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.001024 2048 160 240 17640 1.49654 9.5703 101.438 112.55 112.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1910 0.000512 2048 80 360 38080 3.47821 29.2932 104.734 137.549 137.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 3.2e-05 2048 340 1260 449792 130.123 56.0794 1709.98 1672.67 3569.06 3569.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1060 0.000128 4096 400 5040 104832 38.5587 28.3834 2936.17 837.887 3841.11 3841.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1560 0.000256 2048 500 1200 63168 5.85984 7.06198 191.371 209.635 413.999 414.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 6.4e-05 2048 150 1080 80640 97.5588 28.3486 267.121 836.978 1230.2 1230.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 970 0.000256 512 150 300 62720 2.90573 1.70768 14.1317 91.0675 109.939 110.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1560 0.001024 2048 320 420 16800 1.66198 13.654 52.3323 67.7003 67.7577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1680 0.000128 512 310 300 134400 6.32941 3.41021 19.5142 104.788 134.203 134.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1520 3.2e-05 1024 120 2220 596736 42.0685 26.9195 1210.92 837.652 2117.68 2117.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.001024 2048 160 240 17584 1.49981 6.43686 101.437 109.417 109.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1910 0.000512 2048 80 360 37968 3.48234 18.6102 104.587 126.722 126.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 3.2e-05 2048 340 1260 448000 130.097 56.0205 1080.28 1672.75 2939.33 2939.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1060 0.000128 4096 400 5040 104384 38.4164 28.3607 1853.79 836.902 2757.58 2757.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1560 0.000256 2048 500 1200 62944 5.81978 7.03898 121.305 209.473 343.708 343.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 6.4e-05 2048 150 1080 78848 97.7878 28.4192 166.229 836.943 1129.56 1129.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 970 0.000256 512 150 300 62720 2.90397 1.7097 9.38381 91.7021 105.825 105.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1560 0.001024 2048 320 420 16800 1.66368 11.8784 52.5299 66.1239 66.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1680 0.000128 512 310 300 134400 6.3599 3.41824 16.4006 104.913 131.251 131.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1520 3.2e-05 1024 120 2220 595392 42.2024 26.9267 1015.86 837.242 1922.36 1922.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.001024 2048 160 240 17472 1.49258 5.67296 101.331 108.54 108.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1910 0.000512 2048 80 360 37968 3.47629 15.6033 104.823 123.945 124.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 3.2e-05 2048 340 1260 446208 130.501 56.0562 908.056 1674.33 2769.14 2769.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1060 0.000128 4096 400 5040 104160 38.5463 28.3977 1556.19 839.243 2462.48 2462.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1560 0.000256 2048 500 1200 62832 5.85933 7.05344 102.867 209.805 325.654 325.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 6.4e-05 2048 150 1080 80640 97.6315 28.3443 144.135 837.655 1107.95 1108.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 970 0.000256 512 150 300 61824 2.93149 1.70963 7.85738 90.6334 103.262 103.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1560 0.001024 2048 320 420 16576 1.65286 10.1077 52.0779 63.8895 63.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1680 0.000128 512 310 300 132608 6.26342 3.39565 14.5388 103.758 128.115 128.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1520 3.2e-05 1024 120 2220 594944 42.0417 26.8632 892.064 837.345 1798.45 1798.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.001024 2048 160 240 17472 1.49504 4.72016 101.483 107.739 107.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1910 0.000512 2048 80 360 37856 3.4625 13.6265 104.679 121.81 121.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 3.2e-05 2048 340 1260 444416 130.614 56.2076 795.02 1674.59 2656.62 2656.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1060 0.000128 4096 400 5040 103936 38.385 28.3256 1363.82 838.245 2268.88 2268.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1560 0.000256 2048 500 1200 62272 5.7967 7.01818 89.3699 208.76 311.02 311.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 440 6.4e-05 2048 150 1080 71680 98.005 27.9452 113.299 828.066 1067.5 1067.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 970 0.000256 512 150 300 60928 2.90058 1.69174 6.36701 89.3911 100.48 100.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1560 0.001024 2048 320 420 16520 1.65478 9.87264 52.0419 63.6227 63.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1680 0.000128 512 310 300 129920 6.27267 3.38739 12.8163 102.517 125.155 125.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1520 3.2e-05 1024 120 2220 593600 42.1406 26.8941 790.651 835.574 1695.39 1695.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.001024 2048 160 240 17360 1.49504 4.22611 101.295 107.059 107.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1910 0.000512 2048 80 360 37800 3.47318 12.0668 104.601 120.184 120.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 3.2e-05 2048 340 1260 439040 130.231 55.6114 701.952 1659.03 2547.02 2547.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1060 0.000128 4096 400 5040 104160 38.6013 28.3853 1212.29 836.72 2116.1 2116.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1560 0.000256 2048 500 1200 62720 5.85114 7.06218 80.4801 209.662 303.129 303.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 440 6.4e-05 2048 150 1080 71680 97.2622 27.7369 103.199 817.972 1046.36 1046.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 970 0.000256 512 150 300 60480 2.88368 1.67629 6.03011 88.4461 99.1668 99.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1560 0.001024 2048 320 420 16896 1.66538 20.3369 52.5081 74.5615 74.6208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1680 0.000128 512 310 300 135168 6.27037 3.40746 29.06 104.679 143.581 143.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1520 3.2e-05 1024 120 2220 596480 42.0216 26.8828 1796.13 838.488 2703.66 2703.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.001024 2048 160 240 17664 1.49875 9.42742 101.563 112.533 112.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1910 0.000512 2048 80 360 38080 3.47341 28.037 104.847 136.399 136.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 3.2e-05 2048 340 1260 450560 129.853 56.1031 1629.66 1676.85 3492.66 3492.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1060 0.000128 4096 400 5040 104960 38.4123 28.357 2753.71 838.798 3659.39 3659.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1560 0.000256 2048 500 1200 62976 5.82256 7.06118 181.299 209.527 403.784 403.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 6.4e-05 2048 150 1080 79872 97.3041 28.2634 252.109 835.854 1213.72 1213.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 970 0.000256 512 150 300 62976 2.88106 1.70189 13.6762 90.9157 109.302 109.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1560 0.001024 2048 320 420 16768 1.66298 14.0596 52.2904 68.0662 68.1231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1680 0.000128 512 310 300 135168 6.27405 3.40822 19.6371 104.632 134.112 134.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1520 3.2e-05 1024 120 2220 595968 41.9982 26.8841 1184.82 837.85 2091.69 2091.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.001024 2048 160 240 17536 1.49024 6.65395 101.349 109.537 109.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1910 0.000512 2048 80 360 38016 3.47053 19.4243 104.754 127.693 127.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 3.2e-05 2048 340 1260 446464 130.037 55.9616 1103.78 1670.09 2960.07 2960.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1060 0.000128 4096 400 5040 104448 38.3324 28.3197 1870.44 835.63 2772.83 2772.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1560 0.000256 2048 500 1200 62720 5.81837 7.05891 124.044 209.176 346.17 346.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 6.4e-05 2048 150 1080 77824 97.8385 28.2744 168.02 835.418 1129.74 1129.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 970 0.000256 512 150 300 62464 2.89997 1.70413 9.26512 90.4817 104.479 104.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1560 0.001024 2048 320 420 16704 1.65706 11.7693 52.2946 65.7757 65.8352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1680 0.000128 512 310 300 132096 6.24912 3.39872 16.4712 103.312 129.591 129.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1520 3.2e-05 1024 120 2220 594432 42.0562 27.2282 978.611 836.66 1884.7 1884.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.001024 2048 160 240 17472 1.49709 5.44781 101.354 108.343 108.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1910 0.000512 2048 80 360 37824 3.4576 16.0399 104.426 123.966 124.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 3.2e-05 2048 340 1260 442368 129.942 55.6728 906.122 1665.18 2757.11 2757.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1060 0.000128 4096 400 5040 104448 38.3888 28.3218 1545.27 837.421 2449.51 2449.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1560 0.000256 2048 500 1200 62592 5.79123 7.0023 102.582 208.692 324.142 324.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 6.4e-05 2048 150 1080 73728 97.3199 27.9902 132.695 824.687 1082.88 1083.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 970 0.000256 512 150 300 61440 2.8727 1.68678 7.76365 88.8158 101.265 101.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1560 0.001024 2048 320 420 16640 1.66093 10.7769 52.3403 64.8315 64.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1680 0.000128 512 310 300 135168 6.29661 3.41155 15.2167 104.815 129.9 130.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1520 3.2e-05 1024 120 2220 595968 42.0098 26.8861 891.551 838.809 1799.39 1799.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.001024 2048 160 240 17408 1.4937 4.57933 101.397 107.517 107.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1910 0.000512 2048 80 360 37888 3.48403 15.2084 104.855 123.592 123.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 3.2e-05 2048 340 1260 442368 130.932 55.8469 841.21 1672.7 2700.88 2701.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1060 0.000128 4096 400 5040 104448 38.398 28.3247 1416.45 837.093 2320.37 2320.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1560 0.000256 2048 500 1200 62464 5.83466 7.04669 95.2162 209.72 317.887 317.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 6.4e-05 2048 150 1080 73728 98.9501 28.2501 124.373 839.705 1091.46 1091.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 970 0.000256 512 150 300 61440 2.93069 1.70598 7.11722 91.0479 102.928 103.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1560 0.001024 2048 320 420 16640 1.66832 10.6853 52.4499 64.8574 64.9161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1680 0.000128 512 310 300 133120 6.2089 3.39725 14.4495 103.365 127.582 127.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1520 3.2e-05 1024 120 2220 596480 41.9917 26.8861 818.61 837.923 1725.54 1725.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.001024 2048 160 240 17280 1.48842 5.00368 100.119 106.655 106.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1910 0.000512 2048 80 360 37760 3.46112 13.8383 104.56 121.902 121.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 3.2e-05 2048 340 1260 450560 129.751 56.0069 781.675 1675.72 2643.36 2643.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1060 0.000128 4096 400 5040 103680 38.2619 28.2808 1286.89 833.09 2186.63 2186.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1560 0.000256 2048 500 1200 62080 5.79994 7.01645 86.7847 208.615 308.289 308.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 440 6.4e-05 2048 150 1080 71680 97.9444 28.0091 111.323 824.664 1062.13 1062.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 970 0.000256 512 150 300 61440 2.88512 1.68883 6.80413 89.4614 100.968 101.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1560 0.001024 2048 320 384 17152 1.66707 16.0005 52.478 70.1972 70.2566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1680 0.000128 512 310 256 135168 6.32115 3.41187 35.0239 104.906 149.819 149.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1520 3.2e-05 1024 120 2240 596224 42.0147 26.8865 1561.53 838.04 2468.6 2468.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.001024 2048 160 256 17568 1.47866 8.32509 101.497 111.342 111.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1910 0.000512 2048 80 320 38240 3.49005 21.2685 104.847 129.647 129.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 3.2e-05 2048 340 1280 455680 128.903 56.1026 1416.59 1675.29 3277.08 3277.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1060 0.000128 4096 400 5056 104960 38.3829 28.3302 2419.36 839.52 3325.7 3325.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1560 0.000256 2048 500 1216 62656 5.8288 7.04512 159.761 209.605 382.312 382.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 440 6.4e-05 2048 150 1088 91136 95.7161 28.3723 394.27 837.926 1356.47 1356.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 970 0.000256 512 150 320 62208 2.90765 1.7081 12.2479 91.4392 108.433 108.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1560 0.001024 2048 320 384 17088 1.66093 10.5068 52.4358 64.6563 64.7144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1680 0.000128 512 310 256 134144 6.33238 3.40973 33.9837 104.678 148.561 148.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1520 3.2e-05 1024 120 2240 595968 42.0421 26.884 1000.53 838.442 1908.03 1908.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1280 0.001024 2048 160 256 17536 1.47834 14.7423 101.538 117.805 117.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1910 0.000512 2048 80 320 38208 3.4839 13.7959 104.927 122.251 122.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1100 3.2e-05 2048 340 1280 454656 129.227 55.9945 911.035 1676.74 2773.19 2773.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1060 0.000128 4096 400 5056 104960 38.4348 28.3487 1550.02 839.644 2456.55 2456.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1560 0.000256 2048 500 1216 62464 5.85046 7.07379 259.9 209.52 482.419 482.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 440 6.4e-05 2048 150 1088 90112 95.6461 28.2614 375.917 835.897 1335.91 1336.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 970 0.000256 512 150 320 61952 2.91142 1.70394 8.40778 92.042 105.198 105.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1560 0.001024 2048 320 384 17088 1.6681 8.85578 52.5236 63.1012 63.1597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1680 0.000128 512 310 256 133632 6.29539 3.40678 33.9009 104.356 148.115 148.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1520 3.2e-05 1024 120 2240 595200 41.9556 26.8754 827.793 838.148 1734.9 1735.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1280 0.001024 2048 160 256 17472 1.47286 14.7036 101.454 117.676 117.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1910 0.000512 2048 80 320 38112 3.47341 11.6227 104.759 119.899 119.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1100 3.2e-05 2048 340 1280 454656 128.836 55.9489 795.46 1674.11 2654.55 2654.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1060 0.000128 4096 400 5056 104448 38.371 28.33 1268.27 837.505 2172.58 2172.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1560 0.000256 2048 500 1216 62400 5.84003 7.03091 260.883 209.609 483.432 483.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 440 6.4e-05 2048 150 1088 89088 95.5177 28.227 368.822 833.227 1325.98 1326.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 970 0.000256 512 150 320 61440 2.9073 1.69814 16.0093 90.6406 111.385 111.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1560 0.001024 2048 320 384 17024 1.6616 7.84413 52.4359 61.993 62.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1680 0.000128 512 310 256 133120 6.37283 3.41171 34.6616 104.715 149.32 149.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1520 3.2e-05 1024 120 2240 595968 42.0419 26.882 715.82 838.526 1623.4 1623.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1280 0.001024 2048 160 256 17408 1.46752 14.603 101.366 117.478 117.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1910 0.000512 2048 80 320 38144 3.4959 9.93546 104.923 118.396 118.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1100 3.2e-05 2048 340 1280 450560 130.116 55.8695 1940.98 1671.47 3798.64 3798.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1060 0.000128 4096 400 5056 104448 38.3429 28.3177 1102.39 836.316 2005.47 2005.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1560 0.000256 2048 500 1216 62208 5.84192 7.05107 262.339 209.36 484.666 484.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 440 6.4e-05 2048 150 1088 90112 95.6878 28.4325 370.221 837.59 1332.13 1332.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 970 0.000256 512 150 320 61440 2.92109 1.70566 15.8726 91.0318 111.659 111.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1560 0.001024 2048 320 384 17160 1.67037 20.4943 52.5684 74.785 74.8463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1680 0.000128 512 310 256 135040 6.34141 3.42259 29.1198 104.999 144.043 144.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1520 3.2e-05 1024 120 2240 596160 42.0955 26.9783 2108.11 838.845 3016.17 3016.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.001024 2048 160 256 17560 1.49299 11.0674 101.541 114.144 114.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1910 0.000512 2048 80 320 38240 3.49168 28.8847 104.948 137.367 137.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 3.2e-05 2048 340 1280 455680 129.208 56.1372 1896.81 1676.75 3759.09 3759.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1060 0.000128 4096 400 5056 104960 38.5414 28.4013 3235.77 838.693 4141.51 4141.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1560 0.000256 2048 500 1216 62640 5.84784 7.08403 212.396 209.807 435.204 435.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 440 6.4e-05 2048 150 1088 90880 95.68 28.4672 333.758 838.522 1296.61 1296.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 970 0.000256 512 150 320 62080 2.92448 1.70893 15.7217 92.3557 112.841 112.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1560 0.001024 2048 320 384 17120 1.67082 12.8594 52.5704 67.1522 67.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1680 0.000128 512 310 256 134400 6.34643 3.42016 18.7434 105.04 133.709 133.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1520 3.2e-05 1024 120 2240 595840 42.0365 26.9161 1291.94 838.572 2199.59 2199.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.001024 2048 160 256 17520 1.5009 6.79373 101.544 109.882 109.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1910 0.000512 2048 80 320 38160 3.47955 17.9449 104.851 126.318 126.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 3.2e-05 2048 340 1280 455680 129.043 56.0374 1158.2 1677.06 3020.54 3020.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1060 0.000128 4096 400 5056 104960 38.432 28.3769 1967.33 838.904 2873.14 2873.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1560 0.000256 2048 500 1216 62400 5.82656 7.03072 129.111 209.508 351.552 351.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 440 6.4e-05 2048 150 1088 89600 95.6017 28.3072 200.95 838.865 1163.91 1164.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 970 0.000256 512 150 320 61440 2.90016 1.69978 10.0324 90.4788 105.235 105.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1560 0.001024 2048 320 384 17040 1.66502 10.7685 52.4165 64.9013 64.9594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1680 0.000128 512 310 256 134400 6.31706 3.42368 48.7013 104.541 163.138 163.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1520 3.2e-05 1024 120 2240 595200 42.1761 26.9326 1059.73 836.981 1965.95 1966.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.001024 2048 160 256 17400 1.46992 5.61357 101.279 108.406 108.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1910 0.000512 2048 80 320 38160 3.48979 14.8058 104.859 123.198 123.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 3.2e-05 2048 340 1280 453120 129.021 55.9616 952.219 1668.68 2806.07 2806.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1060 0.000128 4096 400 5056 104640 38.5382 28.3934 1625.51 837.468 2530.01 2530.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1560 0.000256 2048 500 1216 62400 5.84768 7.07939 106.686 209.638 329.321 329.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 440 6.4e-05 2048 150 1088 88320 95.8848 28.3197 163.667 834.653 1122.71 1122.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 970 0.000256 512 150 320 61440 2.92768 1.70666 8.9176 90.2412 103.923 104.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1560 0.001024 2048 320 384 16960 1.65949 9.78675 52.3483 63.8489 63.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1680 0.000128 512 310 256 130560 6.30269 3.39968 45.6612 103.368 158.888 159.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1520 3.2e-05 1024 120 2240 595200 41.9549 26.8846 911.783 838.594 1819.35 1819.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.001024 2048 160 256 17440 1.47862 5.15824 101.541 108.218 108.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1910 0.000512 2048 80 320 38080 3.49184 12.7242 104.839 121.096 121.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 3.2e-05 2048 340 1280 455680 128.776 56.0415 823.525 1677.05 2685.58 2685.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1060 0.000128 4096 400 5056 104320 38.2513 28.3102 1392.24 836.588 2295.5 2295.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1560 0.000256 2048 500 1216 62080 5.80915 7.0192 91.6566 209.266 313.822 313.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 440 6.4e-05 2048 150 1088 87040 95.9166 28.3505 460.104 840.967 1425.52 1425.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 970 0.000256 512 150 320 60160 2.90291 1.68464 7.8529 90.6401 103.207 103.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1560 0.001024 2048 320 384 17000 1.66566 8.63699 52.5575 62.9118 62.9719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1680 0.000128 512 310 256 131200 6.30742 3.40787 49.5587 103.379 162.815 162.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1520 3.2e-05 1024 120 2240 595200 42.1719 26.9353 833.687 837.661 1740.59 1740.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1280 0.001024 2048 160 256 17400 1.47818 21.5017 101.537 124.562 124.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1910 0.000512 2048 80 320 38000 3.47254 11.3358 104.715 119.567 119.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1100 3.2e-05 2048 340 1280 448000 129.549 55.9163 741.743 1666.68 2594.07 2594.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1060 0.000128 4096 400 5056 104800 38.5563 28.3999 1278.79 838.467 2184.32 2184.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1560 0.000256 2048 500 1216 62000 5.82858 7.06099 368.618 208.909 590.49 590.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 440 6.4e-05 2048 150 1088 83200 95.7214 27.9849 481.101 825.076 1430.08 1430.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 970 0.000256 512 150 320 60800 2.90384 1.68826 23.0671 90.618 118.409 118.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1560 0.001024 2048 320 384 17136 1.66854 19.6616 52.52 73.9038 73.9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1680 0.000128 512 310 256 134400 6.33354 3.41379 26.8018 104.828 141.54 141.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1520 3.2e-05 1024 120 2240 595968 42.0484 26.9169 1964.49 838.548 2872.13 2872.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.001024 2048 160 256 17568 1.50544 10.5107 101.581 113.642 113.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1910 0.000512 2048 80 320 38208 3.47955 26.6322 104.879 135.033 135.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 3.2e-05 2048 340 1280 454656 128.946 55.9843 1754.26 1673.88 3613.27 3613.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1060 0.000128 4096 400 5056 104832 38.4358 28.3635 2971.65 838.222 3876.78 3876.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1560 0.000256 2048 500 1216 62592 5.83517 7.2232 195.599 209.725 418.455 418.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 6.4e-05 2048 150 1088 90624 95.647 28.4048 306.767 837.194 1268.2 1268.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 970 0.000256 512 150 320 61824 2.91478 1.70819 14.4667 91.1004 110.313 110.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1560 0.001024 2048 320 384 17088 1.66746 12.4825 52.4883 66.6896 66.7484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1680 0.000128 512 310 256 133632 6.29126 3.40582 17.8313 104.281 131.972 132.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1520 3.2e-05 1024 120 2240 595200 41.9638 26.882 1227.63 837.585 2134.2 2134.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.001024 2048 160 256 17472 1.49101 6.54947 101.414 109.499 109.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1910 0.000512 2048 80 320 38112 3.49546 16.9162 104.683 125.137 125.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 3.2e-05 2048 340 1280 454656 128.713 55.9448 1096.03 1672.99 2953.88 2954.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1060 0.000128 4096 400 5056 104448 38.3857 28.3284 1854.84 836.96 2758.62 2758.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1560 0.000256 2048 500 1216 62400 5.82451 7.03488 122.325 209.467 344.725 344.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 440 6.4e-05 2048 150 1088 89088 95.1622 28.1547 189.158 832.756 1145.42 1145.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 970 0.000256 512 150 320 61440 2.90442 1.69648 9.71574 91.1483 105.596 105.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1560 0.001024 2048 320 384 16992 1.66474 10.6312 52.3917 64.7404 64.8002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1680 0.000128 512 310 256 131328 6.32451 3.41171 14.1662 103.867 127.932 128.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1520 3.2e-05 1024 120 2240 595584 42.0444 26.921 998.504 838.374 1905.99 1906.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.001024 2048 160 256 17424 1.49248 5.74874 101.463 108.747 108.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1910 0.000512 2048 80 320 38016 3.47318 13.8935 104.627 122.036 122.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 3.2e-05 2048 340 1280 451584 129.235 55.9012 894.097 1670.14 2749.57 2749.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1060 0.000128 4096 400 5056 104832 38.4407 28.3834 1534.81 838.79 2440.53 2440.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1560 0.000256 2048 500 1216 62208 5.8199 7.02499 100.885 209.225 323.027 323.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 440 6.4e-05 2048 150 1088 87552 95.1344 28.0945 153.237 829.272 1105.92 1106.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 970 0.000256 512 150 320 61056 2.89936 1.69453 7.98768 89.4194 102.123 102.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1560 0.001024 2048 320 384 16896 1.66074 9.16685 52.2634 63.1398 63.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1680 0.000128 512 310 256 132096 6.23747 3.39763 12.9091 103.387 126.094 126.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1520 3.2e-05 1024 120 2240 594432 42.0764 26.8687 881.855 837.245 1788.18 1788.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.001024 2048 160 256 17280 1.48845 4.98394 100.142 106.658 106.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1910 0.000512 2048 80 320 38016 3.4695 12.3755 104.756 120.643 120.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 3.2e-05 2048 340 1280 448512 129.068 55.6483 787.589 1666.13 2638.63 2638.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1060 0.000128 4096 400 5056 104448 38.398 28.3218 1353.17 838.037 2258.04 2258.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1560 0.000256 2048 500 1216 61824 5.80368 7.00656 88.2353 208.836 309.956 310.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 440 6.4e-05 2048 150 1088 86016 94.8381 27.9332 134.432 825.194 1082.58 1082.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 970 0.000256 512 150 320 59904 2.91194 1.68813 6.91274 89.006 100.647 100.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1560 0.001024 2048 320 384 16800 1.65888 8.70019 52.14 62.5503 62.6094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1680 0.000128 512 310 256 130560 6.32525 3.40003 42.0279 103.431 155.339 155.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1520 3.2e-05 1024 120 2240 595200 42.0928 26.9087 784.862 837.931 1691.92 1692.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.001024 2048 160 256 17280 1.46694 4.64589 101.327 107.485 107.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1910 0.000512 2048 80 320 37920 3.46112 10.8158 104.637 118.96 119.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 3.2e-05 2048 340 1280 453120 128.901 56.0323 704.295 1670.56 2559.98 2560.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1060 0.000128 4096 400 5056 103680 38.3732 28.3523 1189.83 836.315 2092.97 2093.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1560 0.000256 2048 500 1216 61920 5.8177 7.18803 78.9055 209.502 301.484 301.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 440 6.4e-05 2048 150 1088 84480 95.3356 27.9224 117.4 825.394 1066.24 1066.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 970 0.000256 512 150 320 59520 2.92566 1.68797 6.63936 89.4299 100.812 100.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1560 0.001024 2048 320 384 17136 1.6657 18.135 52.4978 72.3519 72.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1680 0.000128 512 310 256 134400 6.35363 3.41789 26.0758 104.75 140.761 140.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1520 3.2e-05 1024 120 2240 595840 42.2005 26.9502 1827.36 837.538 2734.2 2734.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.001024 2048 160 256 17528 1.49322 9.80973 101.453 112.8 112.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1910 0.000512 2048 80 320 38192 3.47955 25.2867 104.772 133.58 133.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 3.2e-05 2048 340 1280 455168 129.152 56.0258 1644.97 1672.58 3502.92 3503.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1060 0.000128 4096 400 5056 104832 38.5386 28.3822 2797.66 843.917 3708.61 3708.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1560 0.000256 2048 500 1216 62608 5.8432 7.04813 183.802 209.626 406.396 406.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 6.4e-05 2048 150 1088 89600 95.8435 28.3215 285.409 836.59 1246.35 1246.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 970 0.000256 512 150 320 61824 2.92035 1.7121 14.2054 91.5615 110.527 110.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1560 0.001024 2048 320 384 17024 1.66086 12.2552 52.3998 66.3678 66.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1680 0.000128 512 310 256 134400 6.33219 3.41027 17.0706 104.889 131.865 131.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1520 3.2e-05 1024 120 2240 595840 42.0795 26.9271 1158.52 838.534 2066.2 2066.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.001024 2048 160 256 17472 1.4969 6.58595 101.506 109.63 109.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1910 0.000512 2048 80 320 38080 3.47546 15.7778 104.729 124.024 124.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 3.2e-05 2048 340 1280 455168 128.867 55.9965 1051.77 1674.37 2911.2 2911.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1060 0.000128 4096 400 5056 104384 38.4292 28.3668 1778.05 837.711 2682.66 2682.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1560 0.000256 2048 500 1216 62496 5.82515 7.05869 117.642 209.672 340.27 340.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 6.4e-05 2048 150 1088 89600 95.6479 28.3047 182.649 837.523 1144.31 1144.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 970 0.000256 512 150 320 61824 2.92358 1.70669 9.44112 90.7178 104.913 105.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1560 0.001024 2048 320 384 16968 1.66093 9.92214 52.3882 64.0256 64.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1680 0.000128 512 310 256 134400 6.36294 3.42064 14.346 104.911 129.204 129.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1520 3.2e-05 1024 120 2240 594048 42.1922 26.9254 979.271 837.124 1885.66 1885.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.001024 2048 160 256 17304 1.48275 5.76109 100.141 107.429 107.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1910 0.000512 2048 80 320 37968 3.46698 13.555 104.549 121.612 121.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 3.2e-05 2048 340 1280 451584 129.712 56.0456 881.567 1674.13 2741.66 2741.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1060 0.000128 4096 400 5056 104160 38.5782 28.3923 1498.52 837.796 2403.39 2403.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1560 0.000256 2048 500 1216 62496 5.85411 7.05126 100.177 209.785 322.938 323.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 6.4e-05 2048 150 1088 86016 96.3917 28.4201 149.738 837.447 1112.19 1112.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 970 0.000256 512 150 320 61824 2.93648 1.70934 7.98899 90.7328 103.497 103.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1560 0.001024 2048 320 384 16800 1.65395 9.0624 52.0962 62.8639 62.9209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1680 0.000128 512 310 256 132608 6.26278 3.39558 12.7433 103.761 126.327 126.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1520 3.2e-05 1024 120 2240 594944 42.0807 26.8636 864.69 837.364 1771.13 1771.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.001024 2048 160 256 17248 1.48707 4.86195 100.148 106.543 106.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1910 0.000512 2048 80 320 37856 3.44701 12.0911 104.42 120 120.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 3.2e-05 2048 340 1280 451584 129.39 56.0202 778.185 1674.62 2638.41 2638.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1060 0.000128 4096 400 5056 103936 38.3824 28.33 1312.91 838.27 2218 2218.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1560 0.000256 2048 500 1216 61824 5.80403 7.02797 87.5987 208.773 309.273 309.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 440 6.4e-05 2048 150 1088 86016 95.2276 27.9245 132.352 828.141 1083.83 1083.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 970 0.000256 512 150 320 60928 2.89939 1.6896 6.53674 89.8149 101.069 101.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1560 0.001024 2048 320 384 16800 1.65888 8.65936 52.2085 62.5813 62.6391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1680 0.000128 512 310 256 129920 6.27187 3.38944 11.3292 102.518 123.666 123.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1520 3.2e-05 1024 120 2240 593600 42.1543 26.89 765.434 835.599 1670.21 1670.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.001024 2048 160 256 17080 1.47251 4.3167 99.8113 105.645 105.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1910 0.000512 2048 80 320 37800 3.45299 10.326 104.341 118.161 118.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 3.2e-05 2048 340 1280 448000 128.667 55.5917 692.367 1659.09 2535.91 2536.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1060 0.000128 4096 400 5056 104160 38.596 28.3928 1169.06 836.733 2072.89 2072.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1560 0.000256 2048 500 1216 62160 5.86054 7.09398 79.1806 209.662 301.865 301.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 440 6.4e-05 2048 150 1088 80640 95.3607 27.7606 112.722 817.984 1054.01 1054.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 970 0.000256 512 150 320 58240 2.93002 1.67731 6.18397 88.4446 99.3628 99.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1560 0.001024 2048 320 384 17088 1.6631 18.5467 52.4026 72.6636 72.7223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1680 0.000128 512 310 256 134144 6.32221 3.40944 25.9005 104.604 140.395 140.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1520 3.2e-05 1024 120 2240 595968 42.0213 26.8804 1780.69 837.887 2687.62 2687.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.001024 2048 160 256 17536 1.49696 9.94278 101.507 112.99 113.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1910 0.000512 2048 80 320 38208 3.49238 24.6006 104.852 132.988 133.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 3.2e-05 2048 340 1280 454656 129.215 56.0276 1631.5 1676.27 3493.21 3493.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1060 0.000128 4096 400 5056 104960 38.4343 28.3423 2744.24 838.2 3649.33 3649.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1560 0.000256 2048 500 1216 62464 5.82656 7.07379 182.406 209.384 404.76 404.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 6.4e-05 2048 150 1088 90112 95.3886 28.4078 286.473 835.38 1245.83 1245.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 970 0.000256 512 150 320 61952 2.90205 1.70291 14.2748 90.8749 109.883 109.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1560 0.001024 2048 320 384 17024 1.66093 12.6028 52.4364 66.7528 66.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1680 0.000128 512 310 256 133120 6.35709 3.40906 17.4634 104.72 132.109 132.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1520 3.2e-05 1024 120 2240 595968 42.0362 26.9203 1165.58 838.519 2073.19 2073.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.001024 2048 160 256 17408 1.49504 6.23206 101.369 109.139 109.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1910 0.000512 2048 80 320 38144 3.4856 16.4854 104.929 124.944 125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 3.2e-05 2048 340 1280 450560 129.521 55.9124 1090.89 1671.74 2948.26 2948.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1060 0.000128 4096 400 5056 104448 38.3445 28.3423 1828.26 836.317 2731.37 2731.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1560 0.000256 2048 500 1216 62208 5.82698 7.02186 122.849 209.347 345.116 345.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 6.4e-05 2048 150 1088 90112 95.377 28.2586 194.119 836.151 1154.1 1154.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 970 0.000256 512 150 320 61440 2.92211 1.70422 9.63923 92.0063 106.398 106.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1560 0.001024 2048 320 384 16896 1.66093 10.6238 52.2686 64.6045 64.6656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1680 0.000128 512 310 256 132096 6.25286 3.39814 14.7118 103.393 127.922 128.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1520 3.2e-05 1024 120 2240 594432 42.0569 26.8686 958.455 837.359 1864.88 1865.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.001024 2048 160 256 17280 1.48467 5.79766 100.151 107.475 107.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1910 0.000512 2048 80 320 38016 3.4759 13.9162 104.763 122.201 122.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 3.2e-05 2048 340 1280 448512 129.103 55.6333 899.124 1666.9 2750.97 2751.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1060 0.000128 4096 400 5056 104448 38.4259 28.3353 1510.52 838.136 2415.54 2415.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1560 0.000256 2048 500 1216 61824 5.80394 7.00266 101.171 208.865 322.913 322.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 6.4e-05 2048 150 1088 86016 94.8924 27.9746 153.521 825.385 1101.96 1102.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 970 0.000256 512 150 320 59904 2.9104 1.684 7.8745 88.86 101.459 101.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1560 0.001024 2048 320 384 16896 1.66502 9.69318 52.4254 63.8386 63.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1680 0.000128 512 310 256 131072 6.44074 3.40992 13.3464 104.786 128.149 128.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1520 3.2e-05 1024 120 2240 595968 42.0048 27.1476 875.22 838.619 1783.13 1783.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.001024 2048 160 256 17152 1.48122 4.73466 99.9711 106.231 106.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1910 0.000512 2048 80 320 37888 3.45744 12.4805 104.568 120.548 120.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 3.2e-05 2048 340 1280 450560 129.456 55.9268 835.286 1671.52 2692.39 2692.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1060 0.000128 4096 400 5056 104448 38.4033 28.3229 1381.83 837.448 2286.11 2286.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1560 0.000256 2048 500 1216 61952 5.83536 7.0424 93.8621 209.653 316.466 316.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 6.4e-05 2048 150 1088 90112 95.3884 28.3635 150.335 836.202 1110.47 1110.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 970 0.000256 512 150 320 61440 2.928 1.70598 7.36688 91.0376 103.166 103.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1560 0.001024 2048 320 384 16640 1.65485 9.40618 51.9188 63.0335 63.0926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1680 0.000128 512 310 256 128000 6.40899 3.39763 12.135 103.479 125.579 125.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1520 3.2e-05 1024 120 2240 593920 42.0549 26.8856 800.193 838.782 1708.05 1708.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.001024 2048 160 256 17280 1.50099 5.21434 101.542 108.3 108.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1910 0.000512 2048 80 320 37760 3.46931 11.8556 104.407 119.775 119.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 3.2e-05 2048 340 1280 450560 129.774 56.1371 769.621 1677.46 2633.2 2633.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1060 0.000128 4096 400 5056 103680 38.2703 28.276 1263.18 833.199 2163.04 2163.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1560 0.000256 2048 500 1216 61440 5.80189 7.00006 85.5204 210.073 308.467 308.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 440 6.4e-05 2048 150 1088 81920 95.6284 28.0466 125.635 825.511 1075.01 1075.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 970 0.000256 512 150 320 58880 2.9471 1.68989 6.77021 89.5188 101.057 101.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1560 0.001024 2048 320 384 16512 1.64659 8.64614 51.7458 62.0913 62.1511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1680 0.000128 512 310 256 129024 6.38589 3.39405 11.8826 103.51 125.341 125.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1520 3.2e-05 1024 120 2240 592896 42.0958 26.866 745.408 837.433 1651.95 1652.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.001024 2048 160 256 16896 1.47206 4.63258 99.6318 105.781 105.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1910 0.000512 2048 80 320 37632 3.47709 11.8395 104.23 119.591 119.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 3.2e-05 2048 340 1280 442368 128.393 55.3155 719.536 1650 2553.47 2553.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1060 0.000128 4096 400 5056 102912 38.4116 28.3199 1181.69 835.565 2084.11 2084.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1560 0.000256 2048 500 1216 61440 5.82442 7.0185 82.1498 209.332 304.405 304.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 440 6.4e-05 2048 150 1088 86016 94.9702 28.0496 124.953 825.622 1073.8 1073.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 970 0.000256 512 150 320 58368 2.95296 1.68726 6.94982 89.6623 101.384 101.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1560 0.001024 2048 320 384 17184 1.67478 24.5072 52.5732 78.8077 78.8685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1680 0.000128 512 310 256 129536 6.54691 3.4144 34.7488 105.006 149.876 150.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1520 3.2e-05 1024 120 2304 594560 42.0225 26.9125 1583.01 838.879 2490.96 2491.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1280 0.001024 2048 160 256 17600 1.47661 16.2676 101.621 119.41 119.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1910 0.000512 2048 80 384 38112 3.48979 25.5352 104.972 134.04 134.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1100 3.2e-05 2048 340 1280 439808 133.521 56.0866 2577.91 1676.95 4444.67 4444.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1060 0.000128 4096 400 5120 103680 38.5044 28.3808 2416.91 840.041 3323.94 3324.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1560 0.000256 2048 500 1280 61280 5.86512 7.03648 277.063 209.772 499.813 499.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 440 6.4e-05 2048 150 1152 83968 96.9807 28.375 422.994 838.737 1387.29 1387.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 970 0.000256 512 150 384 61824 2.92403 1.70806 21.4939 91.599 117.857 117.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1560 0.001024 2048 320 384 17152 1.66573 17.5967 52.4884 71.8037 71.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1680 0.000128 512 310 256 129536 6.53763 3.4096 35.6342 104.923 150.663 150.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1520 3.2e-05 1024 120 2304 594432 41.9593 26.8926 1804.85 838.201 2712.04 2712.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.001024 2048 160 256 17568 1.47539 9.6809 101.499 112.7 112.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1910 0.000512 2048 80 384 38080 3.48688 28.756 104.846 137.131 137.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 3.2e-05 2048 340 1280 439296 132.231 56.0312 1570.19 1675.56 3434.2 3434.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1060 0.000128 4096 400 5120 103552 38.3911 28.3415 2686.33 838.085 3591.25 3591.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1560 0.000256 2048 500 1280 61248 5.82189 7.1721 185.18 209.637 407.882 407.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 440 6.4e-05 2048 150 1152 83968 96.6236 28.3556 414.726 837.917 1377.82 1377.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 970 0.000256 512 150 384 61696 2.92304 1.70525 15.3527 91.3939 111.5 111.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1560 0.001024 2048 320 384 17088 1.6663 11.7469 52.4398 65.9052 65.9621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1680 0.000128 512 310 256 129024 6.53517 3.41197 34.3022 104.677 149.106 149.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1520 3.2e-05 1024 120 2304 593920 42.034 26.8799 1161.36 838.462 2068.88 2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.001024 2048 160 256 17536 1.47584 6.5536 101.541 109.615 109.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1910 0.000512 2048 80 384 38016 3.49565 18.9543 104.827 127.319 127.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 3.2e-05 2048 340 1280 438272 132.609 55.9636 1008.63 1676.78 2874.18 2874.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1060 0.000128 4096 400 5120 103424 38.4559 28.3528 1738.99 838.723 2644.62 2644.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1560 0.000256 2048 500 1280 61056 5.82192 7.10224 120.289 209.528 342.814 342.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 440 6.4e-05 2048 150 1152 81920 96.9236 28.2841 391.159 868.481 1385.04 1385.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 970 0.000256 512 150 384 61440 2.91373 1.70326 10.7377 91.5405 107.022 107.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1560 0.001024 2048 320 384 17088 1.66646 9.75667 52.479 63.9551 64.0149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1680 0.000128 512 310 256 127488 6.51818 3.40381 33.9749 104.267 148.322 148.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1520 3.2e-05 1024 120 2304 593664 41.9969 26.8836 942.815 837.612 1849.44 1849.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1280 0.001024 2048 160 256 17472 1.47046 15.088 101.408 118.01 118.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1910 0.000512 2048 80 384 38016 3.49024 15.399 104.824 123.758 123.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1100 3.2e-05 2048 340 1280 436224 132.535 55.918 824.156 1672.69 2685.5 2685.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1060 0.000128 4096 400 5120 103296 38.4289 28.332 1417.36 837.37 2321.59 2321.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1560 0.000256 2048 500 1280 61056 5.81568 7.03408 129.173 209.431 351.524 351.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 440 6.4e-05 2048 150 1152 79872 96.9049 28.1641 375.984 832.574 1333.82 1333.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 970 0.000256 512 150 384 60672 2.92502 1.69747 8.75258 90.0216 103.522 103.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1560 0.001024 2048 320 384 17024 1.66464 8.67354 52.442 62.8341 62.8933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1680 0.000128 512 310 256 129024 6.53571 3.41197 33.9923 104.733 148.831 148.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1520 3.2e-05 1024 120 2304 593920 42.0235 26.8819 844.65 838.642 1752.34 1752.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1280 0.001024 2048 160 256 17408 1.47114 14.8434 101.371 117.733 117.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1910 0.000512 2048 80 384 37888 3.4697 14.2585 104.666 122.44 122.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1100 3.2e-05 2048 340 1280 434176 132.949 55.8934 736.935 1671.64 2597.62 2597.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1060 0.000128 4096 400 5120 102912 38.4206 28.3195 1262.22 837.835 2166.91 2167.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1560 0.000256 2048 500 1280 60928 5.836 7.02541 285.586 209.374 507.896 507.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 440 6.4e-05 2048 150 1152 81920 97.118 28.3402 383.423 836.162 1345.24 1345.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 970 0.000256 512 150 384 61440 2.92758 1.7055 8.24365 90.1026 103.106 103.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1560 0.001024 2048 320 384 16960 1.66784 8.21331 52.3469 62.2821 62.3425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1680 0.000128 512 310 256 125440 6.49994 3.39558 33.4183 103.368 146.846 146.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1520 3.2e-05 1024 120 2304 593920 42.0379 26.8923 778.071 838.57 1685.72 1685.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1280 0.001024 2048 160 256 17440 1.47734 15.1388 101.542 118.205 118.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1910 0.000512 2048 80 384 37920 3.48835 12.8821 104.827 121.244 121.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1100 3.2e-05 2048 340 1280 435200 133.228 56.0337 723.084 1677.04 2589.6 2589.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1060 0.000128 4096 400 5120 102400 38.3599 28.3053 1154.23 835.794 2056.8 2056.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1560 0.000256 2048 500 1280 60800 5.82858 7.02054 285.627 209.27 507.822 507.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 440 6.4e-05 2048 150 1152 81920 97.2825 28.4553 382.787 838.832 1347.56 1347.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 970 0.000256 512 150 384 60160 2.90323 1.68282 19.0937 91.6496 115.458 115.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1560 0.001024 2048 320 384 16896 1.6609 7.46086 52.2192 61.3919 61.4502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1680 0.000128 512 310 256 125952 6.48422 3.39514 33.6811 103.304 147.023 147.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1520 3.2e-05 1024 120 2304 592896 42.094 26.8632 716.773 836.565 1622.43 1622.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1280 0.001024 2048 160 256 17280 1.46435 14.911 100.104 116.521 116.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1910 0.000512 2048 80 384 37824 3.47158 11.6776 104.57 119.763 119.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1100 3.2e-05 2048 340 1280 430080 133.509 55.6959 1998.11 1664.78 3852.29 3852.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1060 0.000128 4096 400 5120 102912 38.4759 28.3218 1074.06 837.464 1978.43 1978.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1560 0.000256 2048 500 1280 60672 5.82042 7.02669 285.425 208.664 507.007 507.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 440 6.4e-05 2048 150 1152 73728 97.534 27.8837 343.035 826.307 1294.95 1295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 970 0.000256 512 150 384 59904 2.91571 1.68416 19.1145 89.4474 113.29 113.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1560 0.001024 2048 320 384 16800 1.65066 8.00566 52.0505 61.7573 61.8149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1680 0.000128 512 310 256 125440 6.53651 3.39939 34.1827 103.664 147.943 148.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1520 3.2e-05 1024 120 2304 593152 42.0204 26.8719 672.399 836.584 1578.01 1578.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1280 0.001024 2048 160 256 17248 1.46432 14.8639 100.1 116.47 116.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1910 0.000512 2048 80 384 37856 3.47955 11.3132 104.737 119.573 119.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1100 3.2e-05 2048 340 1280 437248 132.843 56.0539 2018.76 1673.05 3880.9 3881.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1060 0.000128 4096 400 5120 103040 38.4229 28.3278 1005.6 837.641 1910.09 1910.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1560 0.000256 2048 500 1280 60480 5.80794 7.03299 285.88 208.585 507.381 507.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 440 6.4e-05 2048 150 1152 78848 96.766 27.9251 367.878 827.512 1320.28 1320.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 970 0.000256 512 150 384 59136 2.93952 1.69366 18.3882 90.0416 113.191 113.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1560 0.001024 2048 320 384 16896 1.66291 26.2717 52.4424 80.4281 80.4855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1680 0.000128 512 310 256 126976 6.60317 3.40989 34.7093 104.815 149.694 149.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1520 3.2e-05 1024 120 2304 593920 42.0379 26.8846 638.656 838.812 1546.52 1546.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1280 0.001024 2048 160 256 17152 1.4665 14.8972 99.9813 116.389 116.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1910 0.000512 2048 80 384 37632 3.46109 10.7254 104.322 118.55 118.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1100 3.2e-05 2048 340 1280 434176 133.34 55.8408 1993.81 1672.02 3855.21 3855.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1060 0.000128 4096 400 5120 102400 38.4807 28.3192 953.176 837.225 1857.3 1857.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1560 0.000256 2048 500 1280 60928 5.83894 7.06 286.493 209.73 509.196 509.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 440 6.4e-05 2048 150 1152 81920 97.0382 28.3685 403.15 836.561 1365.3 1365.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 970 0.000256 512 150 384 61440 2.93213 1.70691 20.2342 91.2173 116.213 116.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1560 0.001024 2048 320 420 16576 1.65235 27.2997 52.0838 81.0867 81.1439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1680 0.000128 512 310 300 132608 6.27581 3.39578 40.1543 103.762 153.741 153.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1520 3.2e-05 1024 120 2220 594944 42.0677 26.8703 600.997 837.399 1507.46 1507.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1280 0.001024 2048 160 240 17472 1.47958 14.0882 101.483 117.094 117.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1910 0.000512 2048 80 360 37856 3.46595 9.41661 104.686 117.61 117.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1100 3.2e-05 2048 340 1260 444416 131.553 55.9232 2430.69 1674.66 4293.02 4293.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1060 0.000128 4096 400 5040 103936 38.3824 28.3255 921.626 838.427 1826.87 1826.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1560 0.000256 2048 500 1200 62272 5.81222 7.01235 265.275 208.769 486.942 487.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 440 6.4e-05 2048 150 1080 71680 98.3379 27.9226 334.695 829.614 1290.76 1290.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 970 0.000256 512 150 300 60928 2.89226 1.6937 17.8444 89.4457 112.006 112.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1560 0.001024 2048 320 384 16800 1.6527 24.6695 52.0578 78.4323 78.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1680 0.000128 512 310 256 132608 6.27427 3.40013 35.1053 103.682 148.62 148.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1520 3.2e-05 1024 120 2240 594944 42.0437 26.8734 590.51 836.889 1496.45 1496.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1280 0.001024 2048 160 256 17248 1.4625 14.4799 100.107 116.094 116.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1910 0.000512 2048 80 320 37856 3.46896 8.52787 104.34 116.379 116.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1100 3.2e-05 2048 340 1280 451584 130.468 56.09 2380.47 1673.31 4240.56 4240.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1060 0.000128 4096 400 5056 103936 38.3829 28.3326 906.164 837.72 1810.71 1810.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1560 0.000256 2048 500 1216 61824 5.82349 6.99968 260.701 208.607 482.207 482.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 440 6.4e-05 2048 150 1088 86016 95.5361 28.1235 393.083 830.628 1347.58 1347.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 970 0.000256 512 150 320 60928 2.89418 1.69338 18.5043 89.4768 112.693 112.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1560 0.001024 2048 320 400 16800 1.66528 26.4131 52.4624 80.5929 80.6487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1680 0.000128 512 310 250 129920 6.27142 3.38832 34.2812 102.498 146.598 146.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1520 3.2e-05 1024 120 2250 593600 42.1524 26.9025 611.083 835.488 1515.76 1515.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1280 0.001024 2048 160 250 17360 1.47808 14.5721 101.485 117.578 117.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1910 0.000512 2048 80 350 37800 3.4736 9.23702 104.52 117.275 117.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1100 3.2e-05 2048 340 1300 448000 129.904 55.4948 2505.16 1658.81 4349.57 4349.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1060 0.000128 4096 400 5050 104160 38.6014 28.4026 932.096 836.743 1835.95 1836.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1560 0.000256 2048 500 1200 63280 5.87917 7.11795 274.436 209.633 497.141 497.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 440 6.4e-05 2048 150 1100 62720 99.6165 27.8057 305.371 817.978 1250.97 1251.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 970 0.000256 512 150 300 60480 2.87382 1.68253 18.0293 87.9969 110.709 110.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1560 0.001024 2048 320 384 16800 1.65827 25.3035 52.2375 79.2517 79.3089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1680 0.000128 512 310 288 129920 6.28285 3.39011 38.1517 102.571 150.558 150.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1520 3.2e-05 1024 120 2256 593600 42.1296 26.8903 609.367 836.106 1514.63 1514.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1280 0.001024 2048 160 240 17360 1.47082 14.11 101.327 116.95 117.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1910 0.000512 2048 80 336 37800 3.47341 8.78989 104.503 116.808 116.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1100 3.2e-05 2048 340 1296 448000 129.746 55.515 2529.78 1660.06 4375.31 4375.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1060 0.000128 4096 400 5040 104160 38.6131 28.3914 924.787 837.353 1829.25 1829.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1560 0.000256 2048 500 1200 62720 5.8792 7.12534 277.26 209.788 500.13 500.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 440 6.4e-05 2048 150 1104 71680 97.5027 27.7361 347.017 818.642 1291.08 1291.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 970 0.000256 512 150 288 62720 2.82611 1.67958 18.0189 88.0462 110.696 110.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1560 0.001024 2048 320 384 17024 1.664 24.8709 52.3927 78.9811 79.0404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1680 0.000128 512 310 256 135168 6.29322 3.41008 34.565 104.631 149.06 149.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1520 3.2e-05 1024 120 2240 595968 42.0182 26.8882 692.826 837.816 1599.69 1599.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1280 0.001024 2048 160 256 17408 1.47562 14.574 101.323 117.415 117.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1910 0.000512 2048 80 320 38144 3.48886 9.58406 104.834 117.948 118.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1100 3.2e-05 2048 340 1280 458752 128.687 55.8612 2447 1670.04 4301.78 4301.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1060 0.000128 4096 400 5024 104960 38.2737 28.3188 1071.09 835.615 1973.4 1973.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1560 0.000256 2048 500 1184 62976 5.85146 7.1625 262.001 209.175 484.267 484.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 6.4e-05 2048 150 1088 90112 95.8159 28.34 413.679 835.403 1373.43 1373.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 970 0.000256 512 150 288 64512 2.84902 1.70557 17.5623 90.6241 112.87 112.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1560 0.001024 2048 320 384 16320 1.63696 35.0297 51.433 88.1521 88.2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1680 0.000128 512 310 256 130560 6.31587 3.39968 47.2462 103.465 160.586 160.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1520 3.2e-05 1024 120 2240 591360 41.9732 26.8232 1041.25 834.869 1945.06 1945.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1280 0.001024 2048 160 256 16800 1.44589 21.1723 99.5802 122.243 122.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1910 0.000512 2048 80 320 37440 3.4393 14.766 103.871 122.118 122.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1100 3.2e-05 2048 340 1280 445440 127.513 55.0887 3445.54 1648.62 5276.97 5277.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1060 0.000128 4096 400 5024 103680 38.3945 28.3195 1596.58 836.593 2500 2500.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1560 0.000256 2048 500 1184 61440 5.7607 6.95501 368.706 207.317 588.812 588.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 440 6.4e-05 2048 150 1088 76800 96.672 28.0003 494.075 825.07 1444 1444.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 970 0.000256 512 150 288 61440 2.88362 1.69107 23.9879 90.7306 119.419 119.534
