Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/110L/Desktop/110/Exeperiment3/alu_4bit_tb_isim_beh.exe -prj C:/Users/110L/Desktop/110/Exeperiment3/alu_4bit_tb_beh.prj work.alu_4bit_tb work.glbl 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/110L/Desktop/110/Exeperiment3/alu_4bit.v\" into library work
Analyzing Verilog file \"C:/Users/110L/Desktop/110/Exeperiment3/alu_4bit_tb.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.1/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/110L/Desktop/110/Exeperiment3/alu_4bit_tb.v" Line 40: Size mismatch in connection of port <sel>. Formal port size is 3-bit while actual signal size is 4-bit.
Completed static elaboration
Compiling module alu_4bit
Compiling module alu_4bit_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/110L/Desktop/110/Exeperiment3/alu_4bit_tb_isim_beh.exe
Fuse Memory Usage: 15960 KB
Fuse CPU Usage: 249 ms
