strict digraph "" {
	node [label="\N"];
	"Leaf_1577:AL"	 [def_var="['dma_ack_wr1']",
		label="Leaf_1577:AL"];
	"1579:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38dbd650>",
		fillcolor=springgreen,
		label="1579:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1581:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38dbd690>",
		fillcolor=springgreen,
		label="1581:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1579:IF" -> "1581:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1579];
	"1579:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dbda50>",
		fillcolor=firebrick,
		label="1579:NS
dma_ack_wr1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dbda50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1579:IF" -> "1579:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1579];
	"1581:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dbd8d0>",
		fillcolor=firebrick,
		label="1581:NS
dma_ack_wr1 <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dbd8d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1581:IF" -> "1581:NS"	 [cond="['dma_ack']",
		label=dma_ack,
		lineno=1581];
	"1583:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38dbd6d0>",
		fillcolor=springgreen,
		label="1583:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1581:IF" -> "1583:IF"	 [cond="['dma_ack']",
		label="!(dma_ack)",
		lineno=1581];
	"1579:NS" -> "Leaf_1577:AL"	 [cond="[]",
		lineno=None];
	"1577:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38dbdc10>",
		clk_sens=False,
		fillcolor=gold,
		label="1577:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'dma_ack_clr1', 'dma_ack']"];
	"1577:AL" -> "1579:IF"	 [cond="[]",
		lineno=None];
	"1581:NS" -> "Leaf_1577:AL"	 [cond="[]",
		lineno=None];
	"1583:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dbd710>",
		fillcolor=firebrick,
		label="1583:NS
dma_ack_wr1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dbd710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1583:IF" -> "1583:NS"	 [cond="['dma_ack_clr1']",
		label=dma_ack_clr1,
		lineno=1583];
	"1583:NS" -> "Leaf_1577:AL"	 [cond="[]",
		lineno=None];
}
