<stg><name>cnn_fc_i50_o10</name>


<trans_list>

<trans id="367" from="1" to="2">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="2" to="3">
<condition id="253">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="2" to="2">
<condition id="254">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="3" to="4">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="4" to="6">
<condition id="255">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="4" to="5">
<condition id="257">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="5" to="4">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="6" to="7">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="7" to="16">
<condition id="258">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="7" to="8">
<condition id="267">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="8" to="9">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="9" to="10">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="10" to="11">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="11" to="12">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="12" to="13">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="13" to="14">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="14" to="15">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="15" to="7">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="16" to="17">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="17" to="20">
<condition id="268">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="17" to="18">
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="18" to="19">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="19" to="17">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %weight_9), !map !54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %weight_8), !map !61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %weight_7), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %weight_6), !map !73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %weight_5), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %weight_4), !map !85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %weight_3), !map !91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %weight_2), !map !97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %weight_1), !map !103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([50 x i32]* %weight_0), !map !109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %bias), !map !171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !177

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @cnn_fc_i50_o10_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

]]></Node>
<StgValue><ssdm name="ctrl_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:30  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %weight_0, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:31  %empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %weight_1, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:32  %empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %weight_2, [1 x i8]* @p_str11, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str11, i32 -1, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:33  %empty_6 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %weight_3, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:34  %empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %weight_4, [1 x i8]* @p_str13, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:35  %empty_8 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %weight_5, [1 x i8]* @p_str14, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:36  %empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %weight_6, [1 x i8]* @p_str15, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str15, i32 -1, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:37  %empty_10 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %weight_7, [1 x i8]* @p_str16, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:38  %empty_11 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %weight_8, [1 x i8]* @p_str17, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str17, i32 -1, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:39  %empty_12 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %weight_9, [1 x i8]* @p_str18, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str18, i32 -1, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="0" op_25_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface([50 x i32]* %weight_0, [50 x i32]* %weight_1, [50 x i32]* %weight_2, [50 x i32]* %weight_3, [50 x i32]* %weight_4, [50 x i32]* %weight_5, [50 x i32]* %weight_6, [50 x i32]* %weight_7, [50 x i32]* %weight_8, [50 x i32]* %weight_9, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:41  %empty_13 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %bias, [1 x i8]* @p_str19, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str19, i32 -1, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface([10 x i32]* %bias, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %result_9 = phi i32 [ undef, %0 ], [ %newSel1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %result_8 = phi i32 [ undef, %0 ], [ %newSel3, %_ifconv ]

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %result_7 = phi i32 [ undef, %0 ], [ %newSel7, %_ifconv ]

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %result_6 = phi i32 [ undef, %0 ], [ %newSel10, %_ifconv ]

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %result_5 = phi i32 [ undef, %0 ], [ %newSel13, %_ifconv ]

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %result_4 = phi i32 [ undef, %0 ], [ %newSel15, %_ifconv ]

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %result_3 = phi i32 [ undef, %0 ], [ %newSel18, %_ifconv ]

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:7  %result_2 = phi i32 [ undef, %0 ], [ %newSel20, %_ifconv ]

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:8  %result_1 = phi i32 [ undef, %0 ], [ %result_1_s, %_ifconv ]

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:9  %result_0 = phi i32 [ undef, %0 ], [ %result_0_s, %_ifconv ]

]]></Node>
<StgValue><ssdm name="result_0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:10  %i = phi i4 [ 0, %0 ], [ %i_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %exitcond1 = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond1, label %.preheader73.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:3  %sel_tmp = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:4  %sel_tmp1 = icmp eq i4 %i, 7

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:5  %sel_tmp2 = icmp eq i4 %i, 6

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:6  %sel_tmp3 = icmp eq i4 %i, 5

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:7  %sel_tmp4 = icmp eq i4 %i, 4

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:8  %sel_tmp5 = icmp eq i4 %i, 3

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:9  %sel_tmp6 = icmp eq i4 %i, 2

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:10  %sel_tmp7 = icmp eq i4 %i, 1

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:11  %sel_tmp8 = icmp eq i4 %i, 0

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %or_cond = or i1 %sel_tmp8, %sel_tmp7

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %or_cond1 = or i1 %sel_tmp6, %sel_tmp5

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %or_cond2 = or i1 %sel_tmp4, %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %or_cond3 = or i1 %sel_tmp2, %sel_tmp1

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %newSel = select i1 %sel_tmp, i32 %result_9, i32 0

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %or_cond4 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %or_cond5 = or i1 %or_cond2, %or_cond3

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %or_cond6 = or i1 %or_cond4, %or_cond5

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %newSel1 = select i1 %or_cond6, i32 %result_9, i32 %newSel

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %newSel2 = select i1 %sel_tmp, i32 0, i32 %result_8

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:22  %newSel3 = select i1 %or_cond6, i32 %result_8, i32 %newSel2

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:23  %newSel4 = select i1 %sel_tmp2, i32 %result_7, i32 0

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %newSel5 = select i1 %or_cond2, i32 %result_7, i32 %newSel4

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:25  %newSel6 = select i1 %or_cond4, i32 %result_7, i32 %newSel5

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:26  %newSel7 = select i1 %or_cond6, i32 %newSel6, i32 %result_7

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:27  %newSel8 = select i1 %sel_tmp2, i32 0, i32 %result_6

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %newSel9 = select i1 %or_cond2, i32 %result_6, i32 %newSel8

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:29  %newSel10 = select i1 %or_cond4, i32 %result_6, i32 %newSel9

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %newSel11 = select i1 %sel_tmp4, i32 %result_5, i32 0

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:31  %newSel12 = select i1 %or_cond2, i32 %newSel11, i32 %result_5

]]></Node>
<StgValue><ssdm name="newSel12"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32  %newSel13 = select i1 %or_cond4, i32 %result_5, i32 %newSel12

]]></Node>
<StgValue><ssdm name="newSel13"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:33  %newSel14 = select i1 %sel_tmp4, i32 0, i32 %result_4

]]></Node>
<StgValue><ssdm name="newSel14"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:34  %newSel15 = select i1 %or_cond4, i32 %result_4, i32 %newSel14

]]></Node>
<StgValue><ssdm name="newSel15"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:35  %newSel16 = select i1 %sel_tmp6, i32 %result_3, i32 0

]]></Node>
<StgValue><ssdm name="newSel16"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %newSel17 = select i1 %or_cond, i32 %result_3, i32 %newSel16

]]></Node>
<StgValue><ssdm name="newSel17"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:37  %newSel18 = select i1 %or_cond4, i32 %newSel17, i32 %result_3

]]></Node>
<StgValue><ssdm name="newSel18"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:38  %newSel19 = select i1 %sel_tmp6, i32 0, i32 %result_2

]]></Node>
<StgValue><ssdm name="newSel19"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:39  %newSel20 = select i1 %or_cond, i32 %result_2, i32 %newSel19

]]></Node>
<StgValue><ssdm name="newSel20"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:40  %sel_tmp9 = select i1 %sel_tmp7, i32 0, i32 %result_1

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:41  %result_1_s = select i1 %sel_tmp8, i32 %result_1, i32 %sel_tmp9

]]></Node>
<StgValue><ssdm name="result_1_s"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:42  %result_0_s = select i1 %sel_tmp8, i32 0, i32 %result_0

]]></Node>
<StgValue><ssdm name="result_0_s"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:43  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:44  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.preheader73.preheader:0  br label %.preheader73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader73:0  %result_9_2 = phi i32 [ %result_9_5, %_ifconv191 ], [ %result_9, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="result_9_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader73:1  %result_8_2 = phi i32 [ %result_9_6, %_ifconv191 ], [ %result_8, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="result_8_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader73:2  %result_9_7 = phi i32 [ %result_9_8, %_ifconv191 ], [ %result_7, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="result_9_7"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader73:3  %result_9_9 = phi i32 [ %result_9_10, %_ifconv191 ], [ %result_6, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="result_9_9"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader73:4  %result_9_20 = phi i32 [ %result_9_12, %_ifconv191 ], [ %result_5, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="result_9_20"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader73:5  %result_9_3 = phi i32 [ %result_9_14, %_ifconv191 ], [ %result_4, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="result_9_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader73:6  %result_9_11 = phi i32 [ %result_9_16, %_ifconv191 ], [ %result_3, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="result_9_11"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader73:7  %result_9_13 = phi i32 [ %result_9_18, %_ifconv191 ], [ %result_2, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="result_9_13"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader73:8  %result_9_15 = phi i32 [ %result_9_22, %_ifconv191 ], [ %result_1, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="result_9_15"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader73:9  %result_9_17 = phi i32 [ %result_9_23, %_ifconv191 ], [ %result_0, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="result_9_17"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader73:10  %i1 = phi i4 [ %i_2, %_ifconv191 ], [ 0, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader73:11  %exitcond2 = icmp eq i4 %i1, -6

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader73:12  %i_2 = add i4 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader73:13  br i1 %exitcond2, label %.preheader72.preheader, label %_ifconv191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
_ifconv191:0  %i1_cast = zext i4 %i1 to i32

]]></Node>
<StgValue><ssdm name="i1_cast"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:4  %bias_addr = getelementptr [10 x i32]* %bias, i32 0, i32 %i1_cast

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
_ifconv191:5  %bias_load = load i32* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv191:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv191:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv191:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
_ifconv191:5  %bias_load = load i32* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
_ifconv191:6  %tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %result_9_17, i32 %result_9_15, i32 %result_9_13, i32 %result_9_11, i32 %result_9_3, i32 %result_9_20, i32 %result_9_9, i32 %result_9_7, i32 %result_8_2, i32 %result_9_2, i4 %i1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv191:7  %result_9_24 = add i32 %bias_load, %tmp_1

]]></Node>
<StgValue><ssdm name="result_9_24"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv191:8  %sel_tmp10 = icmp eq i4 %i1, -8

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv191:9  %sel_tmp11 = icmp eq i4 %i1, 7

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv191:10  %sel_tmp12 = icmp eq i4 %i1, 6

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv191:11  %sel_tmp13 = icmp eq i4 %i1, 5

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv191:12  %sel_tmp14 = icmp eq i4 %i1, 4

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv191:13  %sel_tmp15 = icmp eq i4 %i1, 3

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv191:14  %sel_tmp16 = icmp eq i4 %i1, 2

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv191:15  %sel_tmp17 = icmp eq i4 %i1, 1

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv191:16  %sel_tmp18 = icmp eq i4 %i1, 0

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv191:17  %or_cond7 = or i1 %sel_tmp18, %sel_tmp17

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv191:18  %or_cond8 = or i1 %sel_tmp16, %sel_tmp15

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv191:19  %or_cond9 = or i1 %sel_tmp14, %sel_tmp13

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv191:20  %or_cond10 = or i1 %sel_tmp12, %sel_tmp11

]]></Node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:21  %newSel21 = select i1 %sel_tmp10, i32 %result_9_2, i32 %result_9_24

]]></Node>
<StgValue><ssdm name="newSel21"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv191:22  %or_cond11 = or i1 %or_cond7, %or_cond8

]]></Node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv191:23  %or_cond12 = or i1 %or_cond9, %or_cond10

]]></Node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv191:24  %or_cond13 = or i1 %or_cond11, %or_cond12

]]></Node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:25  %result_9_5 = select i1 %or_cond13, i32 %result_9_2, i32 %newSel21

]]></Node>
<StgValue><ssdm name="result_9_5"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:26  %newSel22 = select i1 %sel_tmp10, i32 %result_9_24, i32 %result_8_2

]]></Node>
<StgValue><ssdm name="newSel22"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:27  %result_9_6 = select i1 %or_cond13, i32 %result_8_2, i32 %newSel22

]]></Node>
<StgValue><ssdm name="result_9_6"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:28  %newSel23 = select i1 %sel_tmp12, i32 %result_9_7, i32 %result_9_24

]]></Node>
<StgValue><ssdm name="newSel23"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:29  %newSel24 = select i1 %or_cond9, i32 %result_9_7, i32 %newSel23

]]></Node>
<StgValue><ssdm name="newSel24"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:30  %newSel25 = select i1 %or_cond11, i32 %result_9_7, i32 %newSel24

]]></Node>
<StgValue><ssdm name="newSel25"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:31  %result_9_8 = select i1 %or_cond13, i32 %newSel25, i32 %result_9_7

]]></Node>
<StgValue><ssdm name="result_9_8"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:32  %newSel26 = select i1 %sel_tmp12, i32 %result_9_24, i32 %result_9_9

]]></Node>
<StgValue><ssdm name="newSel26"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:33  %newSel27 = select i1 %or_cond9, i32 %result_9_9, i32 %newSel26

]]></Node>
<StgValue><ssdm name="newSel27"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:34  %result_9_10 = select i1 %or_cond11, i32 %result_9_9, i32 %newSel27

]]></Node>
<StgValue><ssdm name="result_9_10"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:35  %newSel28 = select i1 %sel_tmp14, i32 %result_9_20, i32 %result_9_24

]]></Node>
<StgValue><ssdm name="newSel28"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:36  %newSel29 = select i1 %or_cond9, i32 %newSel28, i32 %result_9_20

]]></Node>
<StgValue><ssdm name="newSel29"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:37  %result_9_12 = select i1 %or_cond11, i32 %result_9_20, i32 %newSel29

]]></Node>
<StgValue><ssdm name="result_9_12"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:38  %newSel30 = select i1 %sel_tmp14, i32 %result_9_24, i32 %result_9_3

]]></Node>
<StgValue><ssdm name="newSel30"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:39  %result_9_14 = select i1 %or_cond11, i32 %result_9_3, i32 %newSel30

]]></Node>
<StgValue><ssdm name="result_9_14"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:40  %newSel31 = select i1 %sel_tmp16, i32 %result_9_11, i32 %result_9_24

]]></Node>
<StgValue><ssdm name="newSel31"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:41  %newSel32 = select i1 %or_cond7, i32 %result_9_11, i32 %newSel31

]]></Node>
<StgValue><ssdm name="newSel32"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:42  %result_9_16 = select i1 %or_cond11, i32 %newSel32, i32 %result_9_11

]]></Node>
<StgValue><ssdm name="result_9_16"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:43  %newSel33 = select i1 %sel_tmp16, i32 %result_9_24, i32 %result_9_13

]]></Node>
<StgValue><ssdm name="newSel33"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:44  %result_9_18 = select i1 %or_cond7, i32 %result_9_13, i32 %newSel33

]]></Node>
<StgValue><ssdm name="result_9_18"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:45  %result_9_21 = select i1 %sel_tmp17, i32 %result_9_24, i32 %result_9_15

]]></Node>
<StgValue><ssdm name="result_9_21"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:46  %result_9_22 = select i1 %sel_tmp18, i32 %result_9_15, i32 %result_9_21

]]></Node>
<StgValue><ssdm name="result_9_22"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv191:47  %result_9_23 = select i1 %sel_tmp18, i32 %result_9_24, i32 %result_9_17

]]></Node>
<StgValue><ssdm name="result_9_23"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv191:48  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
_ifconv191:49  br label %.preheader73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
.preheader72.preheader:0  br label %.preheader72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader72:0  %result_9_4 = phi i32 [ %result_9_1, %2 ], [ %result_9_2, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="result_9_4"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader72:1  %result_8_4 = phi i32 [ %result_8_1, %2 ], [ %result_8_2, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="result_8_4"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader72:2  %result_7_4 = phi i32 [ %result_7_1, %2 ], [ %result_9_7, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="result_7_4"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader72:3  %result_6_4 = phi i32 [ %result_6_1, %2 ], [ %result_9_9, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="result_6_4"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader72:4  %result_5_4 = phi i32 [ %result_5_1, %2 ], [ %result_9_20, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="result_5_4"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader72:5  %result_4_4 = phi i32 [ %result_4_1, %2 ], [ %result_9_3, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="result_4_4"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader72:6  %result_3_4 = phi i32 [ %result_3_1, %2 ], [ %result_9_11, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="result_3_4"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader72:7  %result_2_4 = phi i32 [ %result_2_1, %2 ], [ %result_9_13, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="result_2_4"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader72:8  %result_1_4 = phi i32 [ %result_1_1, %2 ], [ %result_9_15, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="result_1_4"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader72:9  %result_0_4 = phi i32 [ %result_0_1, %2 ], [ %result_9_17, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="result_0_4"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader72:10  %row = phi i6 [ %row_1, %2 ], [ 0, %.preheader72.preheader ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader72:11  %exitcond3 = icmp eq i6 %row, -14

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader72:12  %row_1 = add i6 %row, 1

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader72:13  br i1 %exitcond3, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="6">
<![CDATA[
:0  %row_cast = zext i6 %row to i32

]]></Node>
<StgValue><ssdm name="row_cast"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:4  %empty_19 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %weight_0_addr = getelementptr [50 x i32]* %weight_0, i32 0, i32 %row_cast

]]></Node>
<StgValue><ssdm name="weight_0_addr"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="6">
<![CDATA[
:7  %weight_0_load = load i32* %weight_0_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_0_load"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weight_1_addr = getelementptr [50 x i32]* %weight_1, i32 0, i32 %row_cast

]]></Node>
<StgValue><ssdm name="weight_1_addr"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="6">
<![CDATA[
:12  %weight_1_load = load i32* %weight_1_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_1_load"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %weight_2_addr = getelementptr [50 x i32]* %weight_2, i32 0, i32 %row_cast

]]></Node>
<StgValue><ssdm name="weight_2_addr"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="6">
<![CDATA[
:17  %weight_2_load = load i32* %weight_2_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_2_load"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %weight_3_addr = getelementptr [50 x i32]* %weight_3, i32 0, i32 %row_cast

]]></Node>
<StgValue><ssdm name="weight_3_addr"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="6">
<![CDATA[
:22  %weight_3_load = load i32* %weight_3_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_3_load"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %weight_4_addr = getelementptr [50 x i32]* %weight_4, i32 0, i32 %row_cast

]]></Node>
<StgValue><ssdm name="weight_4_addr"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="6">
<![CDATA[
:27  %weight_4_load = load i32* %weight_4_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_4_load"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %weight_5_addr = getelementptr [50 x i32]* %weight_5, i32 0, i32 %row_cast

]]></Node>
<StgValue><ssdm name="weight_5_addr"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="6">
<![CDATA[
:32  %weight_5_load = load i32* %weight_5_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_5_load"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %weight_6_addr = getelementptr [50 x i32]* %weight_6, i32 0, i32 %row_cast

]]></Node>
<StgValue><ssdm name="weight_6_addr"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="6">
<![CDATA[
:37  %weight_6_load = load i32* %weight_6_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_6_load"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %weight_7_addr = getelementptr [50 x i32]* %weight_7, i32 0, i32 %row_cast

]]></Node>
<StgValue><ssdm name="weight_7_addr"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="6">
<![CDATA[
:42  %weight_7_load = load i32* %weight_7_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_7_load"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %weight_8_addr = getelementptr [50 x i32]* %weight_8, i32 0, i32 %row_cast

]]></Node>
<StgValue><ssdm name="weight_8_addr"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
:47  %weight_8_load = load i32* %weight_8_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_8_load"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %weight_9_addr = getelementptr [50 x i32]* %weight_9, i32 0, i32 %row_cast

]]></Node>
<StgValue><ssdm name="weight_9_addr"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="6">
<![CDATA[
:52  %weight_9_load = load i32* %weight_9_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_9_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="229" st_id="8" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:4  %empty_19 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="54">
<![CDATA[
:5  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_19, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="6">
<![CDATA[
:7  %weight_0_load = load i32* %weight_0_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_0_load"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_0_load)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="6">
<![CDATA[
:12  %weight_1_load = load i32* %weight_1_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_1_load"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_2_1 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_1_load)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="6">
<![CDATA[
:17  %weight_2_load = load i32* %weight_2_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_2_load"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_2_2 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_2_load)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="6">
<![CDATA[
:22  %weight_3_load = load i32* %weight_3_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_3_load"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %tmp_2_3 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_3_load)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="6">
<![CDATA[
:27  %weight_4_load = load i32* %weight_4_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_4_load"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_2_4 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_4_load)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="6">
<![CDATA[
:32  %weight_5_load = load i32* %weight_5_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_5_load"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_2_5 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_5_load)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="6">
<![CDATA[
:37  %weight_6_load = load i32* %weight_6_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_6_load"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_2_6 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_6_load)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="6">
<![CDATA[
:42  %weight_7_load = load i32* %weight_7_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_7_load"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_2_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_7_load)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
:47  %weight_8_load = load i32* %weight_8_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_8_load"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_2_8 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_8_load)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="6">
<![CDATA[
:52  %weight_9_load = load i32* %weight_9_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_9_load"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_2_9 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_9_load)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="251" st_id="9" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_0_load)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_2_1 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_1_load)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_2_2 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_2_load)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %tmp_2_3 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_3_load)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_2_4 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_4_load)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_2_5 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_5_load)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_2_6 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_6_load)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_2_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_7_load)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_2_8 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_8_load)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_2_9 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_9_load)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="261" st_id="10" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_0_load)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_2_1 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_1_load)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_2_2 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_2_load)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %tmp_2_3 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_3_load)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_2_4 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_4_load)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_2_5 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_5_load)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_2_6 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_6_load)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_2_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_7_load)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_2_8 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_8_load)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_2_9 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_9_load)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="271" st_id="11" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_0_load)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_2_1 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_1_load)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_2_2 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_2_load)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %tmp_2_3 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_3_load)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_2_4 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_4_load)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_2_5 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_5_load)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_2_6 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_6_load)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_2_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_7_load)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_2_8 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_8_load)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_2_9 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_9_load)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="281" st_id="12" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_0_load)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_2_1 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_1_load)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_2_2 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_2_load)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %tmp_2_3 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_3_load)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_2_4 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_4_load)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_2_5 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_5_load)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_2_6 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_6_load)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_2_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_7_load)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_2_8 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_8_load)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_2_9 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_9_load)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="291" st_id="13" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_0_load)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_2_1 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_1_load)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_2_2 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_2_load)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %tmp_2_3 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_3_load)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_2_4 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_4_load)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_2_5 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_5_load)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_2_6 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_6_load)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_2_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_7_load)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_2_8 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_8_load)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_2_9 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_9_load)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="301" st_id="14" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_0_load)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_2_1 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_1_load)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_2_2 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_2_load)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %tmp_2_3 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_3_load)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_2_4 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_4_load)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_2_5 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_5_load)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_2_6 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_6_load)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_2_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_7_load)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_2_8 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_8_load)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_2_9 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_9_load)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_0_load)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="23">
<![CDATA[
:9  %result_0_1_trunc_ex = sext i23 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="result_0_1_trunc_ex"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %result_0_1 = add i32 %result_0_1_trunc_ex, %result_0_4

]]></Node>
<StgValue><ssdm name="result_0_1"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_2_1 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_1_load)

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="23">
<![CDATA[
:14  %result_1_1_trunc_ex = sext i23 %tmp_2_1 to i32

]]></Node>
<StgValue><ssdm name="result_1_1_trunc_ex"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %result_1_1 = add i32 %result_1_1_trunc_ex, %result_1_4

]]></Node>
<StgValue><ssdm name="result_1_1"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_2_2 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_2_load)

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="23">
<![CDATA[
:19  %result_2_1_trunc_ex = sext i23 %tmp_2_2 to i32

]]></Node>
<StgValue><ssdm name="result_2_1_trunc_ex"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %result_2_1 = add i32 %result_2_1_trunc_ex, %result_2_4

]]></Node>
<StgValue><ssdm name="result_2_1"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %tmp_2_3 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_3_load)

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="23">
<![CDATA[
:24  %result_3_1_trunc_ex = sext i23 %tmp_2_3 to i32

]]></Node>
<StgValue><ssdm name="result_3_1_trunc_ex"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %result_3_1 = add i32 %result_3_1_trunc_ex, %result_3_4

]]></Node>
<StgValue><ssdm name="result_3_1"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_2_4 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_4_load)

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="23">
<![CDATA[
:29  %result_4_1_trunc_ex = sext i23 %tmp_2_4 to i32

]]></Node>
<StgValue><ssdm name="result_4_1_trunc_ex"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %result_4_1 = add i32 %result_4_1_trunc_ex, %result_4_4

]]></Node>
<StgValue><ssdm name="result_4_1"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %tmp_2_5 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_5_load)

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="23">
<![CDATA[
:34  %result_5_1_trunc_ex = sext i23 %tmp_2_5 to i32

]]></Node>
<StgValue><ssdm name="result_5_1_trunc_ex"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %result_5_1 = add i32 %result_5_1_trunc_ex, %result_5_4

]]></Node>
<StgValue><ssdm name="result_5_1"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_2_6 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_6_load)

]]></Node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="23">
<![CDATA[
:39  %result_6_1_trunc_ex = sext i23 %tmp_2_6 to i32

]]></Node>
<StgValue><ssdm name="result_6_1_trunc_ex"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %result_6_1 = add i32 %result_6_1_trunc_ex, %result_6_4

]]></Node>
<StgValue><ssdm name="result_6_1"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %tmp_2_7 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_7_load)

]]></Node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="23">
<![CDATA[
:44  %result_7_1_trunc_ex = sext i23 %tmp_2_7 to i32

]]></Node>
<StgValue><ssdm name="result_7_1_trunc_ex"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %result_7_1 = add i32 %result_7_1_trunc_ex, %result_7_4

]]></Node>
<StgValue><ssdm name="result_7_1"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %tmp_2_8 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_8_load)

]]></Node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="23">
<![CDATA[
:49  %result_8_1_trunc_ex = sext i23 %tmp_2_8 to i32

]]></Node>
<StgValue><ssdm name="result_8_1_trunc_ex"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %result_8_1 = add i32 %result_8_1_trunc_ex, %result_8_4

]]></Node>
<StgValue><ssdm name="result_8_1"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %tmp_2_9 = call fastcc i23 @fixed_point_mul(i32 %tmp_data_V_1, i32 %weight_9_load)

]]></Node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="23">
<![CDATA[
:54  %result_9_1_trunc_ex = sext i23 %tmp_2_9 to i32

]]></Node>
<StgValue><ssdm name="result_9_1_trunc_ex"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %result_9_1 = add i32 %result_9_1_trunc_ex, %result_9_4

]]></Node>
<StgValue><ssdm name="result_9_1"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:56  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:57  br label %.preheader72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_8 = trunc i32 %ctrl_read to i1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %writeCount_assign = phi i4 [ %col, %_ifconv372 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="writeCount_assign"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %writeCount_assign, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %col = add i4 %writeCount_assign, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %3, label %_ifconv372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="352" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv372:3  %tmp_last_V = icmp eq i4 %writeCount_assign, -7

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
_ifconv372:4  %data_1 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %result_0_4, i32 %result_1_4, i32 %result_2_4, i32 %result_3_4, i32 %result_4_4, i32 %result_5_4, i32 %result_6_4, i32 %result_7_4, i32 %result_8_4, i32 %result_9_4, i4 %writeCount_assign)

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="31" op_0_bw="32">
<![CDATA[
_ifconv372:5  %tmp_9 = trunc i32 %data_1 to i31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv372:6  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %data_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv372:7  %data_2 = select i1 %tmp_10, i31 0, i31 %tmp_9

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="31">
<![CDATA[
_ifconv372:8  %data_2_cast = zext i31 %data_2 to i32

]]></Node>
<StgValue><ssdm name="data_2_cast"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv372:9  %data = select i1 %tmp_8, i32 %data_2_cast, i32 %data_1

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
_ifconv372:10  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %data, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="360" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv372:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv372:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv372:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
_ifconv372:10  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %data, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv372:11  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
_ifconv372:12  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="366" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
