<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2296</identifier><datestamp>2011-12-15T09:11:48Z</datestamp><dc:title>Response surface methodology for statistical characterization of nano CMOS devices and circuits</dc:title><dc:creator>MANDE, S</dc:creator><dc:creator>CHANDORKAR, AN</dc:creator><dc:subject>response surface</dc:subject><dc:subject>process variability</dc:subject><dc:subject>response designs</dc:subject><dc:description>The accurate prediction of the impact of process variations on circuit performance is very crucial in deciding the parametric yield of integrated circuits. This paper presents the simulation methodology for studying the impact of process variations on device and circuit performance in nanometer regime. In this paper, an empirical model for power and delay of 45nm node CMOS inverter is build using the well-known Response Surface Methodology. This work also compares the suitability of different response design in terms of model accuracy.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-26T03:50:44Z</dc:date><dc:date>2011-12-15T09:11:48Z</dc:date><dc:date>2011-10-26T03:50:44Z</dc:date><dc:date>2011-12-15T09:11:48Z</dc:date><dc:date>2007</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007,297-300</dc:identifier><dc:identifier>978-1-4244-1727-8</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15901</dc:identifier><dc:identifier>http://hdl.handle.net/100/2296</dc:identifier><dc:source>14th International Workshop on the Physics of Semiconductor Devices,Mumbai, INDIA,DEC 17-20, 2007</dc:source><dc:language>English</dc:language></oai_dc:dc>