

================================================================
== Vivado HLS Report for 'Loop_FRAMES_CP_OUTER'
================================================================
* Date:           Tue Apr 14 19:36:08 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical-flow
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7v2000tfhg1761-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   69|   69|   69|   69|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- FRAMES_CP_OUTER_FRAMES_CP_INNER  |   67|   67|        19|          1|          1|    50|    yes   |
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   |
+---------------------+---------+-------+---------+---------+
|DSP                  |        -|      -|        -|        -|
|Expression           |        -|      -|        0|      167|
|FIFO                 |        -|      -|        -|        -|
|Instance             |        -|      -|      133|       80|
|Memory               |        -|      -|        -|        -|
|Multiplexer          |        -|      -|        -|      183|
|Register             |        0|      -|      410|      128|
+---------------------+---------+-------+---------+---------+
|Total                |        0|      0|      543|      558|
+---------------------+---------+-------+---------+---------+
|Available SLR        |      646|    540|   610800|   305400|
+---------------------+---------+-------+---------+---------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+
|Available            |     2584|   2160|  2443200|  1221600|
+---------------------+---------+-------+---------+---------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |optical_flow_urembkb_U5  |optical_flow_urembkb  |        0|      0|  133|  80|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  133|  80|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |c_i_i_op_fu_280_p2                  |     +    |      0|  0|  13|           1|           4|
    |indvar_flatten_next_s_fu_248_p2     |     +    |      0|  0|  15|           6|           1|
    |r7_i_fu_260_p2                      |     +    |      0|  0|  12|           3|           1|
    |sum3_i_fu_328_p2                    |     +    |      0|  0|  37|          30|          30|
    |tmp_29_i_fu_236_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_57_mid1_i_fu_312_p2             |     +    |      0|  0|  15|           6|           6|
    |ap_block_state12_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage0_iter17  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_i_fu_242_p2        |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_i14_i_fu_254_p2            |   icmp   |      0|  0|   9|           4|           4|
    |tmp_124_fu_333_p2                   |   icmp   |      0|  0|  11|           6|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage0_iter18  |    or    |      0|  0|   2|           1|           1|
    |c_fu_286_p3                         |  select  |      0|  0|   4|           1|           1|
    |r_i_mid2_i_fu_266_p3                |  select  |      0|  0|   3|           1|           3|
    |tmp_122_fu_318_p3                   |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 167|          80|          77|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18                   |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_i_phi_fu_172_p4  |   9|          2|    6|         12|
    |ap_sig_ioackin_m_axi_frames_V_ARREADY      |   9|          2|    1|          2|
    |c_i_i_reg_191                              |   9|          2|    4|          8|
    |frame1_a_V_blk_n                           |   9|          2|    1|          2|
    |frame2_a_V_blk_n                           |   9|          2|    1|          2|
    |frame3_a_V_blk_n                           |   9|          2|    1|          2|
    |frame3_b_V_blk_n                           |   9|          2|    1|          2|
    |frame4_a_V_blk_n                           |   9|          2|    1|          2|
    |frame5_a_V_blk_n                           |   9|          2|    1|          2|
    |frames_V_blk_n_AR                          |   9|          2|    1|          2|
    |frames_V_blk_n_R                           |   9|          2|    1|          2|
    |frames_V_offset_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_i_reg_168                   |   9|          2|    6|         12|
    |r_i_i_reg_180                              |   9|          2|    3|          6|
    |real_start                                 |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 183|         40|   34|         70|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_frames_V_ARREADY  |   1|   0|    1|          0|
    |c_i_i_reg_191                          |   4|   0|    4|          0|
    |exitcond_flatten_i_reg_403             |   1|   0|    1|          0|
    |exitcond_i14_i_reg_412                 |   1|   0|    1|          0|
    |indvar_flatten_i_reg_168               |   6|   0|    6|          0|
    |indvar_flatten_next_s_reg_407          |   6|   0|    6|          0|
    |p_Result_1_i_i_reg_453                 |   8|   0|    8|          0|
    |p_Result_2_i_i_reg_458                 |   8|   0|    8|          0|
    |p_Result_3_i_i_reg_464                 |   8|   0|    8|          0|
    |p_Result_4_i_i_reg_469                 |   8|   0|    8|          0|
    |r7_i_reg_417                           |   3|   0|    3|          0|
    |r_i_i_reg_180                          |   3|   0|    3|          0|
    |sext_cast_i_reg_393                    |  29|   0|   30|          1|
    |start_once_reg                         |   1|   0|    1|          0|
    |sum3_i_reg_433                         |  30|   0|   30|          0|
    |tmp_124_reg_438                        |   1|   0|    1|          0|
    |tmp_125_reg_448                        |   8|   0|    8|          0|
    |tmp_29_i_reg_398                       |   5|   0|    6|          1|
    |exitcond_flatten_i_reg_403             |  64|  32|    1|          0|
    |exitcond_i14_i_reg_412                 |  64|  32|    1|          0|
    |r7_i_reg_417                           |  64|  32|    3|          0|
    |tmp_29_i_reg_398                       |  64|  32|    6|          1|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 410| 128|  167|          3|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | Loop_FRAMES_CP_OUTER | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | Loop_FRAMES_CP_OUTER | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | Loop_FRAMES_CP_OUTER | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | Loop_FRAMES_CP_OUTER | return value |
|ap_done                  | out |    1| ap_ctrl_hs | Loop_FRAMES_CP_OUTER | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | Loop_FRAMES_CP_OUTER | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | Loop_FRAMES_CP_OUTER | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | Loop_FRAMES_CP_OUTER | return value |
|start_out                | out |    1| ap_ctrl_hs | Loop_FRAMES_CP_OUTER | return value |
|start_write              | out |    1| ap_ctrl_hs | Loop_FRAMES_CP_OUTER | return value |
|m_axi_frames_V_AWVALID   | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWREADY   |  in |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWADDR    | out |   32|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWID      | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWLEN     | out |   32|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWSIZE    | out |    3|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWBURST   | out |    2|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWLOCK    | out |    2|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWCACHE   | out |    4|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWPROT    | out |    3|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWQOS     | out |    4|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWREGION  | out |    4|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_AWUSER    | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_WVALID    | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_WREADY    |  in |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_WDATA     | out |   64|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_WSTRB     | out |    8|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_WLAST     | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_WID       | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_WUSER     | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARVALID   | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARREADY   |  in |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARADDR    | out |   32|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARID      | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARLEN     | out |   32|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARSIZE    | out |    3|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARBURST   | out |    2|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARLOCK    | out |    2|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARCACHE   | out |    4|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARPROT    | out |    3|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARQOS     | out |    4|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARREGION  | out |    4|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_ARUSER    | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_RVALID    |  in |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_RREADY    | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_RDATA     |  in |   64|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_RLAST     |  in |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_RID       |  in |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_RUSER     |  in |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_RRESP     |  in |    2|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_BVALID    |  in |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_BREADY    | out |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_BRESP     |  in |    2|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_BID       |  in |    1|    m_axi   |       frames_V       |    pointer   |
|m_axi_frames_V_BUSER     |  in |    1|    m_axi   |       frames_V       |    pointer   |
|frames_V_offset_dout     |  in |   32|   ap_fifo  |    frames_V_offset   |    pointer   |
|frames_V_offset_empty_n  |  in |    1|   ap_fifo  |    frames_V_offset   |    pointer   |
|frames_V_offset_read     | out |    1|   ap_fifo  |    frames_V_offset   |    pointer   |
|frame1_a_V_din           | out |    8|   ap_fifo  |      frame1_a_V      |    pointer   |
|frame1_a_V_full_n        |  in |    1|   ap_fifo  |      frame1_a_V      |    pointer   |
|frame1_a_V_write         | out |    1|   ap_fifo  |      frame1_a_V      |    pointer   |
|frame2_a_V_din           | out |    8|   ap_fifo  |      frame2_a_V      |    pointer   |
|frame2_a_V_full_n        |  in |    1|   ap_fifo  |      frame2_a_V      |    pointer   |
|frame2_a_V_write         | out |    1|   ap_fifo  |      frame2_a_V      |    pointer   |
|frame3_a_V_din           | out |    8|   ap_fifo  |      frame3_a_V      |    pointer   |
|frame3_a_V_full_n        |  in |    1|   ap_fifo  |      frame3_a_V      |    pointer   |
|frame3_a_V_write         | out |    1|   ap_fifo  |      frame3_a_V      |    pointer   |
|frame3_b_V_din           | out |    8|   ap_fifo  |      frame3_b_V      |    pointer   |
|frame3_b_V_full_n        |  in |    1|   ap_fifo  |      frame3_b_V      |    pointer   |
|frame3_b_V_write         | out |    1|   ap_fifo  |      frame3_b_V      |    pointer   |
|frame4_a_V_din           | out |    8|   ap_fifo  |      frame4_a_V      |    pointer   |
|frame4_a_V_full_n        |  in |    1|   ap_fifo  |      frame4_a_V      |    pointer   |
|frame4_a_V_write         | out |    1|   ap_fifo  |      frame4_a_V      |    pointer   |
|frame5_a_V_din           | out |    8|   ap_fifo  |      frame5_a_V      |    pointer   |
|frame5_a_V_full_n        |  in |    1|   ap_fifo  |      frame5_a_V      |    pointer   |
|frame5_a_V_write         | out |    1|   ap_fifo  |      frame5_a_V      |    pointer   |
+-------------------------+-----+-----+------------+----------------------+--------------+

