Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 18867536566d46e2ab074146643aeb95 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/debounce.v" Line 5. Module debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/debounce.v" Line 15. Module clock_enable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/debounce.v" Line 27. Module my_dff_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hyunbumy/Dropbox/School/Classes/ee454/EE454/project/HW/HW.srcs/sources_1/new/debounce.v" Line 27. Module my_dff_en doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.clock_enable
Compiling module xil_defaultlib.my_dff_en
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.hash_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
