ARM GAS  /tmp/ccdW1Gwr.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  20              		.align	1
  21              		.weak	HAL_RCC_DeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_RCC_DeInit:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  /tmp/ccdW1Gwr.s 			page 2


  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccdW1Gwr.s 			page 3


  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
ARM GAS  /tmp/ccdW1Gwr.s 			page 4


 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccdW1Gwr.s 			page 5


 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  29              		.loc 1 203 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  34              		.loc 1 204 3 view .LVU1
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  35              		.loc 1 205 1 is_stmt 0 view .LVU2
  36 0000 0020     		movs	r0, #0
  37 0002 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE130:
  41              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  42              		.align	1
  43              		.weak	HAL_RCC_OscConfig
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  48              	HAL_RCC_OscConfig:
  49              	.LVL0:
  50              	.LFB131:
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  51              		.loc 1 222 1 is_stmt 1 view -0
  52              		.cfi_startproc
  53              		@ args = 0, pretend = 0, frame = 8
  54              		@ frame_needed = 0, uses_anonymous_args = 0
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
  55              		.loc 1 223 3 view .LVU4
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
  56              		.loc 1 226 3 view .LVU5
  57              		.loc 1 226 5 is_stmt 0 view .LVU6
  58 0000 0028     		cmp	r0, #0
  59 0002 00F0DA81 		beq	.L52
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
  60              		.loc 1 222 1 view .LVU7
  61 0006 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /tmp/ccdW1Gwr.s 			page 6


  62              		.cfi_def_cfa_offset 16
  63              		.cfi_offset 4, -16
  64              		.cfi_offset 5, -12
  65              		.cfi_offset 6, -8
  66              		.cfi_offset 14, -4
  67 0008 82B0     		sub	sp, sp, #8
  68              		.cfi_def_cfa_offset 24
  69 000a 0446     		mov	r4, r0
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  70              		.loc 1 232 3 is_stmt 1 view .LVU8
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  71              		.loc 1 234 3 view .LVU9
  72              		.loc 1 234 25 is_stmt 0 view .LVU10
  73 000c 0368     		ldr	r3, [r0]
  74              		.loc 1 234 5 view .LVU11
  75 000e 13F0010F 		tst	r3, #1
  76 0012 3BD0     		beq	.L4
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  77              		.loc 1 237 5 is_stmt 1 view .LVU12
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
  78              		.loc 1 239 5 view .LVU13
  79              		.loc 1 239 9 is_stmt 0 view .LVU14
  80 0014 9F4B     		ldr	r3, .L93
  81 0016 9B68     		ldr	r3, [r3, #8]
  82 0018 03F00C03 		and	r3, r3, #12
  83              		.loc 1 239 7 view .LVU15
  84 001c 042B     		cmp	r3, #4
  85 001e 2CD0     		beq	.L5
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
  86              		.loc 1 240 9 discriminator 1 view .LVU16
  87 0020 9C4B     		ldr	r3, .L93
  88 0022 9B68     		ldr	r3, [r3, #8]
  89 0024 03F00C03 		and	r3, r3, #12
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
  90              		.loc 1 239 60 discriminator 1 view .LVU17
  91 0028 082B     		cmp	r3, #8
  92 002a 21D0     		beq	.L79
  93              	.L6:
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
ARM GAS  /tmp/ccdW1Gwr.s 			page 7


  94              		.loc 1 250 7 is_stmt 1 view .LVU18
  95              		.loc 1 250 7 view .LVU19
  96 002c 6368     		ldr	r3, [r4, #4]
  97 002e B3F5803F 		cmp	r3, #65536
  98 0032 4FD0     		beq	.L80
  99              		.loc 1 250 7 discriminator 2 view .LVU20
 100 0034 B3F5A02F 		cmp	r3, #327680
 101 0038 52D0     		beq	.L81
 102              		.loc 1 250 7 discriminator 5 view .LVU21
 103 003a 964B     		ldr	r3, .L93
 104 003c 1A68     		ldr	r2, [r3]
 105 003e 22F48032 		bic	r2, r2, #65536
 106 0042 1A60     		str	r2, [r3]
 107              		.loc 1 250 7 discriminator 5 view .LVU22
 108 0044 1A68     		ldr	r2, [r3]
 109 0046 22F48022 		bic	r2, r2, #262144
 110 004a 1A60     		str	r2, [r3]
 111              	.L8:
 112              		.loc 1 250 7 discriminator 7 view .LVU23
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 113              		.loc 1 253 7 discriminator 7 view .LVU24
 114              		.loc 1 253 28 is_stmt 0 discriminator 7 view .LVU25
 115 004c 6368     		ldr	r3, [r4, #4]
 116              		.loc 1 253 9 discriminator 7 view .LVU26
 117 004e 002B     		cmp	r3, #0
 118 0050 50D0     		beq	.L10
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 119              		.loc 1 256 9 is_stmt 1 view .LVU27
 120              		.loc 1 256 21 is_stmt 0 view .LVU28
 121 0052 FFF7FEFF 		bl	HAL_GetTick
 122              	.LVL1:
 123              		.loc 1 256 21 view .LVU29
 124 0056 0546     		mov	r5, r0
 125              	.LVL2:
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 126              		.loc 1 259 9 is_stmt 1 view .LVU30
 127              	.L11:
 128              		.loc 1 259 14 view .LVU31
 129              		.loc 1 259 15 is_stmt 0 view .LVU32
 130 0058 8E4B     		ldr	r3, .L93
 131 005a 1B68     		ldr	r3, [r3]
 132              		.loc 1 259 14 view .LVU33
 133 005c 13F4003F 		tst	r3, #131072
 134 0060 14D1     		bne	.L4
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 135              		.loc 1 261 11 is_stmt 1 view .LVU34
 136              		.loc 1 261 15 is_stmt 0 view .LVU35
 137 0062 FFF7FEFF 		bl	HAL_GetTick
 138              	.LVL3:
 139              		.loc 1 261 29 view .LVU36
ARM GAS  /tmp/ccdW1Gwr.s 			page 8


 140 0066 401B     		subs	r0, r0, r5
 141              		.loc 1 261 13 view .LVU37
 142 0068 6428     		cmp	r0, #100
 143 006a F5D9     		bls	.L11
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 144              		.loc 1 263 20 view .LVU38
 145 006c 0320     		movs	r0, #3
 146 006e ABE1     		b	.L3
 147              	.LVL4:
 148              	.L79:
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 149              		.loc 1 240 68 view .LVU39
 150 0070 884B     		ldr	r3, .L93
 151 0072 5B68     		ldr	r3, [r3, #4]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 152              		.loc 1 240 60 view .LVU40
 153 0074 13F4800F 		tst	r3, #4194304
 154 0078 D8D0     		beq	.L6
 155              	.L5:
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 156              		.loc 1 242 7 is_stmt 1 view .LVU41
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 157              		.loc 1 242 11 is_stmt 0 view .LVU42
 158 007a 864B     		ldr	r3, .L93
 159 007c 1B68     		ldr	r3, [r3]
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 160              		.loc 1 242 9 view .LVU43
 161 007e 13F4003F 		tst	r3, #131072
 162 0082 03D0     		beq	.L4
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 163              		.loc 1 242 78 discriminator 1 view .LVU44
 164 0084 6368     		ldr	r3, [r4, #4]
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 165              		.loc 1 242 57 discriminator 1 view .LVU45
 166 0086 002B     		cmp	r3, #0
 167 0088 00F09981 		beq	.L82
 168              	.LVL5:
 169              	.L4:
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
ARM GAS  /tmp/ccdW1Gwr.s 			page 9


 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 170              		.loc 1 284 3 is_stmt 1 view .LVU46
 171              		.loc 1 284 25 is_stmt 0 view .LVU47
 172 008c 2368     		ldr	r3, [r4]
 173              		.loc 1 284 5 view .LVU48
 174 008e 13F0020F 		tst	r3, #2
 175 0092 54D0     		beq	.L15
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 176              		.loc 1 287 5 is_stmt 1 view .LVU49
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 177              		.loc 1 288 5 view .LVU50
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 178              		.loc 1 291 5 view .LVU51
 179              		.loc 1 291 9 is_stmt 0 view .LVU52
 180 0094 7F4B     		ldr	r3, .L93
 181 0096 9B68     		ldr	r3, [r3, #8]
 182              		.loc 1 291 7 view .LVU53
 183 0098 13F00C0F 		tst	r3, #12
 184 009c 3ED0     		beq	.L16
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 185              		.loc 1 292 9 discriminator 1 view .LVU54
 186 009e 7D4B     		ldr	r3, .L93
 187 00a0 9B68     		ldr	r3, [r3, #8]
 188 00a2 03F00C03 		and	r3, r3, #12
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 189              		.loc 1 291 60 discriminator 1 view .LVU55
 190 00a6 082B     		cmp	r3, #8
 191 00a8 33D0     		beq	.L83
 192              	.L17:
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 193              		.loc 1 309 7 is_stmt 1 view .LVU56
 194              		.loc 1 309 28 is_stmt 0 view .LVU57
 195 00aa E368     		ldr	r3, [r4, #12]
 196              		.loc 1 309 9 view .LVU58
 197 00ac 002B     		cmp	r3, #0
ARM GAS  /tmp/ccdW1Gwr.s 			page 10


 198 00ae 68D0     		beq	.L19
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 199              		.loc 1 312 9 is_stmt 1 view .LVU59
 200 00b0 794B     		ldr	r3, .L93+4
 201 00b2 0122     		movs	r2, #1
 202 00b4 1A60     		str	r2, [r3]
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 203              		.loc 1 315 9 view .LVU60
 204              		.loc 1 315 21 is_stmt 0 view .LVU61
 205 00b6 FFF7FEFF 		bl	HAL_GetTick
 206              	.LVL6:
 207 00ba 0546     		mov	r5, r0
 208              	.LVL7:
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 209              		.loc 1 318 9 is_stmt 1 view .LVU62
 210              	.L20:
 211              		.loc 1 318 14 view .LVU63
 212              		.loc 1 318 15 is_stmt 0 view .LVU64
 213 00bc 754B     		ldr	r3, .L93
 214 00be 1B68     		ldr	r3, [r3]
 215              		.loc 1 318 14 view .LVU65
 216 00c0 13F0020F 		tst	r3, #2
 217 00c4 54D1     		bne	.L84
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 218              		.loc 1 320 11 is_stmt 1 view .LVU66
 219              		.loc 1 320 15 is_stmt 0 view .LVU67
 220 00c6 FFF7FEFF 		bl	HAL_GetTick
 221              	.LVL8:
 222              		.loc 1 320 29 view .LVU68
 223 00ca 401B     		subs	r0, r0, r5
 224              		.loc 1 320 13 view .LVU69
 225 00cc 0228     		cmp	r0, #2
 226 00ce F5D9     		bls	.L20
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 227              		.loc 1 322 20 view .LVU70
 228 00d0 0320     		movs	r0, #3
 229 00d2 79E1     		b	.L3
 230              	.LVL9:
 231              	.L80:
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 232              		.loc 1 250 7 is_stmt 1 discriminator 1 view .LVU71
 233 00d4 6F4A     		ldr	r2, .L93
 234 00d6 1368     		ldr	r3, [r2]
 235 00d8 43F48033 		orr	r3, r3, #65536
 236 00dc 1360     		str	r3, [r2]
 237 00de B5E7     		b	.L8
 238              	.L81:
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 239              		.loc 1 250 7 discriminator 4 view .LVU72
ARM GAS  /tmp/ccdW1Gwr.s 			page 11


 240 00e0 6C4B     		ldr	r3, .L93
 241 00e2 1A68     		ldr	r2, [r3]
 242 00e4 42F48022 		orr	r2, r2, #262144
 243 00e8 1A60     		str	r2, [r3]
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 244              		.loc 1 250 7 discriminator 4 view .LVU73
 245 00ea 1A68     		ldr	r2, [r3]
 246 00ec 42F48032 		orr	r2, r2, #65536
 247 00f0 1A60     		str	r2, [r3]
 248 00f2 ABE7     		b	.L8
 249              	.L10:
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 250              		.loc 1 270 9 view .LVU74
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 251              		.loc 1 270 21 is_stmt 0 view .LVU75
 252 00f4 FFF7FEFF 		bl	HAL_GetTick
 253              	.LVL10:
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 254              		.loc 1 270 21 view .LVU76
 255 00f8 0546     		mov	r5, r0
 256              	.LVL11:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 257              		.loc 1 273 9 is_stmt 1 view .LVU77
 258              	.L13:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 259              		.loc 1 273 14 view .LVU78
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 260              		.loc 1 273 15 is_stmt 0 view .LVU79
 261 00fa 664B     		ldr	r3, .L93
 262 00fc 1B68     		ldr	r3, [r3]
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 263              		.loc 1 273 14 view .LVU80
 264 00fe 13F4003F 		tst	r3, #131072
 265 0102 C3D0     		beq	.L4
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 266              		.loc 1 275 11 is_stmt 1 view .LVU81
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 267              		.loc 1 275 15 is_stmt 0 view .LVU82
 268 0104 FFF7FEFF 		bl	HAL_GetTick
 269              	.LVL12:
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 270              		.loc 1 275 29 view .LVU83
 271 0108 401B     		subs	r0, r0, r5
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 272              		.loc 1 275 13 view .LVU84
 273 010a 6428     		cmp	r0, #100
 274 010c F5D9     		bls	.L13
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 275              		.loc 1 277 20 view .LVU85
 276 010e 0320     		movs	r0, #3
 277 0110 5AE1     		b	.L3
 278              	.LVL13:
 279              	.L83:
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 280              		.loc 1 292 68 view .LVU86
 281 0112 604B     		ldr	r3, .L93
 282 0114 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccdW1Gwr.s 			page 12


 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 283              		.loc 1 292 60 view .LVU87
 284 0116 13F4800F 		tst	r3, #4194304
 285 011a C6D1     		bne	.L17
 286              	.L16:
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 287              		.loc 1 295 7 is_stmt 1 view .LVU88
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 288              		.loc 1 295 11 is_stmt 0 view .LVU89
 289 011c 5D4B     		ldr	r3, .L93
 290 011e 1B68     		ldr	r3, [r3]
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 291              		.loc 1 295 9 view .LVU90
 292 0120 13F0020F 		tst	r3, #2
 293 0124 03D0     		beq	.L18
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 294              		.loc 1 295 78 discriminator 1 view .LVU91
 295 0126 E368     		ldr	r3, [r4, #12]
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 296              		.loc 1 295 57 discriminator 1 view .LVU92
 297 0128 012B     		cmp	r3, #1
 298 012a 40F04A81 		bne	.L56
 299              	.L18:
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 300              		.loc 1 303 9 is_stmt 1 view .LVU93
 301 012e 594A     		ldr	r2, .L93
 302 0130 1368     		ldr	r3, [r2]
 303 0132 23F0F803 		bic	r3, r3, #248
 304 0136 2169     		ldr	r1, [r4, #16]
 305 0138 43EAC103 		orr	r3, r3, r1, lsl #3
 306 013c 1360     		str	r3, [r2]
 307              	.L15:
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccdW1Gwr.s 			page 13


 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 308              		.loc 1 349 3 view .LVU94
 309              		.loc 1 349 25 is_stmt 0 view .LVU95
 310 013e 2368     		ldr	r3, [r4]
 311              		.loc 1 349 5 view .LVU96
 312 0140 13F0080F 		tst	r3, #8
 313 0144 42D0     		beq	.L24
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 314              		.loc 1 352 5 is_stmt 1 view .LVU97
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 315              		.loc 1 355 5 view .LVU98
 316              		.loc 1 355 26 is_stmt 0 view .LVU99
 317 0146 6369     		ldr	r3, [r4, #20]
 318              		.loc 1 355 7 view .LVU100
 319 0148 6BB3     		cbz	r3, .L25
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 320              		.loc 1 358 7 is_stmt 1 view .LVU101
 321 014a 534B     		ldr	r3, .L93+4
 322 014c 0122     		movs	r2, #1
 323 014e C3F8802E 		str	r2, [r3, #3712]
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 324              		.loc 1 361 7 view .LVU102
 325              		.loc 1 361 19 is_stmt 0 view .LVU103
 326 0152 FFF7FEFF 		bl	HAL_GetTick
 327              	.LVL14:
 328 0156 0546     		mov	r5, r0
 329              	.LVL15:
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 330              		.loc 1 364 7 is_stmt 1 view .LVU104
 331              	.L26:
 332              		.loc 1 364 12 view .LVU105
 333              		.loc 1 364 13 is_stmt 0 view .LVU106
 334 0158 4E4B     		ldr	r3, .L93
 335 015a 5B6F     		ldr	r3, [r3, #116]
 336              		.loc 1 364 12 view .LVU107
 337 015c 13F0020F 		tst	r3, #2
 338 0160 34D1     		bne	.L24
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 339              		.loc 1 366 9 is_stmt 1 view .LVU108
 340              		.loc 1 366 13 is_stmt 0 view .LVU109
 341 0162 FFF7FEFF 		bl	HAL_GetTick
 342              	.LVL16:
 343              		.loc 1 366 27 view .LVU110
 344 0166 401B     		subs	r0, r0, r5
 345              		.loc 1 366 11 view .LVU111
ARM GAS  /tmp/ccdW1Gwr.s 			page 14


 346 0168 0228     		cmp	r0, #2
 347 016a F5D9     		bls	.L26
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 348              		.loc 1 368 18 view .LVU112
 349 016c 0320     		movs	r0, #3
 350 016e 2BE1     		b	.L3
 351              	.L84:
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 352              		.loc 1 327 9 is_stmt 1 view .LVU113
 353 0170 484A     		ldr	r2, .L93
 354 0172 1368     		ldr	r3, [r2]
 355 0174 23F0F803 		bic	r3, r3, #248
 356 0178 2169     		ldr	r1, [r4, #16]
 357 017a 43EAC103 		orr	r3, r3, r1, lsl #3
 358 017e 1360     		str	r3, [r2]
 359 0180 DDE7     		b	.L15
 360              	.LVL17:
 361              	.L19:
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 362              		.loc 1 332 9 view .LVU114
 363 0182 454B     		ldr	r3, .L93+4
 364 0184 0022     		movs	r2, #0
 365 0186 1A60     		str	r2, [r3]
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 366              		.loc 1 335 9 view .LVU115
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 367              		.loc 1 335 21 is_stmt 0 view .LVU116
 368 0188 FFF7FEFF 		bl	HAL_GetTick
 369              	.LVL18:
 370 018c 0546     		mov	r5, r0
 371              	.LVL19:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 372              		.loc 1 338 9 is_stmt 1 view .LVU117
 373              	.L22:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 374              		.loc 1 338 14 view .LVU118
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 375              		.loc 1 338 15 is_stmt 0 view .LVU119
 376 018e 414B     		ldr	r3, .L93
 377 0190 1B68     		ldr	r3, [r3]
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 378              		.loc 1 338 14 view .LVU120
 379 0192 13F0020F 		tst	r3, #2
 380 0196 D2D0     		beq	.L15
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 381              		.loc 1 340 11 is_stmt 1 view .LVU121
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 382              		.loc 1 340 15 is_stmt 0 view .LVU122
 383 0198 FFF7FEFF 		bl	HAL_GetTick
 384              	.LVL20:
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 385              		.loc 1 340 29 view .LVU123
 386 019c 401B     		subs	r0, r0, r5
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 387              		.loc 1 340 13 view .LVU124
 388 019e 0228     		cmp	r0, #2
ARM GAS  /tmp/ccdW1Gwr.s 			page 15


 389 01a0 F5D9     		bls	.L22
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 390              		.loc 1 342 20 view .LVU125
 391 01a2 0320     		movs	r0, #3
 392 01a4 10E1     		b	.L3
 393              	.LVL21:
 394              	.L25:
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 395              		.loc 1 375 7 is_stmt 1 view .LVU126
 396 01a6 3C4B     		ldr	r3, .L93+4
 397 01a8 0022     		movs	r2, #0
 398 01aa C3F8802E 		str	r2, [r3, #3712]
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 399              		.loc 1 378 7 view .LVU127
 400              		.loc 1 378 19 is_stmt 0 view .LVU128
 401 01ae FFF7FEFF 		bl	HAL_GetTick
 402              	.LVL22:
 403 01b2 0546     		mov	r5, r0
 404              	.LVL23:
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 405              		.loc 1 381 7 is_stmt 1 view .LVU129
 406              	.L28:
 407              		.loc 1 381 12 view .LVU130
 408              		.loc 1 381 13 is_stmt 0 view .LVU131
 409 01b4 374B     		ldr	r3, .L93
 410 01b6 5B6F     		ldr	r3, [r3, #116]
 411              		.loc 1 381 12 view .LVU132
 412 01b8 13F0020F 		tst	r3, #2
 413 01bc 06D0     		beq	.L24
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 414              		.loc 1 383 9 is_stmt 1 view .LVU133
 415              		.loc 1 383 13 is_stmt 0 view .LVU134
 416 01be FFF7FEFF 		bl	HAL_GetTick
 417              	.LVL24:
 418              		.loc 1 383 27 view .LVU135
 419 01c2 401B     		subs	r0, r0, r5
 420              		.loc 1 383 11 view .LVU136
 421 01c4 0228     		cmp	r0, #2
 422 01c6 F5D9     		bls	.L28
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 423              		.loc 1 385 18 view .LVU137
 424 01c8 0320     		movs	r0, #3
 425 01ca FDE0     		b	.L3
 426              	.LVL25:
 427              	.L24:
ARM GAS  /tmp/ccdW1Gwr.s 			page 16


 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 428              		.loc 1 391 3 is_stmt 1 view .LVU138
 429              		.loc 1 391 25 is_stmt 0 view .LVU139
 430 01cc 2368     		ldr	r3, [r4]
 431              		.loc 1 391 5 view .LVU140
 432 01ce 13F0040F 		tst	r3, #4
 433 01d2 77D0     		beq	.L30
 434              	.LBB2:
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 435              		.loc 1 393 5 is_stmt 1 view .LVU141
 436              	.LVL26:
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 437              		.loc 1 396 5 view .LVU142
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 438              		.loc 1 400 5 view .LVU143
 439              		.loc 1 400 8 is_stmt 0 view .LVU144
 440 01d4 2F4B     		ldr	r3, .L93
 441 01d6 1B6C     		ldr	r3, [r3, #64]
 442              		.loc 1 400 7 view .LVU145
 443 01d8 13F0805F 		tst	r3, #268435456
 444 01dc 33D1     		bne	.L61
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 445              		.loc 1 402 7 is_stmt 1 view .LVU146
 446              	.LBB3:
 447              		.loc 1 402 7 view .LVU147
 448 01de 0023     		movs	r3, #0
 449 01e0 0193     		str	r3, [sp, #4]
 450              		.loc 1 402 7 view .LVU148
 451 01e2 2C4B     		ldr	r3, .L93
 452 01e4 1A6C     		ldr	r2, [r3, #64]
 453 01e6 42F08052 		orr	r2, r2, #268435456
 454 01ea 1A64     		str	r2, [r3, #64]
 455              		.loc 1 402 7 view .LVU149
 456 01ec 1B6C     		ldr	r3, [r3, #64]
 457 01ee 03F08053 		and	r3, r3, #268435456
 458 01f2 0193     		str	r3, [sp, #4]
 459              		.loc 1 402 7 view .LVU150
 460 01f4 019B     		ldr	r3, [sp, #4]
 461              	.LBE3:
 462              		.loc 1 402 7 view .LVU151
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
 463              		.loc 1 403 7 view .LVU152
 464              	.LVL27:
 465              		.loc 1 403 21 is_stmt 0 view .LVU153
 466 01f6 0125     		movs	r5, #1
ARM GAS  /tmp/ccdW1Gwr.s 			page 17


 467              	.LVL28:
 468              	.L31:
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 469              		.loc 1 406 5 is_stmt 1 view .LVU154
 470              		.loc 1 406 8 is_stmt 0 view .LVU155
 471 01f8 284B     		ldr	r3, .L93+8
 472 01fa 1B68     		ldr	r3, [r3]
 473              		.loc 1 406 7 view .LVU156
 474 01fc 13F4807F 		tst	r3, #256
 475 0200 23D0     		beq	.L85
 476              	.L32:
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 477              		.loc 1 424 5 is_stmt 1 view .LVU157
 478              		.loc 1 424 5 view .LVU158
 479 0202 A368     		ldr	r3, [r4, #8]
 480 0204 012B     		cmp	r3, #1
 481 0206 34D0     		beq	.L86
 482              		.loc 1 424 5 discriminator 2 view .LVU159
 483 0208 052B     		cmp	r3, #5
 484 020a 38D0     		beq	.L87
 485              		.loc 1 424 5 discriminator 5 view .LVU160
 486 020c 214B     		ldr	r3, .L93
 487 020e 1A6F     		ldr	r2, [r3, #112]
 488 0210 22F00102 		bic	r2, r2, #1
 489 0214 1A67     		str	r2, [r3, #112]
 490              		.loc 1 424 5 discriminator 5 view .LVU161
 491 0216 1A6F     		ldr	r2, [r3, #112]
 492 0218 22F00402 		bic	r2, r2, #4
 493 021c 1A67     		str	r2, [r3, #112]
 494              	.L36:
 495              		.loc 1 424 5 discriminator 7 view .LVU162
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 496              		.loc 1 426 5 discriminator 7 view .LVU163
 497              		.loc 1 426 26 is_stmt 0 discriminator 7 view .LVU164
 498 021e A368     		ldr	r3, [r4, #8]
 499              		.loc 1 426 7 discriminator 7 view .LVU165
 500 0220 002B     		cmp	r3, #0
ARM GAS  /tmp/ccdW1Gwr.s 			page 18


 501 0222 3DD0     		beq	.L38
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 502              		.loc 1 429 7 is_stmt 1 view .LVU166
 503              		.loc 1 429 19 is_stmt 0 view .LVU167
 504 0224 FFF7FEFF 		bl	HAL_GetTick
 505              	.LVL29:
 506 0228 0646     		mov	r6, r0
 507              	.LVL30:
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 508              		.loc 1 432 7 is_stmt 1 view .LVU168
 509              	.L39:
 510              		.loc 1 432 12 view .LVU169
 511              		.loc 1 432 13 is_stmt 0 view .LVU170
 512 022a 1A4B     		ldr	r3, .L93
 513 022c 1B6F     		ldr	r3, [r3, #112]
 514              		.loc 1 432 12 view .LVU171
 515 022e 13F0020F 		tst	r3, #2
 516 0232 46D1     		bne	.L41
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 517              		.loc 1 434 9 is_stmt 1 view .LVU172
 518              		.loc 1 434 13 is_stmt 0 view .LVU173
 519 0234 FFF7FEFF 		bl	HAL_GetTick
 520              	.LVL31:
 521              		.loc 1 434 27 view .LVU174
 522 0238 801B     		subs	r0, r0, r6
 523              		.loc 1 434 11 view .LVU175
 524 023a 41F28833 		movw	r3, #5000
 525 023e 9842     		cmp	r0, r3
 526 0240 F3D9     		bls	.L39
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 527              		.loc 1 436 18 view .LVU176
 528 0242 0320     		movs	r0, #3
 529 0244 C0E0     		b	.L3
 530              	.LVL32:
 531              	.L61:
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 532              		.loc 1 393 22 view .LVU177
 533 0246 0025     		movs	r5, #0
 534 0248 D6E7     		b	.L31
 535              	.LVL33:
 536              	.L85:
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 537              		.loc 1 409 7 is_stmt 1 view .LVU178
 538 024a 144A     		ldr	r2, .L93+8
 539 024c 1368     		ldr	r3, [r2]
 540 024e 43F48073 		orr	r3, r3, #256
 541 0252 1360     		str	r3, [r2]
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 542              		.loc 1 412 7 view .LVU179
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 543              		.loc 1 412 19 is_stmt 0 view .LVU180
ARM GAS  /tmp/ccdW1Gwr.s 			page 19


 544 0254 FFF7FEFF 		bl	HAL_GetTick
 545              	.LVL34:
 546 0258 0646     		mov	r6, r0
 547              	.LVL35:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 548              		.loc 1 414 7 is_stmt 1 view .LVU181
 549              	.L33:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 550              		.loc 1 414 12 view .LVU182
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 551              		.loc 1 414 13 is_stmt 0 view .LVU183
 552 025a 104B     		ldr	r3, .L93+8
 553 025c 1B68     		ldr	r3, [r3]
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 554              		.loc 1 414 12 view .LVU184
 555 025e 13F4807F 		tst	r3, #256
 556 0262 CED1     		bne	.L32
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 557              		.loc 1 416 9 is_stmt 1 view .LVU185
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 558              		.loc 1 416 13 is_stmt 0 view .LVU186
 559 0264 FFF7FEFF 		bl	HAL_GetTick
 560              	.LVL36:
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 561              		.loc 1 416 27 view .LVU187
 562 0268 801B     		subs	r0, r0, r6
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 563              		.loc 1 416 11 view .LVU188
 564 026a 0228     		cmp	r0, #2
 565 026c F5D9     		bls	.L33
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 566              		.loc 1 418 18 view .LVU189
 567 026e 0320     		movs	r0, #3
 568 0270 AAE0     		b	.L3
 569              	.LVL37:
 570              	.L86:
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 571              		.loc 1 424 5 is_stmt 1 discriminator 1 view .LVU190
 572 0272 084A     		ldr	r2, .L93
 573 0274 136F     		ldr	r3, [r2, #112]
 574 0276 43F00103 		orr	r3, r3, #1
 575 027a 1367     		str	r3, [r2, #112]
 576 027c CFE7     		b	.L36
 577              	.L87:
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 578              		.loc 1 424 5 discriminator 4 view .LVU191
 579 027e 054B     		ldr	r3, .L93
 580 0280 1A6F     		ldr	r2, [r3, #112]
 581 0282 42F00402 		orr	r2, r2, #4
 582 0286 1A67     		str	r2, [r3, #112]
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 583              		.loc 1 424 5 discriminator 4 view .LVU192
 584 0288 1A6F     		ldr	r2, [r3, #112]
 585 028a 42F00102 		orr	r2, r2, #1
 586 028e 1A67     		str	r2, [r3, #112]
 587 0290 C5E7     		b	.L36
 588              	.L94:
ARM GAS  /tmp/ccdW1Gwr.s 			page 20


 589 0292 00BF     		.align	2
 590              	.L93:
 591 0294 00380240 		.word	1073887232
 592 0298 00004742 		.word	1111949312
 593 029c 00700040 		.word	1073770496
 594              	.L38:
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 595              		.loc 1 443 7 view .LVU193
 596              		.loc 1 443 19 is_stmt 0 view .LVU194
 597 02a0 FFF7FEFF 		bl	HAL_GetTick
 598              	.LVL38:
 599 02a4 0646     		mov	r6, r0
 600              	.LVL39:
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 601              		.loc 1 446 7 is_stmt 1 view .LVU195
 602              	.L42:
 603              		.loc 1 446 12 view .LVU196
 604              		.loc 1 446 13 is_stmt 0 view .LVU197
 605 02a6 4F4B     		ldr	r3, .L95
 606 02a8 1B6F     		ldr	r3, [r3, #112]
 607              		.loc 1 446 12 view .LVU198
 608 02aa 13F0020F 		tst	r3, #2
 609 02ae 08D0     		beq	.L41
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 610              		.loc 1 448 9 is_stmt 1 view .LVU199
 611              		.loc 1 448 13 is_stmt 0 view .LVU200
 612 02b0 FFF7FEFF 		bl	HAL_GetTick
 613              	.LVL40:
 614              		.loc 1 448 27 view .LVU201
 615 02b4 801B     		subs	r0, r0, r6
 616              		.loc 1 448 11 view .LVU202
 617 02b6 41F28833 		movw	r3, #5000
 618 02ba 9842     		cmp	r0, r3
 619 02bc F3D9     		bls	.L42
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 620              		.loc 1 450 18 view .LVU203
 621 02be 0320     		movs	r0, #3
 622 02c0 82E0     		b	.L3
 623              	.L41:
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 624              		.loc 1 456 5 is_stmt 1 view .LVU204
 625              		.loc 1 456 7 is_stmt 0 view .LVU205
ARM GAS  /tmp/ccdW1Gwr.s 			page 21


 626 02c2 E5B9     		cbnz	r5, .L88
 627              	.LVL41:
 628              	.L30:
 629              		.loc 1 456 7 view .LVU206
 630              	.LBE2:
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 631              		.loc 1 463 3 is_stmt 1 view .LVU207
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 632              		.loc 1 464 3 view .LVU208
 633              		.loc 1 464 30 is_stmt 0 view .LVU209
 634 02c4 A369     		ldr	r3, [r4, #24]
 635              		.loc 1 464 6 view .LVU210
 636 02c6 002B     		cmp	r3, #0
 637 02c8 7DD0     		beq	.L65
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 638              		.loc 1 467 5 is_stmt 1 view .LVU211
 639              		.loc 1 467 8 is_stmt 0 view .LVU212
 640 02ca 464A     		ldr	r2, .L95
 641 02cc 9268     		ldr	r2, [r2, #8]
 642 02ce 02F00C02 		and	r2, r2, #12
 643              		.loc 1 467 7 view .LVU213
 644 02d2 082A     		cmp	r2, #8
 645 02d4 51D0     		beq	.L44
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 646              		.loc 1 469 7 is_stmt 1 view .LVU214
 647              		.loc 1 469 9 is_stmt 0 view .LVU215
 648 02d6 022B     		cmp	r3, #2
 649 02d8 17D0     		beq	.L89
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
ARM GAS  /tmp/ccdW1Gwr.s 			page 22


 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 650              		.loc 1 517 9 is_stmt 1 view .LVU216
 651 02da 434B     		ldr	r3, .L95+4
 652 02dc 0022     		movs	r2, #0
 653 02de 1A66     		str	r2, [r3, #96]
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 654              		.loc 1 520 9 view .LVU217
 655              		.loc 1 520 21 is_stmt 0 view .LVU218
 656 02e0 FFF7FEFF 		bl	HAL_GetTick
 657              	.LVL42:
 658 02e4 0446     		mov	r4, r0
 659              	.LVL43:
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 660              		.loc 1 523 9 is_stmt 1 view .LVU219
 661              	.L50:
 662              		.loc 1 523 14 view .LVU220
 663              		.loc 1 523 15 is_stmt 0 view .LVU221
 664 02e6 3F4B     		ldr	r3, .L95
 665 02e8 1B68     		ldr	r3, [r3]
 666              		.loc 1 523 14 view .LVU222
 667 02ea 13F0007F 		tst	r3, #33554432
 668 02ee 42D0     		beq	.L90
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 669              		.loc 1 525 11 is_stmt 1 view .LVU223
 670              		.loc 1 525 15 is_stmt 0 view .LVU224
ARM GAS  /tmp/ccdW1Gwr.s 			page 23


 671 02f0 FFF7FEFF 		bl	HAL_GetTick
 672              	.LVL44:
 673              		.loc 1 525 29 view .LVU225
 674 02f4 001B     		subs	r0, r0, r4
 675              		.loc 1 525 13 view .LVU226
 676 02f6 0228     		cmp	r0, #2
 677 02f8 F5D9     		bls	.L50
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 678              		.loc 1 527 20 view .LVU227
 679 02fa 0320     		movs	r0, #3
 680 02fc 64E0     		b	.L3
 681              	.LVL45:
 682              	.L88:
 683              	.LBB4:
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 684              		.loc 1 458 7 is_stmt 1 view .LVU228
 685 02fe 394A     		ldr	r2, .L95
 686 0300 136C     		ldr	r3, [r2, #64]
 687 0302 23F08053 		bic	r3, r3, #268435456
 688 0306 1364     		str	r3, [r2, #64]
 689 0308 DCE7     		b	.L30
 690              	.LVL46:
 691              	.L89:
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 692              		.loc 1 458 7 is_stmt 0 view .LVU229
 693              	.LBE4:
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 694              		.loc 1 472 9 is_stmt 1 view .LVU230
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 695              		.loc 1 473 9 view .LVU231
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 696              		.loc 1 474 9 view .LVU232
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 697              		.loc 1 475 9 view .LVU233
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 698              		.loc 1 476 9 view .LVU234
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 699              		.loc 1 479 9 view .LVU235
 700 030a 374B     		ldr	r3, .L95+4
 701 030c 0022     		movs	r2, #0
 702 030e 1A66     		str	r2, [r3, #96]
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 703              		.loc 1 482 9 view .LVU236
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 704              		.loc 1 482 21 is_stmt 0 view .LVU237
 705 0310 FFF7FEFF 		bl	HAL_GetTick
 706              	.LVL47:
 707 0314 0546     		mov	r5, r0
 708              	.LVL48:
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 709              		.loc 1 485 9 is_stmt 1 view .LVU238
 710              	.L46:
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 711              		.loc 1 485 14 view .LVU239
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 712              		.loc 1 485 15 is_stmt 0 view .LVU240
ARM GAS  /tmp/ccdW1Gwr.s 			page 24


 713 0316 334B     		ldr	r3, .L95
 714 0318 1B68     		ldr	r3, [r3]
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 715              		.loc 1 485 14 view .LVU241
 716 031a 13F0007F 		tst	r3, #33554432
 717 031e 06D0     		beq	.L91
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 718              		.loc 1 487 11 is_stmt 1 view .LVU242
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 719              		.loc 1 487 15 is_stmt 0 view .LVU243
 720 0320 FFF7FEFF 		bl	HAL_GetTick
 721              	.LVL49:
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 722              		.loc 1 487 29 view .LVU244
 723 0324 401B     		subs	r0, r0, r5
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 724              		.loc 1 487 13 view .LVU245
 725 0326 0228     		cmp	r0, #2
 726 0328 F5D9     		bls	.L46
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 727              		.loc 1 489 20 view .LVU246
 728 032a 0320     		movs	r0, #3
 729 032c 4CE0     		b	.L3
 730              	.L91:
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 731              		.loc 1 494 9 is_stmt 1 view .LVU247
 732 032e E369     		ldr	r3, [r4, #28]
 733 0330 226A     		ldr	r2, [r4, #32]
 734 0332 1343     		orrs	r3, r3, r2
 735 0334 626A     		ldr	r2, [r4, #36]
 736 0336 43EA8213 		orr	r3, r3, r2, lsl #6
 737 033a A26A     		ldr	r2, [r4, #40]
 738 033c 5208     		lsrs	r2, r2, #1
 739 033e 013A     		subs	r2, r2, #1
 740 0340 43EA0243 		orr	r3, r3, r2, lsl #16
 741 0344 E26A     		ldr	r2, [r4, #44]
 742 0346 43EA0263 		orr	r3, r3, r2, lsl #24
 743 034a 264A     		ldr	r2, .L95
 744 034c 5360     		str	r3, [r2, #4]
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 745              		.loc 1 500 9 view .LVU248
 746 034e 264B     		ldr	r3, .L95+4
 747 0350 0122     		movs	r2, #1
 748 0352 1A66     		str	r2, [r3, #96]
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 749              		.loc 1 503 9 view .LVU249
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 750              		.loc 1 503 21 is_stmt 0 view .LVU250
 751 0354 FFF7FEFF 		bl	HAL_GetTick
 752              	.LVL50:
 753 0358 0446     		mov	r4, r0
 754              	.LVL51:
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 755              		.loc 1 506 9 is_stmt 1 view .LVU251
 756              	.L48:
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 757              		.loc 1 506 14 view .LVU252
ARM GAS  /tmp/ccdW1Gwr.s 			page 25


 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 758              		.loc 1 506 15 is_stmt 0 view .LVU253
 759 035a 224B     		ldr	r3, .L95
 760 035c 1B68     		ldr	r3, [r3]
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 761              		.loc 1 506 14 view .LVU254
 762 035e 13F0007F 		tst	r3, #33554432
 763 0362 06D1     		bne	.L92
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 764              		.loc 1 508 11 is_stmt 1 view .LVU255
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 765              		.loc 1 508 15 is_stmt 0 view .LVU256
 766 0364 FFF7FEFF 		bl	HAL_GetTick
 767              	.LVL52:
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 768              		.loc 1 508 29 view .LVU257
 769 0368 001B     		subs	r0, r0, r4
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 770              		.loc 1 508 13 view .LVU258
 771 036a 0228     		cmp	r0, #2
 772 036c F5D9     		bls	.L48
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 773              		.loc 1 510 20 view .LVU259
 774 036e 0320     		movs	r0, #3
 775 0370 2AE0     		b	.L3
 776              	.L92:
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_ERROR;
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 777              		.loc 1 554 10 view .LVU260
 778 0372 0020     		movs	r0, #0
 779 0374 28E0     		b	.L3
 780              	.L90:
ARM GAS  /tmp/ccdW1Gwr.s 			page 26


 781              		.loc 1 554 10 view .LVU261
 782 0376 0020     		movs	r0, #0
 783 0378 26E0     		b	.L3
 784              	.LVL53:
 785              	.L44:
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 786              		.loc 1 535 7 is_stmt 1 view .LVU262
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 787              		.loc 1 535 9 is_stmt 0 view .LVU263
 788 037a 012B     		cmp	r3, #1
 789 037c 26D0     		beq	.L69
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 790              		.loc 1 542 9 is_stmt 1 view .LVU264
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 791              		.loc 1 542 20 is_stmt 0 view .LVU265
 792 037e 194B     		ldr	r3, .L95
 793 0380 5B68     		ldr	r3, [r3, #4]
 794              	.LVL54:
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 795              		.loc 1 543 9 is_stmt 1 view .LVU266
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 796              		.loc 1 543 13 is_stmt 0 view .LVU267
 797 0382 03F48001 		and	r1, r3, #4194304
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 798              		.loc 1 543 79 view .LVU268
 799 0386 E269     		ldr	r2, [r4, #28]
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800              		.loc 1 543 11 view .LVU269
 801 0388 9142     		cmp	r1, r2
 802 038a 21D1     		bne	.L70
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 803              		.loc 1 544 13 discriminator 1 view .LVU270
 804 038c 03F03F02 		and	r2, r3, #63
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 805              		.loc 1 544 77 discriminator 1 view .LVU271
 806 0390 216A     		ldr	r1, [r4, #32]
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 807              		.loc 1 543 91 discriminator 1 view .LVU272
 808 0392 8A42     		cmp	r2, r1
 809 0394 1ED1     		bne	.L71
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 810              		.loc 1 545 77 view .LVU273
 811 0396 616A     		ldr	r1, [r4, #36]
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 812              		.loc 1 544 84 view .LVU274
 813 0398 47F6C072 		movw	r2, #32704
 814 039c 1A40     		ands	r2, r2, r3
 815 039e 8A42     		cmp	r2, r1
 816 03a0 1AD1     		bne	.L72
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 817              		.loc 1 546 13 view .LVU275
 818 03a2 03F44032 		and	r2, r3, #196608
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 819              		.loc 1 546 77 view .LVU276
 820 03a6 A16A     		ldr	r1, [r4, #40]
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 821              		.loc 1 545 84 view .LVU277
ARM GAS  /tmp/ccdW1Gwr.s 			page 27


 822 03a8 8A42     		cmp	r2, r1
 823 03aa 17D1     		bne	.L73
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 824              		.loc 1 547 13 view .LVU278
 825 03ac 03F07063 		and	r3, r3, #251658240
 826              	.LVL55:
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 827              		.loc 1 547 77 view .LVU279
 828 03b0 E26A     		ldr	r2, [r4, #44]
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 829              		.loc 1 546 84 view .LVU280
 830 03b2 9342     		cmp	r3, r2
 831 03b4 14D1     		bne	.L74
 832              		.loc 1 554 10 view .LVU281
 833 03b6 0020     		movs	r0, #0
 834 03b8 06E0     		b	.L3
 835              	.LVL56:
 836              	.L52:
 837              		.cfi_def_cfa_offset 0
 838              		.cfi_restore 4
 839              		.cfi_restore 5
 840              		.cfi_restore 6
 841              		.cfi_restore 14
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 842              		.loc 1 228 12 view .LVU282
 843 03ba 0120     		movs	r0, #1
 844              	.LVL57:
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 845              		.loc 1 555 1 view .LVU283
 846 03bc 7047     		bx	lr
 847              	.LVL58:
 848              	.L82:
 849              		.cfi_def_cfa_offset 24
 850              		.cfi_offset 4, -16
 851              		.cfi_offset 5, -12
 852              		.cfi_offset 6, -8
 853              		.cfi_offset 14, -4
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 854              		.loc 1 244 16 view .LVU284
 855 03be 0120     		movs	r0, #1
 856              	.LVL59:
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 857              		.loc 1 244 16 view .LVU285
 858 03c0 02E0     		b	.L3
 859              	.L56:
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 860              		.loc 1 297 16 view .LVU286
 861 03c2 0120     		movs	r0, #1
 862 03c4 00E0     		b	.L3
 863              	.L65:
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 864              		.loc 1 554 10 view .LVU287
 865 03c6 0020     		movs	r0, #0
 866              	.LVL60:
 867              	.L3:
 868              		.loc 1 555 1 view .LVU288
 869 03c8 02B0     		add	sp, sp, #8
ARM GAS  /tmp/ccdW1Gwr.s 			page 28


 870              		.cfi_remember_state
 871              		.cfi_def_cfa_offset 16
 872              		@ sp needed
 873 03ca 70BD     		pop	{r4, r5, r6, pc}
 874              	.LVL61:
 875              	.L69:
 876              		.cfi_restore_state
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 877              		.loc 1 537 16 view .LVU289
 878 03cc 0120     		movs	r0, #1
 879 03ce FBE7     		b	.L3
 880              	.LVL62:
 881              	.L70:
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 882              		.loc 1 549 18 view .LVU290
 883 03d0 0120     		movs	r0, #1
 884 03d2 F9E7     		b	.L3
 885              	.L71:
 886 03d4 0120     		movs	r0, #1
 887 03d6 F7E7     		b	.L3
 888              	.L72:
 889 03d8 0120     		movs	r0, #1
 890 03da F5E7     		b	.L3
 891              	.L73:
 892 03dc 0120     		movs	r0, #1
 893 03de F3E7     		b	.L3
 894              	.LVL63:
 895              	.L74:
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 896              		.loc 1 549 18 view .LVU291
 897 03e0 0120     		movs	r0, #1
 898 03e2 F1E7     		b	.L3
 899              	.L96:
 900              		.align	2
 901              	.L95:
 902 03e4 00380240 		.word	1073887232
 903 03e8 00004742 		.word	1111949312
 904              		.cfi_endproc
 905              	.LFE131:
 907              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 908              		.align	1
 909              		.global	HAL_RCC_MCOConfig
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 914              	HAL_RCC_MCOConfig:
 915              	.LVL64:
 916              	.LFB133:
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
ARM GAS  /tmp/ccdW1Gwr.s 			page 29


 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
ARM GAS  /tmp/ccdW1Gwr.s 			page 30


 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
ARM GAS  /tmp/ccdW1Gwr.s 			page 31


 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccdW1Gwr.s 			page 32


 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 917              		.loc 1 767 1 is_stmt 1 view -0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 32
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		.loc 1 767 1 is_stmt 0 view .LVU293
 922 0000 70B5     		push	{r4, r5, r6, lr}
 923              		.cfi_def_cfa_offset 16
 924              		.cfi_offset 4, -16
 925              		.cfi_offset 5, -12
 926              		.cfi_offset 6, -8
 927              		.cfi_offset 14, -4
 928 0002 88B0     		sub	sp, sp, #32
 929              		.cfi_def_cfa_offset 48
 930 0004 0C46     		mov	r4, r1
 931 0006 1546     		mov	r5, r2
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 932              		.loc 1 768 3 is_stmt 1 view .LVU294
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 933              		.loc 1 770 3 view .LVU295
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 934              		.loc 1 771 3 view .LVU296
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 935              		.loc 1 773 3 view .LVU297
ARM GAS  /tmp/ccdW1Gwr.s 			page 33


 936              		.loc 1 773 5 is_stmt 0 view .LVU298
 937 0008 00BB     		cbnz	r0, .L98
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 938              		.loc 1 775 5 is_stmt 1 view .LVU299
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 939              		.loc 1 778 5 view .LVU300
 940              	.LBB5:
 941              		.loc 1 778 5 view .LVU301
 942 000a 0023     		movs	r3, #0
 943 000c 0193     		str	r3, [sp, #4]
 944              		.loc 1 778 5 view .LVU302
 945 000e 204E     		ldr	r6, .L101
 946 0010 326B     		ldr	r2, [r6, #48]
 947              	.LVL65:
 948              		.loc 1 778 5 is_stmt 0 view .LVU303
 949 0012 42F00102 		orr	r2, r2, #1
 950 0016 3263     		str	r2, [r6, #48]
 951              		.loc 1 778 5 is_stmt 1 view .LVU304
 952 0018 326B     		ldr	r2, [r6, #48]
 953 001a 02F00102 		and	r2, r2, #1
 954 001e 0192     		str	r2, [sp, #4]
 955              		.loc 1 778 5 view .LVU305
 956 0020 019A     		ldr	r2, [sp, #4]
 957              	.LBE5:
 958              		.loc 1 778 5 view .LVU306
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 959              		.loc 1 781 5 view .LVU307
 960              		.loc 1 781 25 is_stmt 0 view .LVU308
 961 0022 4FF48072 		mov	r2, #256
 962 0026 0392     		str	r2, [sp, #12]
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 963              		.loc 1 782 5 is_stmt 1 view .LVU309
 964              		.loc 1 782 26 is_stmt 0 view .LVU310
 965 0028 0222     		movs	r2, #2
 966 002a 0492     		str	r2, [sp, #16]
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 967              		.loc 1 783 5 is_stmt 1 view .LVU311
 968              		.loc 1 783 27 is_stmt 0 view .LVU312
 969 002c 0322     		movs	r2, #3
 970 002e 0692     		str	r2, [sp, #24]
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 971              		.loc 1 784 5 is_stmt 1 view .LVU313
 972              		.loc 1 784 26 is_stmt 0 view .LVU314
 973 0030 0593     		str	r3, [sp, #20]
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 974              		.loc 1 785 5 is_stmt 1 view .LVU315
 975              		.loc 1 785 31 is_stmt 0 view .LVU316
 976 0032 0793     		str	r3, [sp, #28]
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 977              		.loc 1 786 5 is_stmt 1 view .LVU317
 978 0034 03A9     		add	r1, sp, #12
 979              	.LVL66:
ARM GAS  /tmp/ccdW1Gwr.s 			page 34


 980              		.loc 1 786 5 is_stmt 0 view .LVU318
 981 0036 1748     		ldr	r0, .L101+4
 982              	.LVL67:
 983              		.loc 1 786 5 view .LVU319
 984 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 985              	.LVL68:
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 986              		.loc 1 789 5 is_stmt 1 view .LVU320
 987 003c B368     		ldr	r3, [r6, #8]
 988 003e 23F0EC63 		bic	r3, r3, #123731968
 989 0042 2543     		orrs	r5, r5, r4
 990              	.LVL69:
 991              		.loc 1 789 5 is_stmt 0 view .LVU321
 992 0044 1D43     		orrs	r5, r5, r3
 993 0046 B560     		str	r5, [r6, #8]
 994              	.LVL70:
 995              	.L97:
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 996              		.loc 1 821 1 view .LVU322
 997 0048 08B0     		add	sp, sp, #32
 998              		.cfi_remember_state
 999              		.cfi_def_cfa_offset 16
 1000              		@ sp needed
 1001 004a 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /tmp/ccdW1Gwr.s 			page 35


 1002              	.LVL71:
 1003              	.L98:
 1004              		.cfi_restore_state
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1005              		.loc 1 799 5 is_stmt 1 view .LVU323
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1006              		.loc 1 802 5 view .LVU324
 1007              	.LBB6:
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1008              		.loc 1 802 5 view .LVU325
 1009 004c 0023     		movs	r3, #0
 1010 004e 0293     		str	r3, [sp, #8]
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1011              		.loc 1 802 5 view .LVU326
 1012 0050 0F4E     		ldr	r6, .L101
 1013 0052 326B     		ldr	r2, [r6, #48]
 1014              	.LVL72:
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1015              		.loc 1 802 5 is_stmt 0 view .LVU327
 1016 0054 42F00402 		orr	r2, r2, #4
 1017 0058 3263     		str	r2, [r6, #48]
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1018              		.loc 1 802 5 is_stmt 1 view .LVU328
 1019 005a 326B     		ldr	r2, [r6, #48]
 1020 005c 02F00402 		and	r2, r2, #4
 1021 0060 0292     		str	r2, [sp, #8]
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1022              		.loc 1 802 5 view .LVU329
 1023 0062 029A     		ldr	r2, [sp, #8]
 1024              	.LBE6:
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1025              		.loc 1 802 5 view .LVU330
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1026              		.loc 1 805 5 view .LVU331
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1027              		.loc 1 805 25 is_stmt 0 view .LVU332
 1028 0064 4FF40072 		mov	r2, #512
 1029 0068 0392     		str	r2, [sp, #12]
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1030              		.loc 1 806 5 is_stmt 1 view .LVU333
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1031              		.loc 1 806 26 is_stmt 0 view .LVU334
 1032 006a 0222     		movs	r2, #2
 1033 006c 0492     		str	r2, [sp, #16]
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1034              		.loc 1 807 5 is_stmt 1 view .LVU335
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1035              		.loc 1 807 27 is_stmt 0 view .LVU336
 1036 006e 0322     		movs	r2, #3
 1037 0070 0692     		str	r2, [sp, #24]
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1038              		.loc 1 808 5 is_stmt 1 view .LVU337
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1039              		.loc 1 808 26 is_stmt 0 view .LVU338
 1040 0072 0593     		str	r3, [sp, #20]
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1041              		.loc 1 809 5 is_stmt 1 view .LVU339
ARM GAS  /tmp/ccdW1Gwr.s 			page 36


 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1042              		.loc 1 809 31 is_stmt 0 view .LVU340
 1043 0074 0793     		str	r3, [sp, #28]
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1044              		.loc 1 810 5 is_stmt 1 view .LVU341
 1045 0076 03A9     		add	r1, sp, #12
 1046              	.LVL73:
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1047              		.loc 1 810 5 is_stmt 0 view .LVU342
 1048 0078 0748     		ldr	r0, .L101+8
 1049              	.LVL74:
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1050              		.loc 1 810 5 view .LVU343
 1051 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1052              	.LVL75:
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1053              		.loc 1 813 5 is_stmt 1 view .LVU344
 1054 007e B368     		ldr	r3, [r6, #8]
 1055 0080 23F07843 		bic	r3, r3, #-134217728
 1056 0084 44EAC504 		orr	r4, r4, r5, lsl #3
 1057              	.LVL76:
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1058              		.loc 1 813 5 is_stmt 0 view .LVU345
 1059 0088 1C43     		orrs	r4, r4, r3
 1060 008a B460     		str	r4, [r6, #8]
 1061              		.loc 1 821 1 view .LVU346
 1062 008c DCE7     		b	.L97
 1063              	.L102:
 1064 008e 00BF     		.align	2
 1065              	.L101:
 1066 0090 00380240 		.word	1073887232
 1067 0094 00000240 		.word	1073872896
 1068 0098 00080240 		.word	1073874944
 1069              		.cfi_endproc
 1070              	.LFE133:
 1072              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1073              		.align	1
 1074              		.global	HAL_RCC_EnableCSS
 1075              		.syntax unified
 1076              		.thumb
 1077              		.thumb_func
 1079              	HAL_RCC_EnableCSS:
 1080              	.LFB134:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1081              		.loc 1 833 1 is_stmt 1 view -0
 1082              		.cfi_startproc
ARM GAS  /tmp/ccdW1Gwr.s 			page 37


 1083              		@ args = 0, pretend = 0, frame = 0
 1084              		@ frame_needed = 0, uses_anonymous_args = 0
 1085              		@ link register save eliminated.
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1086              		.loc 1 834 3 view .LVU348
 1087              		.loc 1 834 38 is_stmt 0 view .LVU349
 1088 0000 014B     		ldr	r3, .L104
 1089 0002 0122     		movs	r2, #1
 1090 0004 DA64     		str	r2, [r3, #76]
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1091              		.loc 1 835 1 view .LVU350
 1092 0006 7047     		bx	lr
 1093              	.L105:
 1094              		.align	2
 1095              	.L104:
 1096 0008 00004742 		.word	1111949312
 1097              		.cfi_endproc
 1098              	.LFE134:
 1100              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1101              		.align	1
 1102              		.global	HAL_RCC_DisableCSS
 1103              		.syntax unified
 1104              		.thumb
 1105              		.thumb_func
 1107              	HAL_RCC_DisableCSS:
 1108              	.LFB135:
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1109              		.loc 1 842 1 is_stmt 1 view -0
 1110              		.cfi_startproc
 1111              		@ args = 0, pretend = 0, frame = 0
 1112              		@ frame_needed = 0, uses_anonymous_args = 0
 1113              		@ link register save eliminated.
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1114              		.loc 1 843 3 view .LVU352
 1115              		.loc 1 843 38 is_stmt 0 view .LVU353
 1116 0000 014B     		ldr	r3, .L107
 1117 0002 0022     		movs	r2, #0
 1118 0004 DA64     		str	r2, [r3, #76]
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1119              		.loc 1 844 1 view .LVU354
 1120 0006 7047     		bx	lr
 1121              	.L108:
 1122              		.align	2
 1123              	.L107:
 1124 0008 00004742 		.word	1111949312
 1125              		.cfi_endproc
 1126              	.LFE135:
 1128              		.global	__aeabi_uldivmod
 1129              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1130              		.align	1
 1131              		.weak	HAL_RCC_GetSysClockFreq
ARM GAS  /tmp/ccdW1Gwr.s 			page 38


 1132              		.syntax unified
 1133              		.thumb
 1134              		.thumb_func
 1136              	HAL_RCC_GetSysClockFreq:
 1137              	.LFB136:
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1138              		.loc 1 877 1 is_stmt 1 view -0
 1139              		.cfi_startproc
 1140              		@ args = 0, pretend = 0, frame = 0
 1141              		@ frame_needed = 0, uses_anonymous_args = 0
 1142 0000 08B5     		push	{r3, lr}
 1143              		.cfi_def_cfa_offset 8
 1144              		.cfi_offset 3, -8
 1145              		.cfi_offset 14, -4
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1146              		.loc 1 878 3 view .LVU356
 1147              	.LVL77:
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1148              		.loc 1 879 3 view .LVU357
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1149              		.loc 1 882 3 view .LVU358
 1150              		.loc 1 882 14 is_stmt 0 view .LVU359
 1151 0002 254B     		ldr	r3, .L116
ARM GAS  /tmp/ccdW1Gwr.s 			page 39


 1152 0004 9B68     		ldr	r3, [r3, #8]
 1153              		.loc 1 882 21 view .LVU360
 1154 0006 03F00C03 		and	r3, r3, #12
 1155              		.loc 1 882 3 view .LVU361
 1156 000a 042B     		cmp	r3, #4
 1157 000c 3FD0     		beq	.L113
 1158 000e 082B     		cmp	r3, #8
 1159 0010 3FD1     		bne	.L114
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        break;
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1160              		.loc 1 898 7 is_stmt 1 view .LVU362
 1161              		.loc 1 898 17 is_stmt 0 view .LVU363
 1162 0012 214B     		ldr	r3, .L116
 1163 0014 5A68     		ldr	r2, [r3, #4]
 1164              		.loc 1 898 12 view .LVU364
 1165 0016 02F03F02 		and	r2, r2, #63
 1166              	.LVL78:
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1167              		.loc 1 899 7 is_stmt 1 view .LVU365
 1168              		.loc 1 899 10 is_stmt 0 view .LVU366
 1169 001a 5B68     		ldr	r3, [r3, #4]
 1170              		.loc 1 899 9 view .LVU367
 1171 001c 13F4800F 		tst	r3, #4194304
 1172 0020 12D0     		beq	.L111
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1173              		.loc 1 902 9 is_stmt 1 view .LVU368
 1174              		.loc 1 902 72 is_stmt 0 view .LVU369
 1175 0022 1D4B     		ldr	r3, .L116
 1176 0024 5968     		ldr	r1, [r3, #4]
 1177              		.loc 1 902 56 view .LVU370
 1178 0026 C1F38811 		ubfx	r1, r1, #6, #9
 1179              		.loc 1 902 53 view .LVU371
 1180 002a 1C48     		ldr	r0, .L116+4
 1181              		.loc 1 902 130 view .LVU372
 1182 002c 0023     		movs	r3, #0
 1183 002e A1FB0001 		umull	r0, r1, r1, r0
 1184 0032 FFF7FEFF 		bl	__aeabi_uldivmod
 1185              	.LVL79:
 1186              	.L112:
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
ARM GAS  /tmp/ccdW1Gwr.s 			page 40


 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 1187              		.loc 1 909 7 is_stmt 1 view .LVU373
 1188              		.loc 1 909 21 is_stmt 0 view .LVU374
 1189 0036 184B     		ldr	r3, .L116
 1190 0038 5B68     		ldr	r3, [r3, #4]
 1191              		.loc 1 909 51 view .LVU375
 1192 003a C3F30143 		ubfx	r3, r3, #16, #2
 1193              		.loc 1 909 76 view .LVU376
 1194 003e 0133     		adds	r3, r3, #1
 1195              		.loc 1 909 12 view .LVU377
 1196 0040 5B00     		lsls	r3, r3, #1
 1197              	.LVL80:
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco/pllp;
 1198              		.loc 1 911 7 is_stmt 1 view .LVU378
 1199              		.loc 1 911 20 is_stmt 0 view .LVU379
 1200 0042 B0FBF3F0 		udiv	r0, r0, r3
 1201              	.LVL81:
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1202              		.loc 1 912 7 is_stmt 1 view .LVU380
 1203 0046 25E0     		b	.L109
 1204              	.LVL82:
 1205              	.L111:
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1206              		.loc 1 907 9 view .LVU381
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1207              		.loc 1 907 72 is_stmt 0 view .LVU382
 1208 0048 134B     		ldr	r3, .L116
 1209 004a 5968     		ldr	r1, [r3, #4]
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1210              		.loc 1 907 56 view .LVU383
 1211 004c C1F3881C 		ubfx	ip, r1, #6, #9
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1212              		.loc 1 907 53 view .LVU384
 1213 0050 4FEA4C11 		lsl	r1, ip, #5
 1214 0054 B1EB0C00 		subs	r0, r1, ip
 1215 0058 6EEB0E0E 		sbc	lr, lr, lr
 1216 005c 4FEA8E13 		lsl	r3, lr, #6
 1217 0060 43EA9063 		orr	r3, r3, r0, lsr #26
 1218 0064 8101     		lsls	r1, r0, #6
 1219 0066 091A     		subs	r1, r1, r0
 1220 0068 63EB0E03 		sbc	r3, r3, lr
 1221 006c DB00     		lsls	r3, r3, #3
 1222 006e 43EA5173 		orr	r3, r3, r1, lsr #29
 1223 0072 C900     		lsls	r1, r1, #3
 1224 0074 11EB0C0C 		adds	ip, r1, ip
 1225 0078 43F10003 		adc	r3, r3, #0
 1226 007c 9902     		lsls	r1, r3, #10
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1227              		.loc 1 907 130 view .LVU385
 1228 007e 0023     		movs	r3, #0
 1229 0080 4FEA8C20 		lsl	r0, ip, #10
 1230 0084 41EA9C51 		orr	r1, r1, ip, lsr #22
ARM GAS  /tmp/ccdW1Gwr.s 			page 41


 1231 0088 FFF7FEFF 		bl	__aeabi_uldivmod
 1232              	.LVL83:
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1233              		.loc 1 907 130 view .LVU386
 1234 008c D3E7     		b	.L112
 1235              	.LVL84:
 1236              	.L113:
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1237              		.loc 1 891 20 view .LVU387
 1238 008e 0348     		ldr	r0, .L116+4
 1239 0090 00E0     		b	.L109
 1240              	.L114:
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1241              		.loc 1 882 3 view .LVU388
 1242 0092 0348     		ldr	r0, .L116+8
 1243              	.LVL85:
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 1244              		.loc 1 920 3 is_stmt 1 view .LVU389
 1245              	.L109:
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1246              		.loc 1 921 1 is_stmt 0 view .LVU390
 1247 0094 08BD     		pop	{r3, pc}
 1248              	.L117:
 1249 0096 00BF     		.align	2
 1250              	.L116:
 1251 0098 00380240 		.word	1073887232
 1252 009c 001BB700 		.word	12000000
 1253 00a0 0024F400 		.word	16000000
 1254              		.cfi_endproc
 1255              	.LFE136:
 1257              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1258              		.align	1
 1259              		.global	HAL_RCC_ClockConfig
 1260              		.syntax unified
 1261              		.thumb
 1262              		.thumb_func
 1264              	HAL_RCC_ClockConfig:
 1265              	.LVL86:
 1266              	.LFB132:
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1267              		.loc 1 583 1 is_stmt 1 view -0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 0
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1271              		.loc 1 584 3 view .LVU392
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1272              		.loc 1 587 3 view .LVU393
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1273              		.loc 1 587 5 is_stmt 0 view .LVU394
ARM GAS  /tmp/ccdW1Gwr.s 			page 42


 1274 0000 0028     		cmp	r0, #0
 1275 0002 00F09B80 		beq	.L133
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1276              		.loc 1 583 1 view .LVU395
 1277 0006 70B5     		push	{r4, r5, r6, lr}
 1278              		.cfi_def_cfa_offset 16
 1279              		.cfi_offset 4, -16
 1280              		.cfi_offset 5, -12
 1281              		.cfi_offset 6, -8
 1282              		.cfi_offset 14, -4
 1283 0008 0D46     		mov	r5, r1
 1284 000a 0446     		mov	r4, r0
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1285              		.loc 1 593 3 is_stmt 1 view .LVU396
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1286              		.loc 1 594 3 view .LVU397
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1287              		.loc 1 601 3 view .LVU398
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1288              		.loc 1 601 17 is_stmt 0 view .LVU399
 1289 000c 4F4B     		ldr	r3, .L146
 1290 000e 1B68     		ldr	r3, [r3]
 1291 0010 03F00F03 		and	r3, r3, #15
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1292              		.loc 1 601 5 view .LVU400
 1293 0014 8B42     		cmp	r3, r1
 1294 0016 08D2     		bcs	.L120
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1295              		.loc 1 604 5 is_stmt 1 view .LVU401
 1296 0018 CBB2     		uxtb	r3, r1
 1297 001a 4C4A     		ldr	r2, .L146
 1298 001c 1370     		strb	r3, [r2]
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1299              		.loc 1 608 5 view .LVU402
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1300              		.loc 1 608 8 is_stmt 0 view .LVU403
 1301 001e 1368     		ldr	r3, [r2]
 1302 0020 03F00F03 		and	r3, r3, #15
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1303              		.loc 1 608 7 view .LVU404
 1304 0024 8B42     		cmp	r3, r1
 1305 0026 40F08B80 		bne	.L134
 1306              	.L120:
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1307              		.loc 1 615 3 is_stmt 1 view .LVU405
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1308              		.loc 1 615 25 is_stmt 0 view .LVU406
 1309 002a 2368     		ldr	r3, [r4]
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1310              		.loc 1 615 5 view .LVU407
 1311 002c 13F0020F 		tst	r3, #2
 1312 0030 17D0     		beq	.L121
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1313              		.loc 1 619 5 is_stmt 1 view .LVU408
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1314              		.loc 1 619 7 is_stmt 0 view .LVU409
 1315 0032 13F0040F 		tst	r3, #4
ARM GAS  /tmp/ccdW1Gwr.s 			page 43


 1316 0036 04D0     		beq	.L122
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1317              		.loc 1 621 7 is_stmt 1 view .LVU410
 1318 0038 454A     		ldr	r2, .L146+4
 1319 003a 9368     		ldr	r3, [r2, #8]
 1320 003c 43F4E053 		orr	r3, r3, #7168
 1321 0040 9360     		str	r3, [r2, #8]
 1322              	.L122:
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1323              		.loc 1 624 5 view .LVU411
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1324              		.loc 1 624 27 is_stmt 0 view .LVU412
 1325 0042 2368     		ldr	r3, [r4]
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1326              		.loc 1 624 7 view .LVU413
 1327 0044 13F0080F 		tst	r3, #8
 1328 0048 04D0     		beq	.L123
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1329              		.loc 1 626 7 is_stmt 1 view .LVU414
 1330 004a 414A     		ldr	r2, .L146+4
 1331 004c 9368     		ldr	r3, [r2, #8]
 1332 004e 43F46043 		orr	r3, r3, #57344
 1333 0052 9360     		str	r3, [r2, #8]
 1334              	.L123:
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1335              		.loc 1 629 5 view .LVU415
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1336              		.loc 1 630 5 view .LVU416
 1337 0054 3E4A     		ldr	r2, .L146+4
 1338 0056 9368     		ldr	r3, [r2, #8]
 1339 0058 23F0F003 		bic	r3, r3, #240
 1340 005c A168     		ldr	r1, [r4, #8]
 1341              	.LVL87:
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1342              		.loc 1 630 5 is_stmt 0 view .LVU417
 1343 005e 0B43     		orrs	r3, r3, r1
 1344 0060 9360     		str	r3, [r2, #8]
 1345              	.L121:
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1346              		.loc 1 634 3 is_stmt 1 view .LVU418
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1347              		.loc 1 634 25 is_stmt 0 view .LVU419
 1348 0062 2368     		ldr	r3, [r4]
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1349              		.loc 1 634 5 view .LVU420
 1350 0064 13F0010F 		tst	r3, #1
 1351 0068 32D0     		beq	.L124
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1352              		.loc 1 636 5 is_stmt 1 view .LVU421
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1353              		.loc 1 639 5 view .LVU422
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1354              		.loc 1 639 25 is_stmt 0 view .LVU423
 1355 006a 6368     		ldr	r3, [r4, #4]
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1356              		.loc 1 639 7 view .LVU424
 1357 006c 012B     		cmp	r3, #1
ARM GAS  /tmp/ccdW1Gwr.s 			page 44


 1358 006e 21D0     		beq	.L144
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1359              		.loc 1 648 10 is_stmt 1 view .LVU425
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1360              		.loc 1 648 76 is_stmt 0 view .LVU426
 1361 0070 9A1E     		subs	r2, r3, #2
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1362              		.loc 1 648 12 view .LVU427
 1363 0072 012A     		cmp	r2, #1
 1364 0074 25D9     		bls	.L145
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1365              		.loc 1 661 7 is_stmt 1 view .LVU428
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1366              		.loc 1 661 10 is_stmt 0 view .LVU429
 1367 0076 364A     		ldr	r2, .L146+4
 1368 0078 1268     		ldr	r2, [r2]
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1369              		.loc 1 661 9 view .LVU430
 1370 007a 12F0020F 		tst	r2, #2
 1371 007e 61D0     		beq	.L137
 1372              	.L126:
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1373              		.loc 1 667 5 is_stmt 1 view .LVU431
 1374 0080 3349     		ldr	r1, .L146+4
 1375 0082 8A68     		ldr	r2, [r1, #8]
 1376 0084 22F00302 		bic	r2, r2, #3
 1377 0088 1343     		orrs	r3, r3, r2
 1378 008a 8B60     		str	r3, [r1, #8]
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1379              		.loc 1 670 5 view .LVU432
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1380              		.loc 1 670 17 is_stmt 0 view .LVU433
 1381 008c FFF7FEFF 		bl	HAL_GetTick
 1382              	.LVL88:
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1383              		.loc 1 670 17 view .LVU434
 1384 0090 0646     		mov	r6, r0
 1385              	.LVL89:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1386              		.loc 1 672 5 is_stmt 1 view .LVU435
 1387              	.L128:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1388              		.loc 1 672 11 view .LVU436
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1389              		.loc 1 672 12 is_stmt 0 view .LVU437
 1390 0092 2F4B     		ldr	r3, .L146+4
 1391 0094 9B68     		ldr	r3, [r3, #8]
 1392 0096 03F00C03 		and	r3, r3, #12
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1393              		.loc 1 672 63 view .LVU438
 1394 009a 6268     		ldr	r2, [r4, #4]
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1395              		.loc 1 672 11 view .LVU439
 1396 009c B3EB820F 		cmp	r3, r2, lsl #2
 1397 00a0 16D0     		beq	.L124
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1398              		.loc 1 674 7 is_stmt 1 view .LVU440
ARM GAS  /tmp/ccdW1Gwr.s 			page 45


 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1399              		.loc 1 674 12 is_stmt 0 view .LVU441
 1400 00a2 FFF7FEFF 		bl	HAL_GetTick
 1401              	.LVL90:
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1402              		.loc 1 674 26 view .LVU442
 1403 00a6 801B     		subs	r0, r0, r6
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1404              		.loc 1 674 10 view .LVU443
 1405 00a8 41F28833 		movw	r3, #5000
 1406 00ac 9842     		cmp	r0, r3
 1407 00ae F0D9     		bls	.L128
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1408              		.loc 1 676 16 view .LVU444
 1409 00b0 0320     		movs	r0, #3
 1410 00b2 42E0     		b	.L119
 1411              	.LVL91:
 1412              	.L144:
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1413              		.loc 1 642 7 is_stmt 1 view .LVU445
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1414              		.loc 1 642 10 is_stmt 0 view .LVU446
 1415 00b4 264A     		ldr	r2, .L146+4
 1416 00b6 1268     		ldr	r2, [r2]
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1417              		.loc 1 642 9 view .LVU447
 1418 00b8 12F4003F 		tst	r2, #131072
 1419 00bc E0D1     		bne	.L126
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1420              		.loc 1 644 16 view .LVU448
 1421 00be 0120     		movs	r0, #1
 1422              	.LVL92:
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1423              		.loc 1 644 16 view .LVU449
 1424 00c0 3BE0     		b	.L119
 1425              	.LVL93:
 1426              	.L145:
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1427              		.loc 1 652 7 is_stmt 1 view .LVU450
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1428              		.loc 1 652 10 is_stmt 0 view .LVU451
 1429 00c2 234A     		ldr	r2, .L146+4
 1430 00c4 1268     		ldr	r2, [r2]
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1431              		.loc 1 652 9 view .LVU452
 1432 00c6 12F0007F 		tst	r2, #33554432
 1433 00ca D9D1     		bne	.L126
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1434              		.loc 1 654 16 view .LVU453
 1435 00cc 0120     		movs	r0, #1
 1436              	.LVL94:
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1437              		.loc 1 654 16 view .LVU454
 1438 00ce 34E0     		b	.L119
 1439              	.L124:
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1440              		.loc 1 682 3 is_stmt 1 view .LVU455
ARM GAS  /tmp/ccdW1Gwr.s 			page 46


 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1441              		.loc 1 682 17 is_stmt 0 view .LVU456
 1442 00d0 1E4B     		ldr	r3, .L146
 1443 00d2 1B68     		ldr	r3, [r3]
 1444 00d4 03F00F03 		and	r3, r3, #15
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1445              		.loc 1 682 5 view .LVU457
 1446 00d8 AB42     		cmp	r3, r5
 1447 00da 07D9     		bls	.L130
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1448              		.loc 1 685 5 is_stmt 1 view .LVU458
 1449 00dc EAB2     		uxtb	r2, r5
 1450 00de 1B4B     		ldr	r3, .L146
 1451 00e0 1A70     		strb	r2, [r3]
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1452              		.loc 1 689 5 view .LVU459
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1453              		.loc 1 689 8 is_stmt 0 view .LVU460
 1454 00e2 1B68     		ldr	r3, [r3]
 1455 00e4 03F00F03 		and	r3, r3, #15
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1456              		.loc 1 689 7 view .LVU461
 1457 00e8 AB42     		cmp	r3, r5
 1458 00ea 2DD1     		bne	.L139
 1459              	.L130:
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1460              		.loc 1 696 3 is_stmt 1 view .LVU462
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1461              		.loc 1 696 25 is_stmt 0 view .LVU463
 1462 00ec 2368     		ldr	r3, [r4]
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1463              		.loc 1 696 5 view .LVU464
 1464 00ee 13F0040F 		tst	r3, #4
 1465 00f2 06D0     		beq	.L131
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1466              		.loc 1 698 5 is_stmt 1 view .LVU465
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1467              		.loc 1 699 5 view .LVU466
 1468 00f4 164A     		ldr	r2, .L146+4
 1469 00f6 9368     		ldr	r3, [r2, #8]
 1470 00f8 23F4E053 		bic	r3, r3, #7168
 1471 00fc E168     		ldr	r1, [r4, #12]
 1472 00fe 0B43     		orrs	r3, r3, r1
 1473 0100 9360     		str	r3, [r2, #8]
 1474              	.L131:
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1475              		.loc 1 703 3 view .LVU467
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1476              		.loc 1 703 25 is_stmt 0 view .LVU468
 1477 0102 2368     		ldr	r3, [r4]
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1478              		.loc 1 703 5 view .LVU469
 1479 0104 13F0080F 		tst	r3, #8
 1480 0108 07D0     		beq	.L132
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1481              		.loc 1 705 5 is_stmt 1 view .LVU470
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccdW1Gwr.s 			page 47


 1482              		.loc 1 706 5 view .LVU471
 1483 010a 114A     		ldr	r2, .L146+4
 1484 010c 9368     		ldr	r3, [r2, #8]
 1485 010e 23F46043 		bic	r3, r3, #57344
 1486 0112 2169     		ldr	r1, [r4, #16]
 1487 0114 43EAC103 		orr	r3, r3, r1, lsl #3
 1488 0118 9360     		str	r3, [r2, #8]
 1489              	.L132:
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1490              		.loc 1 710 3 view .LVU472
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1491              		.loc 1 710 21 is_stmt 0 view .LVU473
 1492 011a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1493              	.LVL95:
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1494              		.loc 1 710 68 view .LVU474
 1495 011e 0C4B     		ldr	r3, .L146+4
 1496 0120 9B68     		ldr	r3, [r3, #8]
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1497              		.loc 1 710 91 view .LVU475
 1498 0122 C3F30313 		ubfx	r3, r3, #4, #4
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1499              		.loc 1 710 63 view .LVU476
 1500 0126 0B4A     		ldr	r2, .L146+8
 1501 0128 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1502              		.loc 1 710 47 view .LVU477
 1503 012a D840     		lsrs	r0, r0, r3
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1504              		.loc 1 710 19 view .LVU478
 1505 012c 0A4B     		ldr	r3, .L146+12
 1506 012e 1860     		str	r0, [r3]
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1507              		.loc 1 713 3 is_stmt 1 view .LVU479
 1508 0130 0A4B     		ldr	r3, .L146+16
 1509 0132 1868     		ldr	r0, [r3]
 1510 0134 FFF7FEFF 		bl	HAL_InitTick
 1511              	.LVL96:
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1512              		.loc 1 715 3 view .LVU480
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1513              		.loc 1 715 10 is_stmt 0 view .LVU481
 1514 0138 0020     		movs	r0, #0
 1515              	.L119:
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1516              		.loc 1 716 1 view .LVU482
 1517 013a 70BD     		pop	{r4, r5, r6, pc}
 1518              	.LVL97:
 1519              	.L133:
 1520              		.cfi_def_cfa_offset 0
 1521              		.cfi_restore 4
 1522              		.cfi_restore 5
 1523              		.cfi_restore 6
 1524              		.cfi_restore 14
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1525              		.loc 1 589 12 view .LVU483
 1526 013c 0120     		movs	r0, #1
ARM GAS  /tmp/ccdW1Gwr.s 			page 48


 1527              	.LVL98:
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1528              		.loc 1 716 1 view .LVU484
 1529 013e 7047     		bx	lr
 1530              	.LVL99:
 1531              	.L134:
 1532              		.cfi_def_cfa_offset 16
 1533              		.cfi_offset 4, -16
 1534              		.cfi_offset 5, -12
 1535              		.cfi_offset 6, -8
 1536              		.cfi_offset 14, -4
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1537              		.loc 1 610 14 view .LVU485
 1538 0140 0120     		movs	r0, #1
 1539              	.LVL100:
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1540              		.loc 1 610 14 view .LVU486
 1541 0142 FAE7     		b	.L119
 1542              	.LVL101:
 1543              	.L137:
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1544              		.loc 1 663 16 view .LVU487
 1545 0144 0120     		movs	r0, #1
 1546              	.LVL102:
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1547              		.loc 1 663 16 view .LVU488
 1548 0146 F8E7     		b	.L119
 1549              	.L139:
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1550              		.loc 1 691 14 view .LVU489
 1551 0148 0120     		movs	r0, #1
 1552 014a F6E7     		b	.L119
 1553              	.L147:
 1554              		.align	2
 1555              	.L146:
 1556 014c 003C0240 		.word	1073888256
 1557 0150 00380240 		.word	1073887232
 1558 0154 00000000 		.word	AHBPrescTable
 1559 0158 00000000 		.word	SystemCoreClock
 1560 015c 00000000 		.word	uwTickPrio
 1561              		.cfi_endproc
 1562              	.LFE132:
 1564              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1565              		.align	1
 1566              		.global	HAL_RCC_GetHCLKFreq
 1567              		.syntax unified
 1568              		.thumb
 1569              		.thumb_func
 1571              	HAL_RCC_GetHCLKFreq:
 1572              	.LFB137:
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
ARM GAS  /tmp/ccdW1Gwr.s 			page 49


 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1573              		.loc 1 933 1 is_stmt 1 view -0
 1574              		.cfi_startproc
 1575              		@ args = 0, pretend = 0, frame = 0
 1576              		@ frame_needed = 0, uses_anonymous_args = 0
 1577              		@ link register save eliminated.
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1578              		.loc 1 934 3 view .LVU491
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1579              		.loc 1 935 1 is_stmt 0 view .LVU492
 1580 0000 014B     		ldr	r3, .L149
 1581 0002 1868     		ldr	r0, [r3]
 1582 0004 7047     		bx	lr
 1583              	.L150:
 1584 0006 00BF     		.align	2
 1585              	.L149:
 1586 0008 00000000 		.word	SystemCoreClock
 1587              		.cfi_endproc
 1588              	.LFE137:
 1590              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1591              		.align	1
 1592              		.global	HAL_RCC_GetPCLK1Freq
 1593              		.syntax unified
 1594              		.thumb
 1595              		.thumb_func
 1597              	HAL_RCC_GetPCLK1Freq:
 1598              	.LFB138:
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1599              		.loc 1 944 1 is_stmt 1 view -0
 1600              		.cfi_startproc
 1601              		@ args = 0, pretend = 0, frame = 0
 1602              		@ frame_needed = 0, uses_anonymous_args = 0
 1603 0000 08B5     		push	{r3, lr}
 1604              		.cfi_def_cfa_offset 8
 1605              		.cfi_offset 3, -8
 1606              		.cfi_offset 14, -4
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]
 1607              		.loc 1 946 3 view .LVU494
 1608              		.loc 1 946 11 is_stmt 0 view .LVU495
 1609 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1610              	.LVL103:
 1611              		.loc 1 946 54 view .LVU496
 1612 0006 044B     		ldr	r3, .L153
 1613 0008 9B68     		ldr	r3, [r3, #8]
ARM GAS  /tmp/ccdW1Gwr.s 			page 50


 1614              		.loc 1 946 78 view .LVU497
 1615 000a C3F38223 		ubfx	r3, r3, #10, #3
 1616              		.loc 1 946 49 view .LVU498
 1617 000e 034A     		ldr	r2, .L153+4
 1618 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1619              		.loc 1 947 1 view .LVU499
 1620 0012 D840     		lsrs	r0, r0, r3
 1621 0014 08BD     		pop	{r3, pc}
 1622              	.L154:
 1623 0016 00BF     		.align	2
 1624              	.L153:
 1625 0018 00380240 		.word	1073887232
 1626 001c 00000000 		.word	APBPrescTable
 1627              		.cfi_endproc
 1628              	.LFE138:
 1630              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1631              		.align	1
 1632              		.global	HAL_RCC_GetPCLK2Freq
 1633              		.syntax unified
 1634              		.thumb
 1635              		.thumb_func
 1637              	HAL_RCC_GetPCLK2Freq:
 1638              	.LFB139:
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1639              		.loc 1 956 1 is_stmt 1 view -0
 1640              		.cfi_startproc
 1641              		@ args = 0, pretend = 0, frame = 0
 1642              		@ frame_needed = 0, uses_anonymous_args = 0
 1643 0000 08B5     		push	{r3, lr}
 1644              		.cfi_def_cfa_offset 8
 1645              		.cfi_offset 3, -8
 1646              		.cfi_offset 14, -4
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos])
 1647              		.loc 1 958 3 view .LVU501
 1648              		.loc 1 958 11 is_stmt 0 view .LVU502
 1649 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1650              	.LVL104:
 1651              		.loc 1 958 53 view .LVU503
 1652 0006 044B     		ldr	r3, .L157
 1653 0008 9B68     		ldr	r3, [r3, #8]
 1654              		.loc 1 958 77 view .LVU504
 1655 000a C3F34233 		ubfx	r3, r3, #13, #3
 1656              		.loc 1 958 48 view .LVU505
 1657 000e 034A     		ldr	r2, .L157+4
 1658 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1659              		.loc 1 959 1 view .LVU506
ARM GAS  /tmp/ccdW1Gwr.s 			page 51


 1660 0012 D840     		lsrs	r0, r0, r3
 1661 0014 08BD     		pop	{r3, pc}
 1662              	.L158:
 1663 0016 00BF     		.align	2
 1664              	.L157:
 1665 0018 00380240 		.word	1073887232
 1666 001c 00000000 		.word	APBPrescTable
 1667              		.cfi_endproc
 1668              	.LFE139:
 1670              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1671              		.align	1
 1672              		.weak	HAL_RCC_GetOscConfig
 1673              		.syntax unified
 1674              		.thumb
 1675              		.thumb_func
 1677              	HAL_RCC_GetOscConfig:
 1678              	.LVL105:
 1679              	.LFB140:
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1680              		.loc 1 969 1 is_stmt 1 view -0
 1681              		.cfi_startproc
 1682              		@ args = 0, pretend = 0, frame = 0
 1683              		@ frame_needed = 0, uses_anonymous_args = 0
 1684              		@ link register save eliminated.
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1685              		.loc 1 971 3 view .LVU508
 1686              		.loc 1 971 37 is_stmt 0 view .LVU509
 1687 0000 0F23     		movs	r3, #15
 1688 0002 0360     		str	r3, [r0]
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1689              		.loc 1 974 3 is_stmt 1 view .LVU510
 1690              		.loc 1 974 10 is_stmt 0 view .LVU511
 1691 0004 304B     		ldr	r3, .L172
 1692 0006 1B68     		ldr	r3, [r3]
 1693              		.loc 1 974 5 view .LVU512
 1694 0008 13F4802F 		tst	r3, #262144
 1695 000c 3BD0     		beq	.L160
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1696              		.loc 1 976 5 is_stmt 1 view .LVU513
 1697              		.loc 1 976 33 is_stmt 0 view .LVU514
 1698 000e 4FF4A023 		mov	r3, #327680
 1699 0012 4360     		str	r3, [r0, #4]
 1700              	.L161:
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccdW1Gwr.s 			page 52


 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 1701              		.loc 1 988 3 is_stmt 1 view .LVU515
 1702              		.loc 1 988 10 is_stmt 0 view .LVU516
 1703 0014 2C4B     		ldr	r3, .L172
 1704 0016 1B68     		ldr	r3, [r3]
 1705              		.loc 1 988 5 view .LVU517
 1706 0018 13F0010F 		tst	r3, #1
 1707 001c 3FD0     		beq	.L163
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1708              		.loc 1 990 5 is_stmt 1 view .LVU518
 1709              		.loc 1 990 33 is_stmt 0 view .LVU519
 1710 001e 0123     		movs	r3, #1
 1711 0020 C360     		str	r3, [r0, #12]
 1712              	.L164:
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
 1713              		.loc 1 997 3 is_stmt 1 view .LVU520
 1714              		.loc 1 997 59 is_stmt 0 view .LVU521
 1715 0022 294A     		ldr	r2, .L172
 1716 0024 1368     		ldr	r3, [r2]
 1717              		.loc 1 997 44 view .LVU522
 1718 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 1719              		.loc 1 997 42 view .LVU523
 1720 002a 0361     		str	r3, [r0, #16]
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 1721              		.loc 1 1000 3 is_stmt 1 view .LVU524
 1722              		.loc 1 1000 10 is_stmt 0 view .LVU525
 1723 002c 136F     		ldr	r3, [r2, #112]
 1724              		.loc 1 1000 5 view .LVU526
 1725 002e 13F0040F 		tst	r3, #4
 1726 0032 37D0     		beq	.L165
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1727              		.loc 1 1002 5 is_stmt 1 view .LVU527
 1728              		.loc 1 1002 33 is_stmt 0 view .LVU528
 1729 0034 0523     		movs	r3, #5
 1730 0036 8360     		str	r3, [r0, #8]
 1731              	.L166:
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccdW1Gwr.s 			page 53


1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 1732              		.loc 1 1014 3 is_stmt 1 view .LVU529
 1733              		.loc 1 1014 10 is_stmt 0 view .LVU530
 1734 0038 234B     		ldr	r3, .L172
 1735 003a 5B6F     		ldr	r3, [r3, #116]
 1736              		.loc 1 1014 5 view .LVU531
 1737 003c 13F0010F 		tst	r3, #1
 1738 0040 3BD0     		beq	.L168
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1739              		.loc 1 1016 5 is_stmt 1 view .LVU532
 1740              		.loc 1 1016 33 is_stmt 0 view .LVU533
 1741 0042 0123     		movs	r3, #1
 1742 0044 4361     		str	r3, [r0, #20]
 1743              	.L169:
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 1744              		.loc 1 1024 3 is_stmt 1 view .LVU534
 1745              		.loc 1 1024 10 is_stmt 0 view .LVU535
 1746 0046 204B     		ldr	r3, .L172
 1747 0048 1B68     		ldr	r3, [r3]
 1748              		.loc 1 1024 5 view .LVU536
 1749 004a 13F0807F 		tst	r3, #16777216
 1750 004e 37D0     		beq	.L170
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 1751              		.loc 1 1026 5 is_stmt 1 view .LVU537
 1752              		.loc 1 1026 37 is_stmt 0 view .LVU538
 1753 0050 0223     		movs	r3, #2
 1754 0052 8361     		str	r3, [r0, #24]
 1755              	.L171:
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 1756              		.loc 1 1032 3 is_stmt 1 view .LVU539
 1757              		.loc 1 1032 52 is_stmt 0 view .LVU540
 1758 0054 1C4A     		ldr	r2, .L172
 1759 0056 5368     		ldr	r3, [r2, #4]
ARM GAS  /tmp/ccdW1Gwr.s 			page 54


 1760              		.loc 1 1032 38 view .LVU541
 1761 0058 03F48003 		and	r3, r3, #4194304
 1762              		.loc 1 1032 36 view .LVU542
 1763 005c C361     		str	r3, [r0, #28]
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 1764              		.loc 1 1033 3 is_stmt 1 view .LVU543
 1765              		.loc 1 1033 47 is_stmt 0 view .LVU544
 1766 005e 5368     		ldr	r3, [r2, #4]
 1767              		.loc 1 1033 33 view .LVU545
 1768 0060 03F03F03 		and	r3, r3, #63
 1769              		.loc 1 1033 31 view .LVU546
 1770 0064 0362     		str	r3, [r0, #32]
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 1771              		.loc 1 1034 3 is_stmt 1 view .LVU547
 1772              		.loc 1 1034 48 is_stmt 0 view .LVU548
 1773 0066 5368     		ldr	r3, [r2, #4]
 1774              		.loc 1 1034 33 view .LVU549
 1775 0068 C3F38813 		ubfx	r3, r3, #6, #9
 1776              		.loc 1 1034 31 view .LVU550
 1777 006c 4362     		str	r3, [r0, #36]
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 1778              		.loc 1 1035 3 is_stmt 1 view .LVU551
 1779              		.loc 1 1035 50 is_stmt 0 view .LVU552
 1780 006e 5368     		ldr	r3, [r2, #4]
 1781              		.loc 1 1035 60 view .LVU553
 1782 0070 03F44033 		and	r3, r3, #196608
 1783              		.loc 1 1035 80 view .LVU554
 1784 0074 03F58033 		add	r3, r3, #65536
 1785              		.loc 1 1035 33 view .LVU555
 1786 0078 DB0B     		lsrs	r3, r3, #15
 1787              		.loc 1 1035 31 view .LVU556
 1788 007a 8362     		str	r3, [r0, #40]
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 1789              		.loc 1 1036 3 is_stmt 1 view .LVU557
 1790              		.loc 1 1036 48 is_stmt 0 view .LVU558
 1791 007c 5368     		ldr	r3, [r2, #4]
 1792              		.loc 1 1036 33 view .LVU559
 1793 007e C3F30363 		ubfx	r3, r3, #24, #4
 1794              		.loc 1 1036 31 view .LVU560
 1795 0082 C362     		str	r3, [r0, #44]
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1796              		.loc 1 1037 1 view .LVU561
 1797 0084 7047     		bx	lr
 1798              	.L160:
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1799              		.loc 1 978 8 is_stmt 1 view .LVU562
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1800              		.loc 1 978 15 is_stmt 0 view .LVU563
 1801 0086 104B     		ldr	r3, .L172
 1802 0088 1B68     		ldr	r3, [r3]
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1803              		.loc 1 978 10 view .LVU564
 1804 008a 13F4803F 		tst	r3, #65536
 1805 008e 03D0     		beq	.L162
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1806              		.loc 1 980 5 is_stmt 1 view .LVU565
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccdW1Gwr.s 			page 55


 1807              		.loc 1 980 33 is_stmt 0 view .LVU566
 1808 0090 4FF48033 		mov	r3, #65536
 1809 0094 4360     		str	r3, [r0, #4]
 1810 0096 BDE7     		b	.L161
 1811              	.L162:
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1812              		.loc 1 984 5 is_stmt 1 view .LVU567
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1813              		.loc 1 984 33 is_stmt 0 view .LVU568
 1814 0098 0023     		movs	r3, #0
 1815 009a 4360     		str	r3, [r0, #4]
 1816 009c BAE7     		b	.L161
 1817              	.L163:
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1818              		.loc 1 994 5 is_stmt 1 view .LVU569
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1819              		.loc 1 994 33 is_stmt 0 view .LVU570
 1820 009e 0023     		movs	r3, #0
 1821 00a0 C360     		str	r3, [r0, #12]
 1822 00a2 BEE7     		b	.L164
 1823              	.L165:
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1824              		.loc 1 1004 8 is_stmt 1 view .LVU571
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1825              		.loc 1 1004 15 is_stmt 0 view .LVU572
 1826 00a4 084B     		ldr	r3, .L172
 1827 00a6 1B6F     		ldr	r3, [r3, #112]
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1828              		.loc 1 1004 10 view .LVU573
 1829 00a8 13F0010F 		tst	r3, #1
 1830 00ac 02D0     		beq	.L167
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1831              		.loc 1 1006 5 is_stmt 1 view .LVU574
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1832              		.loc 1 1006 33 is_stmt 0 view .LVU575
 1833 00ae 0123     		movs	r3, #1
 1834 00b0 8360     		str	r3, [r0, #8]
 1835 00b2 C1E7     		b	.L166
 1836              	.L167:
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1837              		.loc 1 1010 5 is_stmt 1 view .LVU576
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1838              		.loc 1 1010 33 is_stmt 0 view .LVU577
 1839 00b4 0023     		movs	r3, #0
 1840 00b6 8360     		str	r3, [r0, #8]
 1841 00b8 BEE7     		b	.L166
 1842              	.L168:
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1843              		.loc 1 1020 5 is_stmt 1 view .LVU578
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1844              		.loc 1 1020 33 is_stmt 0 view .LVU579
 1845 00ba 0023     		movs	r3, #0
 1846 00bc 4361     		str	r3, [r0, #20]
 1847 00be C2E7     		b	.L169
 1848              	.L170:
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1849              		.loc 1 1030 5 is_stmt 1 view .LVU580
ARM GAS  /tmp/ccdW1Gwr.s 			page 56


1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1850              		.loc 1 1030 37 is_stmt 0 view .LVU581
 1851 00c0 0123     		movs	r3, #1
 1852 00c2 8361     		str	r3, [r0, #24]
 1853 00c4 C6E7     		b	.L171
 1854              	.L173:
 1855 00c6 00BF     		.align	2
 1856              	.L172:
 1857 00c8 00380240 		.word	1073887232
 1858              		.cfi_endproc
 1859              	.LFE140:
 1861              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1862              		.align	1
 1863              		.global	HAL_RCC_GetClockConfig
 1864              		.syntax unified
 1865              		.thumb
 1866              		.thumb_func
 1868              	HAL_RCC_GetClockConfig:
 1869              	.LVL106:
 1870              	.LFB141:
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1871              		.loc 1 1048 1 is_stmt 1 view -0
 1872              		.cfi_startproc
 1873              		@ args = 0, pretend = 0, frame = 0
 1874              		@ frame_needed = 0, uses_anonymous_args = 0
 1875              		@ link register save eliminated.
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 1876              		.loc 1 1050 3 view .LVU583
 1877              		.loc 1 1050 32 is_stmt 0 view .LVU584
 1878 0000 0F23     		movs	r3, #15
 1879 0002 0360     		str	r3, [r0]
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 1880              		.loc 1 1053 3 is_stmt 1 view .LVU585
 1881              		.loc 1 1053 51 is_stmt 0 view .LVU586
 1882 0004 0B4B     		ldr	r3, .L175
 1883 0006 9A68     		ldr	r2, [r3, #8]
 1884              		.loc 1 1053 37 view .LVU587
 1885 0008 02F00302 		and	r2, r2, #3
 1886              		.loc 1 1053 35 view .LVU588
 1887 000c 4260     		str	r2, [r0, #4]
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 1888              		.loc 1 1056 3 is_stmt 1 view .LVU589
ARM GAS  /tmp/ccdW1Gwr.s 			page 57


 1889              		.loc 1 1056 52 is_stmt 0 view .LVU590
 1890 000e 9A68     		ldr	r2, [r3, #8]
 1891              		.loc 1 1056 38 view .LVU591
 1892 0010 02F0F002 		and	r2, r2, #240
 1893              		.loc 1 1056 36 view .LVU592
 1894 0014 8260     		str	r2, [r0, #8]
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 1895              		.loc 1 1059 3 is_stmt 1 view .LVU593
 1896              		.loc 1 1059 53 is_stmt 0 view .LVU594
 1897 0016 9A68     		ldr	r2, [r3, #8]
 1898              		.loc 1 1059 39 view .LVU595
 1899 0018 02F4E052 		and	r2, r2, #7168
 1900              		.loc 1 1059 37 view .LVU596
 1901 001c C260     		str	r2, [r0, #12]
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 1902              		.loc 1 1062 3 is_stmt 1 view .LVU597
 1903              		.loc 1 1062 54 is_stmt 0 view .LVU598
 1904 001e 9B68     		ldr	r3, [r3, #8]
 1905              		.loc 1 1062 39 view .LVU599
 1906 0020 DB08     		lsrs	r3, r3, #3
 1907 0022 03F4E053 		and	r3, r3, #7168
 1908              		.loc 1 1062 37 view .LVU600
 1909 0026 0361     		str	r3, [r0, #16]
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 1910              		.loc 1 1065 3 is_stmt 1 view .LVU601
 1911              		.loc 1 1065 32 is_stmt 0 view .LVU602
 1912 0028 034B     		ldr	r3, .L175+4
 1913 002a 1B68     		ldr	r3, [r3]
 1914              		.loc 1 1065 16 view .LVU603
 1915 002c 03F00F03 		and	r3, r3, #15
 1916              		.loc 1 1065 14 view .LVU604
 1917 0030 0B60     		str	r3, [r1]
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1918              		.loc 1 1066 1 view .LVU605
 1919 0032 7047     		bx	lr
 1920              	.L176:
 1921              		.align	2
 1922              	.L175:
 1923 0034 00380240 		.word	1073887232
 1924 0038 003C0240 		.word	1073888256
 1925              		.cfi_endproc
 1926              	.LFE141:
 1928              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1929              		.align	1
 1930              		.weak	HAL_RCC_CSSCallback
 1931              		.syntax unified
 1932              		.thumb
 1933              		.thumb_func
 1935              	HAL_RCC_CSSCallback:
 1936              	.LFB143:
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccdW1Gwr.s 			page 58


1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1937              		.loc 1 1091 1 is_stmt 1 view -0
 1938              		.cfi_startproc
 1939              		@ args = 0, pretend = 0, frame = 0
 1940              		@ frame_needed = 0, uses_anonymous_args = 0
 1941              		@ link register save eliminated.
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    */
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1942              		.loc 1 1095 1 view .LVU607
 1943 0000 7047     		bx	lr
 1944              		.cfi_endproc
 1945              	.LFE143:
 1947              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 1948              		.align	1
 1949              		.global	HAL_RCC_NMI_IRQHandler
 1950              		.syntax unified
 1951              		.thumb
 1952              		.thumb_func
 1954              	HAL_RCC_NMI_IRQHandler:
 1955              	.LFB142:
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1956              		.loc 1 1074 1 view -0
 1957              		.cfi_startproc
 1958              		@ args = 0, pretend = 0, frame = 0
 1959              		@ frame_needed = 0, uses_anonymous_args = 0
 1960 0000 08B5     		push	{r3, lr}
 1961              		.cfi_def_cfa_offset 8
 1962              		.cfi_offset 3, -8
 1963              		.cfi_offset 14, -4
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1964              		.loc 1 1076 3 view .LVU609
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccdW1Gwr.s 			page 59


 1965              		.loc 1 1076 6 is_stmt 0 view .LVU610
 1966 0002 064B     		ldr	r3, .L182
 1967 0004 DB68     		ldr	r3, [r3, #12]
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1968              		.loc 1 1076 5 view .LVU611
 1969 0006 13F0800F 		tst	r3, #128
 1970 000a 00D1     		bne	.L181
 1971              	.L178:
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1972              		.loc 1 1084 1 view .LVU612
 1973 000c 08BD     		pop	{r3, pc}
 1974              	.L181:
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1975              		.loc 1 1079 5 is_stmt 1 view .LVU613
 1976 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 1977              	.LVL107:
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1978              		.loc 1 1082 5 view .LVU614
 1979 0012 024B     		ldr	r3, .L182
 1980 0014 8022     		movs	r2, #128
 1981 0016 9A73     		strb	r2, [r3, #14]
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1982              		.loc 1 1084 1 is_stmt 0 view .LVU615
 1983 0018 F8E7     		b	.L178
 1984              	.L183:
 1985 001a 00BF     		.align	2
 1986              	.L182:
 1987 001c 00380240 		.word	1073887232
 1988              		.cfi_endproc
 1989              	.LFE142:
 1991              		.text
 1992              	.Letext0:
 1993              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1994              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1995              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1996              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1997              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1998              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1999              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2000              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2001              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2002              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccdW1Gwr.s 			page 60


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
     /tmp/ccdW1Gwr.s:20     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccdW1Gwr.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccdW1Gwr.s:42     .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccdW1Gwr.s:48     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccdW1Gwr.s:591    .text.HAL_RCC_OscConfig:0000000000000294 $d
     /tmp/ccdW1Gwr.s:597    .text.HAL_RCC_OscConfig:00000000000002a0 $t
     /tmp/ccdW1Gwr.s:902    .text.HAL_RCC_OscConfig:00000000000003e4 $d
     /tmp/ccdW1Gwr.s:908    .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccdW1Gwr.s:914    .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccdW1Gwr.s:1066   .text.HAL_RCC_MCOConfig:0000000000000090 $d
     /tmp/ccdW1Gwr.s:1073   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1079   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccdW1Gwr.s:1096   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/ccdW1Gwr.s:1101   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1107   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccdW1Gwr.s:1124   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/ccdW1Gwr.s:1130   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1136   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccdW1Gwr.s:1251   .text.HAL_RCC_GetSysClockFreq:0000000000000098 $d
     /tmp/ccdW1Gwr.s:1258   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1264   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccdW1Gwr.s:1556   .text.HAL_RCC_ClockConfig:000000000000014c $d
     /tmp/ccdW1Gwr.s:1565   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1571   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccdW1Gwr.s:1586   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccdW1Gwr.s:1591   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1597   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccdW1Gwr.s:1625   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/ccdW1Gwr.s:1631   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1637   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccdW1Gwr.s:1665   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/ccdW1Gwr.s:1671   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1677   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccdW1Gwr.s:1857   .text.HAL_RCC_GetOscConfig:00000000000000c8 $d
     /tmp/ccdW1Gwr.s:1862   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1868   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccdW1Gwr.s:1923   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccdW1Gwr.s:1929   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1935   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccdW1Gwr.s:1948   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccdW1Gwr.s:1954   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccdW1Gwr.s:1987   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
APBPrescTable
