set have_sdram 1
set base_clock 12
set fpga "CYCLONE10LP"
