{"vcs1":{"timestamp_begin":1719330136.847789426, "rt":1.96, "ut":0.19, "st":0.17}}
{"vcselab":{"timestamp_begin":1719330138.888213923, "rt":1.88, "ut":0.21, "st":0.16}}
{"link":{"timestamp_begin":1719330140.828698020, "rt":0.14, "ut":0.07, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1719330136.536857863}
{"VCS_COMP_START_TIME": 1719330136.536857863}
{"VCS_COMP_END_TIME": 1719330141.093609330}
{"VCS_USER_OPTIONS": "-sverilog -lca -debug_access+all -Mdir=sim_build/csrc -o sim_build/simv src/tb_pc.sv src/pc.sv"}
{"vcs1": {"peak_mem": 384532}}
{"vcselab": {"peak_mem": 245440}}
