# compile vhdl design source files
vhdl xil_defaultlib  "../../../Entrega.srcs/sources_1/new/package_dsed.vhd"
vhdl xil_defaultlib  "../../../Entrega.srcs/sources_1/new/data_route_fir_filter.vhd"
vhdl xil_defaultlib  "../../../Entrega.srcs/sim_1/new/data_route_fir_filter_tb.vhd"

# Do not sort compile order
nosort
