<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>bsp/hal/arm/arch/locore.S</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-5.6.1' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<body>
<div id="middle">
<table id="content" border="0" cellpadding="0" cellspacing="0" width="100%">
  <tbody>

    <tr>
      <td id="header" colspan="2" valign="top">
        <table width="100%" border="0" cellpadding="0" cellspacing="0">
        <tr>
          <td id="logo">
            <a href="../../index.html">
            <img alt="Prex logo" src="../../img/logo.gif" border="0"
            style="width: 250px; height: 54px;"></a>
          </td>
          <td id="brief" align="right" valign="bottom">
            An Open Source, Royalty-free,<br>
	    Real-time Operating System
          </td>
        </tr>
        </table>
      </td>
    </tr>

    <tr>
      <td id="directory" style="vertical-align: top;"><p>
      <a href="../../index.html">Prex Home</a> /
      <a href="../index.html">Browse Source</a>
      - Prex Version: 0.9.0</p>
      </td>
    </tr>

    <tr>
      <td id="main" style="vertical-align: top;">
<a id='TOP' name='TOP' /><h2 class='header'><a href='../mains.html'>root</a>/<a href='../files/1009.html'>bsp</a>/<a href='../files/1050.html'>hal</a>/<a href='../files/1051.html'>arm</a>/<a href='../files/1052.html'>arch</a>/locore.S</h2>
<em class='comment'>/* [&lt;][&gt;]<a href='130.html#L49'>[^]</a><a href='130.html#L598'>[v]</a>[top]<a href='130.html#BOTTOM'>[bottom]</a><a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<hr />
<h2 class='header'>DEFINITIONS</h2>
This source file includes following definitions.
<ol>
<li><a href='130.html#L49' title='Defined at 49.'>kernel_start</a></li>
<li><a href='130.html#L93' title='Defined at 93.'>reset_entry</a></li>
<li><a href='130.html#L224' title='Defined at 224.'>vector_copy</a></li>
<li><a href='130.html#L238' title='Defined at 238.'>cache_init</a></li>
<li><a href='130.html#L256' title='Defined at 256.'>interrupt_entry</a></li>
<li><a href='130.html#L319' title='Defined at 319.'>syscall_entry</a></li>
<li><a href='130.html#L368' title='Defined at 368.'>undefined_entry</a></li>
<li><a href='130.html#L378' title='Defined at 378.'>prefetch_entry</a></li>
<li><a href='130.html#L389' title='Defined at 389.'>abort_entry</a></li>
<li><a href='130.html#L401' title='Defined at 401.'>trap_common</a></li>
<li><a href='130.html#L421' title='Defined at 421.'>fiq_entry</a></li>
<li><a href='130.html#L433' title='Defined at 433.'>cpu_switch</a></li>
<li><a href='130.html#L440' title='Defined at 440.'>kernel_thread_entry</a></li>
<li><a href='130.html#L454' title='Defined at 454.'>copyin</a></li>
<li><a href='130.html#L480' title='Defined at 480.'>copyout</a></li>
<li><a href='130.html#L506' title='Defined at 506.'>copyinstr</a></li>
<li><a href='130.html#L534' title='Defined at 534.'>copy_fault</a></li>
<li><a href='130.html#L542' title='Defined at 542.'>spl0</a></li>
<li><a href='130.html#L556' title='Defined at 556.'>splhigh</a></li>
<li><a href='130.html#L570' title='Defined at 570.'>splx</a></li>
<li><a href='130.html#L589' title='Defined at 589.'>sploff</a></li>
<li><a href='130.html#L598' title='Defined at 598.'>splon</a></li>
</ol>
<hr />
<pre>
<a id='L1' name='L1' />   1 <em class='comment'>/*-</em>
<a id='L2' name='L2' />   2 <em class='comment'> * Copyright (c) 2005-2007, Kohsuke Ohtani</em>
<a id='L3' name='L3' />   3 <em class='comment'> * All rights reserved.</em>
<a id='L4' name='L4' />   4 <em class='comment'> *</em>
<a id='L5' name='L5' />   5 <em class='comment'> * Redistribution and use in source and binary forms, with or without</em>
<a id='L6' name='L6' />   6 <em class='comment'> * modification, are permitted provided that the following conditions</em>
<a id='L7' name='L7' />   7 <em class='comment'> * are met:</em>
<a id='L8' name='L8' />   8 <em class='comment'> * 1. Redistributions of source code must retain the above copyright</em>
<a id='L9' name='L9' />   9 <em class='comment'> *    notice, this list of conditions and the following disclaimer.</em>
<a id='L10' name='L10' />  10 <em class='comment'> * 2. Redistributions in binary form must reproduce the above copyright</em>
<a id='L11' name='L11' />  11 <em class='comment'> *    notice, this list of conditions and the following disclaimer in the</em>
<a id='L12' name='L12' />  12 <em class='comment'> *    documentation and/or other materials provided with the distribution.</em>
<a id='L13' name='L13' />  13 <em class='comment'> * 3. Neither the name of the author nor the names of any co-contributors</em>
<a id='L14' name='L14' />  14 <em class='comment'> *    may be used to endorse or promote products derived from this software</em>
<a id='L15' name='L15' />  15 <em class='comment'> *    without specific prior written permission.</em>
<a id='L16' name='L16' />  16 <em class='comment'> *</em>
<a id='L17' name='L17' />  17 <em class='comment'> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</em>
<a id='L18' name='L18' />  18 <em class='comment'> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</em>
<a id='L19' name='L19' />  19 <em class='comment'> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</em>
<a id='L20' name='L20' />  20 <em class='comment'> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</em>
<a id='L21' name='L21' />  21 <em class='comment'> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</em>
<a id='L22' name='L22' />  22 <em class='comment'> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</em>
<a id='L23' name='L23' />  23 <em class='comment'> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</em>
<a id='L24' name='L24' />  24 <em class='comment'> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</em>
<a id='L25' name='L25' />  25 <em class='comment'> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</em>
<a id='L26' name='L26' />  26 <em class='comment'> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</em>
<a id='L27' name='L27' />  27 <em class='comment'> * SUCH DAMAGE.</em>
<a id='L28' name='L28' />  28 <em class='comment'> */</em>
<a id='L29' name='L29' />  29 
<a id='L30' name='L30' />  30 <em class='comment'>/*</em>
<a id='L31' name='L31' />  31 <em class='comment'> * locore.S - low level platform support</em>
<a id='L32' name='L32' />  32 <em class='comment'> */</em>
<a id='L33' name='L33' />  33 
<a id='L34' name='L34' />  34 <em class='sharp'>#include</em> &lt;conf/config.h&gt;
<a id='L35' name='L35' />  35 <em class='sharp'>#include</em> &lt;<a href='../I/208.html'>machine/asm.h</a>&gt;
<a id='L36' name='L36' />  36 <em class='sharp'>#include</em> &lt;<a href='../I/216.html'>machine/syspage.h</a>&gt;
<a id='L37' name='L37' />  37 <em class='sharp'>#include</em> &lt;<a href='../I/212.html'>machine/memory.h</a>&gt;
<a id='L38' name='L38' />  38 <em class='sharp'>#include</em> &lt;<a href='../I/257.html'>sys/errno.h</a>&gt;
<a id='L39' name='L39' />  39 <em class='sharp'>#include</em> &lt;<a href='../I/143.html'>context.h</a>&gt;
<a id='L40' name='L40' />  40 <em class='sharp'>#include</em> &lt;<a href='../I/148.html'>trap.h</a>&gt;
<a id='L41' name='L41' />  41 <em class='sharp'>#include</em> &lt;<a href='../I/144.html'>cpu.h</a>&gt;
<a id='L42' name='L42' />  42 
<a id='L43' name='L43' />  43         .section ".text","ax"
<a id='L44' name='L44' />  44         .code 32
<a id='L45' name='L45' />  45 
<a id='L46' name='L46' />  46 <em class='comment'>/*</em>
<a id='L47' name='L47' />  47 <em class='comment'> * Kernel start point</em>
<a id='L48' name='L48' />  48 <em class='comment'> */</em>
<a id='L49' name='L49' />  49 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(kernel_start)
<a id='L50' name='L50' />  50 <em class='sharp'>#ifdef</em> CONFIG_MMU
<a id='L51' name='L51' />  51         b       reset_entry             <em class='comment'>/* Relative jump */</em>
<a id='L52' name='L52' />  52 <em class='sharp'>#endif</em>
<a id='L53' name='L53' />  53 vector_start:
<a id='L54' name='L54' />  54         <em class='comment'>/*</em>
<a id='L55' name='L55' />  55 <em class='comment'>         * Exception vector</em>
<a id='L56' name='L56' />  56 <em class='comment'>         *</em>
<a id='L57' name='L57' />  57 <em class='comment'>         * This table will be copied to an appropriate location.</em>
<a id='L58' name='L58' />  58 <em class='comment'>         * (the location is platform specific.)</em>
<a id='L59' name='L59' />  59 <em class='comment'>         */</em>
<a id='L60' name='L60' />  60         ldr     pc, reset_target        <em class='comment'>/* 0x00 mode: svc */</em>
<a id='L61' name='L61' />  61         ldr     pc, undefined_target    <em class='comment'>/* 0x04 mode: ? */</em>
<a id='L62' name='L62' />  62         ldr     pc, swi_target          <em class='comment'>/* 0x08 mode: svc */</em>
<a id='L63' name='L63' />  63         ldr     pc, prefetch_target     <em class='comment'>/* 0x0c mode: abort */</em>
<a id='L64' name='L64' />  64         ldr     pc, abort_target        <em class='comment'>/* 0x10 mode: abort */</em>
<a id='L65' name='L65' />  65         nop                             <em class='comment'>/* 0x14 reserved */</em>
<a id='L66' name='L66' />  66         ldr     pc, irq_target          <em class='comment'>/* 0x18 mode: irq */</em>
<a id='L67' name='L67' />  67         ldr     pc, fiq_target          <em class='comment'>/* 0x1c mode: fiq */</em>
<a id='L68' name='L68' />  68 
<a id='L69' name='L69' />  69 reset_target:           .word   reset_entry
<a id='L70' name='L70' />  70 undefined_target:       .word   undefined_entry
<a id='L71' name='L71' />  71 swi_target:             .word   syscall_entry
<a id='L72' name='L72' />  72 prefetch_target:        .word   prefetch_entry
<a id='L73' name='L73' />  73 abort_target:           .word   abort_entry
<a id='L74' name='L74' />  74 irq_target:             .word   interrupt_entry
<a id='L75' name='L75' />  75 fiq_target:             .word   fiq_entry
<a id='L76' name='L76' />  76 
<a id='L77' name='L77' />  77 vector_end:
<a id='L78' name='L78' />  78 
<a id='L79' name='L79' />  79         .global bootinfo
<a id='L80' name='L80' />  80 bootinfo:               .word   BOOTINFO
<a id='L81' name='L81' />  81 boot_stack:             .word   BOOTSTKTOP
<a id='L82' name='L82' />  82 int_stack:              .word   INTSTKTOP - 0x100
<a id='L83' name='L83' />  83 irq_mode_stack:         .word   INTSTKTOP
<a id='L84' name='L84' />  84 sys_mode_stack:         .word   SYSSTKTOP
<a id='L85' name='L85' />  85 abort_mode_stack:       .word   ABTSTKTOP
<a id='L86' name='L86' />  86 irq_nesting:            .word   irq_nesting_value
<a id='L87' name='L87' />  87 curspl:                 .word   curspl_value
<a id='L88' name='L88' />  88 init_done:              .word   init_done_value
<a id='L89' name='L89' />  89 <em class='sharp'>#ifdef</em> CONFIG_MMU
<a id='L90' name='L90' />  90 reload_pc_target:       .word   reload_pc
<a id='L91' name='L91' />  91 <em class='sharp'>#endif</em>
<a id='L92' name='L92' />  92 
<a id='L93' name='L93' />  93 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(reset_entry)
<a id='L94' name='L94' />  94         <em class='comment'>/*</em>
<a id='L95' name='L95' />  95 <em class='comment'>         * Setup stack pointer for each processor mode</em>
<a id='L96' name='L96' />  96 <em class='comment'>         */</em>
<a id='L97' name='L97' />  97         mov     r0, #(PSR_IRQ_MODE|PSR_FIQ_DIS|PSR_IRQ_DIS)
<a id='L98' name='L98' />  98         msr     cpsr, r0
<a id='L99' name='L99' />  99         ldr     sp, irq_mode_stack      <em class='comment'>/* Set IRQ mode stack */</em>
<a id='L100' name='L100' /> 100 
<a id='L101' name='L101' /> 101         mov     r0, #(PSR_UND_MODE|PSR_FIQ_DIS|PSR_IRQ_DIS)
<a id='L102' name='L102' /> 102         msr     cpsr, r0
<a id='L103' name='L103' /> 103         ldr     sp, abort_mode_stack    <em class='comment'>/* Set Undefined mode stack */</em>
<a id='L104' name='L104' /> 104 
<a id='L105' name='L105' /> 105         mov     r0, #(PSR_ABT_MODE|PSR_FIQ_DIS|PSR_IRQ_DIS)
<a id='L106' name='L106' /> 106         msr     cpsr, r0
<a id='L107' name='L107' /> 107         ldr     sp, abort_mode_stack    <em class='comment'>/* Set Abort mode stack */</em>
<a id='L108' name='L108' /> 108 
<a id='L109' name='L109' /> 109         mov     r0, #(PSR_SYS_MODE|PSR_FIQ_DIS|PSR_IRQ_DIS)
<a id='L110' name='L110' /> 110         msr     cpsr, r0
<a id='L111' name='L111' /> 111         ldr     sp, sys_mode_stack      <em class='comment'>/* Set SYS mode stack */</em>
<a id='L112' name='L112' /> 112 
<a id='L113' name='L113' /> 113         mov     r0, #(PSR_SVC_MODE|PSR_FIQ_DIS|PSR_IRQ_DIS)
<a id='L114' name='L114' /> 114         msr     cpsr, r0
<a id='L115' name='L115' /> 115         ldr     sp, boot_stack          <em class='comment'>/* Set SVC mode stack */</em>
<a id='L116' name='L116' /> 116 
<a id='L117' name='L117' /> 117         <em class='comment'>/* It's svc mode now. */</em>
<a id='L118' name='L118' /> 118 
<a id='L119' name='L119' /> 119 <em class='sharp'>#ifdef</em> CONFIG_MMU
<a id='L120' name='L120' /> 120         <em class='comment'>/*</em>
<a id='L121' name='L121' /> 121 <em class='comment'>         * Setup control register</em>
<a id='L122' name='L122' /> 122 <em class='comment'>         */</em>
<a id='L123' name='L123' /> 123         mov     r0, #CTL_DEFAULT
<a id='L124' name='L124' /> 124         mcr     p15, 0, r0, c1, c0, 0
<a id='L125' name='L125' /> 125 
<a id='L126' name='L126' /> 126         <em class='comment'>/*</em>
<a id='L127' name='L127' /> 127 <em class='comment'>         * Initialize page table</em>
<a id='L128' name='L128' /> 128 <em class='comment'>         * The physical address 0-4M is mapped on virtual address 2G.</em>
<a id='L129' name='L129' /> 129 <em class='comment'>         */</em>
<a id='L130' name='L130' /> 130         mov     r1, #BOOT_PGD_PHYS              <em class='comment'>/* Clear page directory */</em>
<a id='L131' name='L131' /> 131         mov     r2, #(BOOT_PGD_PHYS + 0x4000)   <em class='comment'>/* +16k */</em>
<a id='L132' name='L132' /> 132         mov     r0, #0
<a id='L133' name='L133' /> 133 1:
<a id='L134' name='L134' /> 134         str     r0, [r1], #4
<a id='L135' name='L135' /> 135         teq     r1, r2
<a id='L136' name='L136' /> 136         bne     1b
<a id='L137' name='L137' /> 137 
<a id='L138' name='L138' /> 138         mov     r1, #(BOOT_PGD_PHYS + 0x2000) <em class='comment'>/* Set PTE0 address in pgd */</em>
<a id='L139' name='L139' /> 139         mov     r0, #BOOT_PTE0_PHYS     <em class='comment'>/* WBUF/CACHE/SYSTEM attribute */</em>
<a id='L140' name='L140' /> 140         orr     r0, r0, #0x03
<a id='L141' name='L141' /> 141         str     r0, [r1]
<a id='L142' name='L142' /> 142 
<a id='L143' name='L143' /> 143         mov     r1, #BOOT_PTE0_PHYS     <em class='comment'>/* Fill boot page table entry */</em>
<a id='L144' name='L144' /> 144         add     r2, r1, #0x1000
<a id='L145' name='L145' /> 145         mov     r0, #0x1e
<a id='L146' name='L146' /> 146 1:
<a id='L147' name='L147' /> 147         str     r0, [r1], #4
<a id='L148' name='L148' /> 148         add     r0, r0, #0x1000
<a id='L149' name='L149' /> 149         teq     r1, r2
<a id='L150' name='L150' /> 150         bne     1b
<a id='L151' name='L151' /> 151 
<a id='L152' name='L152' /> 152         <em class='comment'>/*</em>
<a id='L153' name='L153' /> 153 <em class='comment'>         * Enable paging</em>
<a id='L154' name='L154' /> 154 <em class='comment'>         * The physical address 0-4M is temporarily mapped to virtial</em>
<a id='L155' name='L155' /> 155 <em class='comment'>         * address 0-4M. This is needed to enable paging.</em>
<a id='L156' name='L156' /> 156 <em class='comment'>         */</em>
<a id='L157' name='L157' /> 157         mov     r1, #BOOT_PGD_PHYS      <em class='comment'>/* Set PTE0 address in pgd */</em>
<a id='L158' name='L158' /> 158         mov     r0, #BOOT_PTE0_PHYS     <em class='comment'>/* WBUF/CACHE/SYSTEM attribute */</em>
<a id='L159' name='L159' /> 159         orr     r0, r0, #0x03
<a id='L160' name='L160' /> 160         str     r0, [r1]
<a id='L161' name='L161' /> 161 
<a id='L162' name='L162' /> 162         mov     r0, #0
<a id='L163' name='L163' /> 163         mcr     p15, 0, r0, c7, c10, 4  <em class='comment'>/* drain write buffer */</em>
<a id='L164' name='L164' /> 164         mcr     p15, 0, r0, c8, c7, 0   <em class='comment'>/* flush I,D TLBs */</em>
<a id='L165' name='L165' /> 165         mov     r1, #BOOT_PGD_PHYS
<a id='L166' name='L166' /> 166         mcr     p15, 0, r1, c2, c0, 0   <em class='comment'>/* load page table pointer */</em>
<a id='L167' name='L167' /> 167         mov     r0, #-1
<a id='L168' name='L168' /> 168         mcr     p15, 0, r0, c3, c0      <em class='comment'>/* load domain access register */</em>
<a id='L169' name='L169' /> 169         mrc     p15, 0, r0, c1, c0, 0
<a id='L170' name='L170' /> 170         orr     r0, r0, #0x1000         <em class='comment'>/* I-cache enable */</em>
<a id='L171' name='L171' /> 171         orr     r0, r0, #0x003d         <em class='comment'>/* Write buffer, mmu */</em>
<a id='L172' name='L172' /> 172         mcr     p15, 0, r0, c1, c0, 0
<a id='L173' name='L173' /> 173 
<a id='L174' name='L174' /> 174         <em class='comment'>/*</em>
<a id='L175' name='L175' /> 175 <em class='comment'>         * Reload PC register for virutal address.</em>
<a id='L176' name='L176' /> 176 <em class='comment'>         */</em>
<a id='L177' name='L177' /> 177         ldr     pc, reload_pc_target    <em class='comment'>/* Reset pc here */</em>
<a id='L178' name='L178' /> 178 reload_pc:
<a id='L179' name='L179' /> 179 
<a id='L180' name='L180' /> 180         <em class='comment'>/*</em>
<a id='L181' name='L181' /> 181 <em class='comment'>         * Unmap 0-4M.</em>
<a id='L182' name='L182' /> 182 <em class='comment'>         * Since the first page must be accessible for exception</em>
<a id='L183' name='L183' /> 183 <em class='comment'>         * vector, we have to map it later.</em>
<a id='L184' name='L184' /> 184 <em class='comment'>         */</em>
<a id='L185' name='L185' /> 185         mov     r1, #BOOT_PGD_PHYS      <em class='comment'>/* Set PTE0 address in pgd */</em>
<a id='L186' name='L186' /> 186         add     r1, r1, #KERNBASE
<a id='L187' name='L187' /> 187         mov     r0, #0
<a id='L188' name='L188' /> 188         str     r0, [r1]
<a id='L189' name='L189' /> 189         mcr     p15, 0, r0, c8, c7, 0   <em class='comment'>/* flush I,D TLBs */</em>
<a id='L190' name='L190' /> 190 
<a id='L191' name='L191' /> 191 <em class='sharp'>#endif</em> <em class='comment'>/* !CONFIG_MMU */</em>
<a id='L192' name='L192' /> 192 
<a id='L193' name='L193' /> 193         <em class='comment'>/*</em>
<a id='L194' name='L194' /> 194 <em class='comment'>         * Clear kernel BSS</em>
<a id='L195' name='L195' /> 195 <em class='comment'>         */</em>
<a id='L196' name='L196' /> 196         ldr     r1, =__bss
<a id='L197' name='L197' /> 197         ldr     r2, =__end
<a id='L198' name='L198' /> 198         mov     r0, #0
<a id='L199' name='L199' /> 199         cmp     r1, r2
<a id='L200' name='L200' /> 200         beq     2f
<a id='L201' name='L201' /> 201 1:
<a id='L202' name='L202' /> 202         str     r0, [r1], #4
<a id='L203' name='L203' /> 203         cmp     r1, r2
<a id='L204' name='L204' /> 204         bls     1b
<a id='L205' name='L205' /> 205 2:
<a id='L206' name='L206' /> 206 
<a id='L207' name='L207' /> 207         <em class='comment'>/*</em>
<a id='L208' name='L208' /> 208 <em class='comment'>         * Initilize spl.</em>
<a id='L209' name='L209' /> 209 <em class='comment'>         */</em>
<a id='L210' name='L210' /> 210         ldr     r1, curspl              <em class='comment'>/* curspl = 15 */</em>
<a id='L211' name='L211' /> 211         mov     r2, #15
<a id='L212' name='L212' /> 212         str     r2, [r1]
<a id='L213' name='L213' /> 213 
<a id='L214' name='L214' /> 214         <em class='comment'>/*</em>
<a id='L215' name='L215' /> 215 <em class='comment'>         * Jump to kernel main routine</em>
<a id='L216' name='L216' /> 216 <em class='comment'>         */</em>
<a id='L217' name='L217' /> 217         b       main
<a id='L218' name='L218' /> 218 
<a id='L219' name='L219' /> 219 <em class='comment'>/*</em>
<a id='L220' name='L220' /> 220 <em class='comment'> * Relocate exception vector</em>
<a id='L221' name='L221' /> 221 <em class='comment'> *</em>
<a id='L222' name='L222' /> 222 <em class='comment'> * void vector_copy(vaddr_t dest);</em>
<a id='L223' name='L223' /> 223 <em class='comment'> */</em>
<a id='L224' name='L224' /> 224 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/2856.html' title='Multiple refered from 2 places.'>vector_copy</a>)
<a id='L225' name='L225' /> 225         ldr     r1, =vector_start
<a id='L226' name='L226' /> 226         ldr     r2, =vector_end
<a id='L227' name='L227' /> 227 1:
<a id='L228' name='L228' /> 228         ldmia   r1!, <em class='brace'>{</em>r3<em class='brace'>}</em>
<a id='L229' name='L229' /> 229         stmia   r0!, <em class='brace'>{</em>r3<em class='brace'>}</em>
<a id='L230' name='L230' /> 230         teq     r1, r2
<a id='L231' name='L231' /> 231         bne     1b
<a id='L232' name='L232' /> 232         mov     pc, lr
<a id='L233' name='L233' /> 233 
<a id='L234' name='L234' /> 234 <em class='sharp'>#ifdef</em> CONFIG_CACHE
<a id='L235' name='L235' /> 235 <em class='comment'>/*</em>
<a id='L236' name='L236' /> 236 <em class='comment'> * Enable cache</em>
<a id='L237' name='L237' /> 237 <em class='comment'> */</em>
<a id='L238' name='L238' /> 238 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/1525.html' title='Multiple refered from 4 places.'>cache_init</a>)
<a id='L239' name='L239' /> 239         mov     pc, lr
<a id='L240' name='L240' /> 240 <em class='sharp'>#endif</em>
<a id='L241' name='L241' /> 241 
<a id='L242' name='L242' /> 242 <em class='comment'>/*</em>
<a id='L243' name='L243' /> 243 <em class='comment'> * Interrupt entry point</em>
<a id='L244' name='L244' /> 244 <em class='comment'> */</em>
<a id='L245' name='L245' /> 245 <em class='comment'>/*</em>
<a id='L246' name='L246' /> 246 <em class='comment'> * Memo: GBA BIOS interrupt handler.</em>
<a id='L247' name='L247' /> 247 <em class='comment'> *</em>
<a id='L248' name='L248' /> 248 <em class='comment'> *      stmfd   sp!, {r0-r3,r12,lr}</em>
<a id='L249' name='L249' /> 249 <em class='comment'> *      mov     r0, #0x4000000</em>
<a id='L250' name='L250' /> 250 <em class='comment'> *      adr     lr, IntRet</em>
<a id='L251' name='L251' /> 251 <em class='comment'> *      ldr     pc, [r0,#-4] @ pc = [0x3007ffc]</em>
<a id='L252' name='L252' /> 252 <em class='comment'> *IntRet:</em>
<a id='L253' name='L253' /> 253 <em class='comment'> *      ldmfd   sp!, {r0-r3,r12,lr}</em>
<a id='L254' name='L254' /> 254 <em class='comment'> *      subs    pc, lr, #4</em>
<a id='L255' name='L255' /> 255 <em class='comment'> */</em>
<a id='L256' name='L256' /> 256 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/2007.html' title='Multiple refered from 2 places.'>interrupt_entry</a>)
<a id='L257' name='L257' /> 257 <em class='sharp'>#ifdef</em> __gba__
<a id='L258' name='L258' /> 258         ldmfd   sp!, <em class='brace'>{</em>r0-r3,r12,lr<em class='brace'>}</em>     <em class='comment'>/* Discard GBA BIOS's stack */</em>
<a id='L259' name='L259' /> 259 <em class='sharp'>#endif</em>
<a id='L260' name='L260' /> 260         stmfd   sp, <em class='brace'>{</em>r0-r4<em class='brace'>}</em>             <em class='comment'>/* Save work registers */</em>
<a id='L261' name='L261' /> 261         sub     r4, sp, #(4*5)          <em class='comment'>/* r4: Pointer to saved registers */</em>
<a id='L262' name='L262' /> 262         mrs     r0, spsr                <em class='comment'>/* r0: cpsr */</em>
<a id='L263' name='L263' /> 263         sub     r3, lr, #4              <em class='comment'>/* r3: original pc */</em>
<a id='L264' name='L264' /> 264 
<a id='L265' name='L265' /> 265         mrs     r1, cpsr                <em class='comment'>/* Set processor to SVC mode */</em>
<a id='L266' name='L266' /> 266         bic     r1, r1, #PSR_MODE
<a id='L267' name='L267' /> 267         orr     r1, r1, #PSR_SVC_MODE
<a id='L268' name='L268' /> 268         msr     cpsr_c, r1
<a id='L269' name='L269' /> 269 
<a id='L270' name='L270' /> 270         mov     r1, sp                  <em class='comment'>/* r1: svc_sp */</em>
<a id='L271' name='L271' /> 271         mov     r2, lr                  <em class='comment'>/* r2: svc_lr */</em>
<a id='L272' name='L272' /> 272         stmfd   sp!, <em class='brace'>{</em>r0-r3<em class='brace'>}</em>            <em class='comment'>/* Push cpsr, svc_sp, svc_lr, pc */</em>
<a id='L273' name='L273' /> 273         ldmfd   r4, <em class='brace'>{</em>r0-r4<em class='brace'>}</em>             <em class='comment'>/* Restore work registers */</em>
<a id='L274' name='L274' /> 274         sub     sp, sp, #(4*15)
<a id='L275' name='L275' /> 275         stmia   sp, <em class='brace'>{</em>r0-r14<em class='brace'>}</em>^           <em class='comment'>/* Push r0-r14 */</em>
<a id='L276' name='L276' /> 276         nop                             <em class='comment'>/* Instruction gap for stm^ */</em>
<a id='L277' name='L277' /> 277 
<a id='L278' name='L278' /> 278         ldr     r4, irq_nesting         <em class='comment'>/* Increment IRQ nesting level */</em>
<a id='L279' name='L279' /> 279         ldr     r5, [r4]                <em class='comment'>/* r5: Previous nesting level */</em>
<a id='L280' name='L280' /> 280         add     r0, r5, #1
<a id='L281' name='L281' /> 281         str     r0, [r4]
<a id='L282' name='L282' /> 282 
<a id='L283' name='L283' /> 283         mov     r7, sp                  <em class='comment'>/* Save stack */</em>
<a id='L284' name='L284' /> 284         ldr     r3, int_stack           <em class='comment'>/* Adjust stack for IRQ */</em>
<a id='L285' name='L285' /> 285         cmp     r5, #0                  <em class='comment'>/* Outermost interrupt? */</em>
<a id='L286' name='L286' /> 286         moveq   sp, r3                  <em class='comment'>/* If outermost, switch stack */</em>
<a id='L287' name='L287' /> 287         bleq    sched_lock              <em class='comment'>/* If outermost, lock scheduler */</em>
<a id='L288' name='L288' /> 288         bl      interrupt_handler       <em class='comment'>/* Call main interrupt handler */</em>
<a id='L289' name='L289' /> 289 
<a id='L290' name='L290' /> 290         mov     sp, r7                  <em class='comment'>/* Restore stack */</em>
<a id='L291' name='L291' /> 291         str     r5, [r4]                <em class='comment'>/* Restore IRQ nesting level */</em>
<a id='L292' name='L292' /> 292         cmp     r5, #0                  <em class='comment'>/* Outermost interrupt? */</em>
<a id='L293' name='L293' /> 293         bne     interrupt_ret
<a id='L294' name='L294' /> 294         bl      sched_unlock            <em class='comment'>/* Try to preempt */</em>
<a id='L295' name='L295' /> 295 
<a id='L296' name='L296' /> 296         ldr     r0, [sp, #REG_CPSR]     <em class='comment'>/* Get previous mode */</em>
<a id='L297' name='L297' /> 297         and     r0, r0, #PSR_MODE
<a id='L298' name='L298' /> 298         cmp     r0, #PSR_APP_MODE       <em class='comment'>/* Return to application mode? */</em>
<a id='L299' name='L299' /> 299         bne     interrupt_ret
<a id='L300' name='L300' /> 300 
<a id='L301' name='L301' /> 301         mrs     r5, cpsr                <em class='comment'>/* Enable IRQ */</em>
<a id='L302' name='L302' /> 302         bic     r4, r5, #0xc0
<a id='L303' name='L303' /> 303         msr     cpsr_c, r4
<a id='L304' name='L304' /> 304         bl      exception_deliver       <em class='comment'>/* Check exception */</em>
<a id='L305' name='L305' /> 305         msr     cpsr_c, r5              <em class='comment'>/* Restore IRQ */</em>
<a id='L306' name='L306' /> 306 interrupt_ret:
<a id='L307' name='L307' /> 307         mov     r0, sp
<a id='L308' name='L308' /> 308         ldr     r1, [r0, #REG_CPSR]     <em class='comment'>/* Restore spsr */</em>
<a id='L309' name='L309' /> 309         msr     spsr_all, r1
<a id='L310' name='L310' /> 310         ldmfd   r0, <em class='brace'>{</em>r0-r14<em class='brace'>}</em>^           <em class='comment'>/* Restore user mode registers */</em>
<a id='L311' name='L311' /> 311         nop                             <em class='comment'>/* Instruction gap for ldm^ */</em>
<a id='L312' name='L312' /> 312         add     sp, sp, #(4*16)
<a id='L313' name='L313' /> 313         ldmia   sp, <em class='brace'>{</em>sp, lr, pc<em class='brace'>}</em>^       <em class='comment'>/* Restore lr and exit */</em>
<a id='L314' name='L314' /> 314 
<a id='L315' name='L315' /> 315 <em class='comment'>/*</em>
<a id='L316' name='L316' /> 316 <em class='comment'> * System call entry</em>
<a id='L317' name='L317' /> 317 <em class='comment'> */</em>
<a id='L318' name='L318' /> 318         .global syscall_ret
<a id='L319' name='L319' /> 319 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/2684.html' title='Multiple refered from 3 places.'>syscall_entry</a>)
<a id='L320' name='L320' /> 320 <em class='sharp'>#ifdef</em> __gba__
<a id='L321' name='L321' /> 321         mov     r5, lr                  <em class='comment'>/* Syscall stub already saved r5 */</em>
<a id='L322' name='L322' /> 322         mrs     r12, cpsr               <em class='comment'>/* Set processor to SVC mode */</em>
<a id='L323' name='L323' /> 323         bic     r12, r12, #PSR_MODE
<a id='L324' name='L324' /> 324         orr     r12, r12, #PSR_SVC_MODE
<a id='L325' name='L325' /> 325         msr     cpsr_c, r12
<a id='L326' name='L326' /> 326         mov     lr, r5
<a id='L327' name='L327' /> 327 <em class='sharp'>#endif</em>
<a id='L328' name='L328' /> 328         sub     sp, sp, #CTXREGS        <em class='comment'>/* Adjust stack */</em>
<a id='L329' name='L329' /> 329         stmia   sp, <em class='brace'>{</em>r0-r14<em class='brace'>}</em>^           <em class='comment'>/* Push r0-r14 */</em>
<a id='L330' name='L330' /> 330         nop                             <em class='comment'>/* Instruction gap for stm^ */</em>
<a id='L331' name='L331' /> 331         mrs     r5, spsr                <em class='comment'>/* Push cpsr */</em>
<a id='L332' name='L332' /> 332         str     r5, [sp, #REG_CPSR]
<a id='L333' name='L333' /> 333         add     r5, sp, #CTXREGS
<a id='L334' name='L334' /> 334         str     r5, [sp, #REG_SVCSP]    <em class='comment'>/* Push svc_sp */</em>
<a id='L335' name='L335' /> 335         str     lr, [sp, #REG_SVCLR]    <em class='comment'>/* Push svc_lr */</em>
<a id='L336' name='L336' /> 336         str     lr, [sp, #REG_PC]       <em class='comment'>/* Push pc */</em>
<a id='L337' name='L337' /> 337 <em class='sharp'>#ifndef</em> __gba__
<a id='L338' name='L338' /> 338         ldr     r4, [lr, #-4]           <em class='comment'>/* Get SWI number */</em>
<a id='L339' name='L339' /> 339         bic     r4, r4, #0xff000000
<a id='L340' name='L340' /> 340 
<a id='L341' name='L341' /> 341         mrs     r5, cpsr                <em class='comment'>/* Enable IRQ */</em>
<a id='L342' name='L342' /> 342         bic     r5, r5, #0xc0
<a id='L343' name='L343' /> 343         msr     cpsr_c, r5
<a id='L344' name='L344' /> 344 <em class='sharp'>#endif</em>
<a id='L345' name='L345' /> 345 
<a id='L346' name='L346' /> 346         stmfd   sp!, <em class='brace'>{</em>r4<em class='brace'>}</em>
<a id='L347' name='L347' /> 347         bl      syscall_handler         <em class='comment'>/* System call dispatcher */</em>
<a id='L348' name='L348' /> 348         ldmfd   sp!, <em class='brace'>{</em>r4<em class='brace'>}</em>
<a id='L349' name='L349' /> 349 
<a id='L350' name='L350' /> 350         cmp     r4, #0                  <em class='comment'>/* Skip storing error if exception_return */</em>
<a id='L351' name='L351' /> 351         strne   r0, [sp]                <em class='comment'>/* Set return value to r0 */</em>
<a id='L352' name='L352' /> 352         bl      exception_deliver       <em class='comment'>/* Check exception */</em>
<a id='L353' name='L353' /> 353 syscall_ret:
<a id='L354' name='L354' /> 354         mrs     r5, cpsr                <em class='comment'>/* Disable IRQ */</em>
<a id='L355' name='L355' /> 355         orr     r5, r5, #0xc0
<a id='L356' name='L356' /> 356         msr     cpsr_c, r5
<a id='L357' name='L357' /> 357         mov     r5, sp
<a id='L358' name='L358' /> 358         ldr     r1, [r5, #REG_CPSR]     <em class='comment'>/* Restore spsr */</em>
<a id='L359' name='L359' /> 359         msr     spsr_all, r1
<a id='L360' name='L360' /> 360         ldmfd   r5, <em class='brace'>{</em>r0-r14<em class='brace'>}</em>^           <em class='comment'>/* Restore user mode registers */</em>
<a id='L361' name='L361' /> 361         nop                             <em class='comment'>/* Instruction gap for ldm^ */</em>
<a id='L362' name='L362' /> 362         add     sp, sp, #REG_SVCSP
<a id='L363' name='L363' /> 363         ldmia   sp, <em class='brace'>{</em>sp, lr, pc<em class='brace'>}</em>^       <em class='comment'>/* Restore lr and exit */</em>
<a id='L364' name='L364' /> 364 
<a id='L365' name='L365' /> 365 <em class='comment'>/*</em>
<a id='L366' name='L366' /> 366 <em class='comment'> * Undefined instruction</em>
<a id='L367' name='L367' /> 367 <em class='comment'> */</em>
<a id='L368' name='L368' /> 368 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(undefined_entry)
<a id='L369' name='L369' /> 369         sub     sp, sp, #CTXREGS        <em class='comment'>/* Adjust stack */</em>
<a id='L370' name='L370' /> 370         stmia   sp, <em class='brace'>{</em>r0-r14<em class='brace'>}</em>^           <em class='comment'>/* Push r0-r14 */</em>
<a id='L371' name='L371' /> 371         nop                             <em class='comment'>/* Instruction gap for stm^ */</em>
<a id='L372' name='L372' /> 372         mov     r0, #TRAP_UNDEFINED
<a id='L373' name='L373' /> 373         b       trap_common
<a id='L374' name='L374' /> 374 
<a id='L375' name='L375' /> 375 <em class='comment'>/*</em>
<a id='L376' name='L376' /> 376 <em class='comment'> * Prefetch abort</em>
<a id='L377' name='L377' /> 377 <em class='comment'> */</em>
<a id='L378' name='L378' /> 378 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(prefetch_entry)
<a id='L379' name='L379' /> 379         sub     lr, lr, #8              <em class='comment'>/* Adjust the lr */</em>
<a id='L380' name='L380' /> 380         sub     sp, sp, #CTXREGS        <em class='comment'>/* Adjust stack */</em>
<a id='L381' name='L381' /> 381         stmia   sp, <em class='brace'>{</em>r0-r14<em class='brace'>}</em>^           <em class='comment'>/* Push r0-r14 */</em>
<a id='L382' name='L382' /> 382         nop                             <em class='comment'>/* Instruction gap for stm^ */</em>
<a id='L383' name='L383' /> 383         mov     r0, #TRAP_PREFETCH_ABORT
<a id='L384' name='L384' /> 384         b       trap_common
<a id='L385' name='L385' /> 385 
<a id='L386' name='L386' /> 386 <em class='comment'>/*</em>
<a id='L387' name='L387' /> 387 <em class='comment'> * Data abort</em>
<a id='L388' name='L388' /> 388 <em class='comment'> */</em>
<a id='L389' name='L389' /> 389 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(abort_entry)
<a id='L390' name='L390' /> 390         sub     lr, lr, #4              <em class='comment'>/* Adjust the lr */</em>
<a id='L391' name='L391' /> 391         sub     sp, sp, #CTXREGS        <em class='comment'>/* Adjust stack */</em>
<a id='L392' name='L392' /> 392         stmia   sp, <em class='brace'>{</em>r0-r14<em class='brace'>}</em>^           <em class='comment'>/* Push r0-r14 */</em>
<a id='L393' name='L393' /> 393         nop                             <em class='comment'>/* Instruction gap for stm^ */</em>
<a id='L394' name='L394' /> 394         mov     r0, #TRAP_DATA_ABORT
<a id='L395' name='L395' /> 395         b       trap_common
<a id='L396' name='L396' /> 396 
<a id='L397' name='L397' /> 397 <em class='comment'>/*</em>
<a id='L398' name='L398' /> 398 <em class='comment'> * Common entry for all traps</em>
<a id='L399' name='L399' /> 399 <em class='comment'> * r0 - trap type</em>
<a id='L400' name='L400' /> 400 <em class='comment'> */</em>
<a id='L401' name='L401' /> 401 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(trap_common)
<a id='L402' name='L402' /> 402         add     r5, sp, #CTXREGS
<a id='L403' name='L403' /> 403         str     r5, [sp, #REG_SVCSP]    <em class='comment'>/* Push svc_sp */</em>
<a id='L404' name='L404' /> 404         str     lr, [sp, #REG_PC]       <em class='comment'>/* Push pc */</em>
<a id='L405' name='L405' /> 405         mrs     r5, spsr                <em class='comment'>/* Push cpsr */</em>
<a id='L406' name='L406' /> 406         str     r5, [sp, #REG_CPSR]
<a id='L407' name='L407' /> 407 
<a id='L408' name='L408' /> 408         str     r0, [sp, #REG_R0]       <em class='comment'>/* Set trap type to R0 */</em>
<a id='L409' name='L409' /> 409         mov     r0, sp
<a id='L410' name='L410' /> 410         bl      trap_handler
<a id='L411' name='L411' /> 411 
<a id='L412' name='L412' /> 412         mov     r5, sp
<a id='L413' name='L413' /> 413         ldr     r1, [r5, #REG_CPSR]     <em class='comment'>/* Restore cpsr */</em>
<a id='L414' name='L414' /> 414         msr     spsr_all, r1
<a id='L415' name='L415' /> 415         ldr     lr, [r5, #REG_PC]       <em class='comment'>/* Restore pc (lr) */</em>
<a id='L416' name='L416' /> 416         ldr     sp, [r5, #REG_SVCSP]    <em class='comment'>/* Restore svc_sp */</em>
<a id='L417' name='L417' /> 417         ldmfd   r5, <em class='brace'>{</em>r0-r14<em class='brace'>}</em>^           <em class='comment'>/* Restore user mode registers */</em>
<a id='L418' name='L418' /> 418         nop                             <em class='comment'>/* Instruction gap for ldm^ */</em>
<a id='L419' name='L419' /> 419         movs    pc, lr                  <em class='comment'>/* Exit, with restoring cpsr */</em>
<a id='L420' name='L420' /> 420 
<a id='L421' name='L421' /> 421 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(fiq_entry)
<a id='L422' name='L422' /> 422         b       fiq_entry               <em class='comment'>/* Not support... */</em>
<a id='L423' name='L423' /> 423 
<a id='L424' name='L424' /> 424 <em class='comment'>/*</em>
<a id='L425' name='L425' /> 425 <em class='comment'> * Switch register context.</em>
<a id='L426' name='L426' /> 426 <em class='comment'> * r0 = previous kern_regs, r1 = next kern_regs</em>
<a id='L427' name='L427' /> 427 <em class='comment'> * Interrupts must be disabled by caller.</em>
<a id='L428' name='L428' /> 428 <em class='comment'> *</em>
<a id='L429' name='L429' /> 429 <em class='comment'> * syntax - void cpu_switch(kern_regs *prev, kern_regs *next)</em>
<a id='L430' name='L430' /> 430 <em class='comment'> *</em>
<a id='L431' name='L431' /> 431 <em class='comment'> * Note: GCC uses r0-r3,r12 as scratch registers</em>
<a id='L432' name='L432' /> 432 <em class='comment'> */</em>
<a id='L433' name='L433' /> 433 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/1609.html' title='Multiple refered from 6 places.'>cpu_switch</a>)
<a id='L434' name='L434' /> 434         stmia   r0, <em class='brace'>{</em>r4-r11, sp, lr<em class='brace'>}</em>    <em class='comment'>/* Save previous register context */</em>
<a id='L435' name='L435' /> 435         ldmia   r1, <em class='brace'>{</em>r4-r11, sp, pc<em class='brace'>}</em>    <em class='comment'>/* Restore next register context */</em>
<a id='L436' name='L436' /> 436 
<a id='L437' name='L437' /> 437 <em class='comment'>/*</em>
<a id='L438' name='L438' /> 438 <em class='comment'> * Entry point for kernel thread</em>
<a id='L439' name='L439' /> 439 <em class='comment'> */</em>
<a id='L440' name='L440' /> 440 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/2068.html' title='Multiple refered from 2 places.'>kernel_thread_entry</a>)
<a id='L441' name='L441' /> 441         mov     r0, r5                  <em class='comment'>/* Set argument */</em>
<a id='L442' name='L442' /> 442         mov     pc, r4                  <em class='comment'>/* Jump to kernel thread */</em>
<a id='L443' name='L443' /> 443 1:
<a id='L444' name='L444' /> 444         b       1b
<a id='L445' name='L445' /> 445 
<a id='L446' name='L446' /> 446 
<a id='L447' name='L447' /> 447 <em class='comment'>/*</em>
<a id='L448' name='L448' /> 448 <em class='comment'> * Copy data from user to kernel space.</em>
<a id='L449' name='L449' /> 449 <em class='comment'> * Returns 0 on success, or EFAULT on page fault.</em>
<a id='L450' name='L450' /> 450 <em class='comment'> *</em>
<a id='L451' name='L451' /> 451 <em class='comment'> *  syntax - int copyin(const void *uaddr, void *kaddr, size_t len)</em>
<a id='L452' name='L452' /> 452 <em class='comment'> */</em>
<a id='L453' name='L453' /> 453         .global known_fault1
<a id='L454' name='L454' /> 454 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/1602.html' title='Multiple refered from 33 places.'>copyin</a>)
<a id='L455' name='L455' /> 455         mov     r12, sp
<a id='L456' name='L456' /> 456         stmdb   sp!, <em class='brace'>{</em>r4, r11, r12, lr, pc<em class='brace'>}</em>
<a id='L457' name='L457' /> 457         sub     r11, r12, #4
<a id='L458' name='L458' /> 458         cmp     r0, #(USERLIMIT)
<a id='L459' name='L459' /> 459         bhi     copy_fault
<a id='L460' name='L460' /> 460         mov     r12, #0
<a id='L461' name='L461' /> 461         b       2f
<a id='L462' name='L462' /> 462 1:
<a id='L463' name='L463' /> 463         ldrb    r3, [r12, r0]
<a id='L464' name='L464' /> 464 known_fault1:                           <em class='comment'>/* May be fault here */</em>
<a id='L465' name='L465' /> 465         strb    r3, [r12, r1]
<a id='L466' name='L466' /> 466         add     r12, r12, #1
<a id='L467' name='L467' /> 467 2:
<a id='L468' name='L468' /> 468         subs    r2, r2, #1
<a id='L469' name='L469' /> 469         bcs     1b
<a id='L470' name='L470' /> 470         mov     r0, #0                  <em class='comment'>/* Set no error */</em>
<a id='L471' name='L471' /> 471         ldmia   sp, <em class='brace'>{</em>r4, r11, sp, pc<em class='brace'>}</em>
<a id='L472' name='L472' /> 472 
<a id='L473' name='L473' /> 473 <em class='comment'>/*</em>
<a id='L474' name='L474' /> 474 <em class='comment'> * Copy data to user from kernel space.</em>
<a id='L475' name='L475' /> 475 <em class='comment'> * Returns 0 on success, or EFAULT on page fault.</em>
<a id='L476' name='L476' /> 476 <em class='comment'> *</em>
<a id='L477' name='L477' /> 477 <em class='comment'> *  syntax - int copyout(const void *kaddr, void *uaddr, size_t len)</em>
<a id='L478' name='L478' /> 478 <em class='comment'> */</em>
<a id='L479' name='L479' /> 479         .global known_fault2
<a id='L480' name='L480' /> 480 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/1604.html' title='Multiple refered from 51 places.'>copyout</a>)
<a id='L481' name='L481' /> 481         mov     r12, sp
<a id='L482' name='L482' /> 482         stmdb   sp!, <em class='brace'>{</em>r4, r11, r12, lr, pc<em class='brace'>}</em>
<a id='L483' name='L483' /> 483         sub     r11, r12, #4
<a id='L484' name='L484' /> 484         cmp     r1, #(USERLIMIT)
<a id='L485' name='L485' /> 485         bhi     copy_fault
<a id='L486' name='L486' /> 486         mov     r12, #0
<a id='L487' name='L487' /> 487         b       2f
<a id='L488' name='L488' /> 488 1:
<a id='L489' name='L489' /> 489         ldrb    r3, [r12, r0]
<a id='L490' name='L490' /> 490 known_fault2:                           <em class='comment'>/* May be fault here */</em>
<a id='L491' name='L491' /> 491         strb    r3, [r12, r1]
<a id='L492' name='L492' /> 492         add     r12, r12, #1
<a id='L493' name='L493' /> 493 2:
<a id='L494' name='L494' /> 494         subs    r2, r2, #1
<a id='L495' name='L495' /> 495         bcs     1b
<a id='L496' name='L496' /> 496         mov     r0, #0                  <em class='comment'>/* Set no error */</em>
<a id='L497' name='L497' /> 497         ldmia   sp, <em class='brace'>{</em>r4, r11, sp, pc<em class='brace'>}</em>
<a id='L498' name='L498' /> 498 
<a id='L499' name='L499' /> 499 <em class='comment'>/*</em>
<a id='L500' name='L500' /> 500 <em class='comment'> * copyinstr - Copy string from user space.</em>
<a id='L501' name='L501' /> 501 <em class='comment'> * Returns 0 on success, or EFAULT on page fault, or ENAMETOOLONG.</em>
<a id='L502' name='L502' /> 502 <em class='comment'> *</em>
<a id='L503' name='L503' /> 503 <em class='comment'> *  syntax - int copyinstr(const char *uaddr, void *kaddr, size_t len);</em>
<a id='L504' name='L504' /> 504 <em class='comment'> */</em>
<a id='L505' name='L505' /> 505         .global known_fault3
<a id='L506' name='L506' /> 506 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/1603.html' title='Multiple refered from 9 places.'>copyinstr</a>)
<a id='L507' name='L507' /> 507         mov     r12, sp
<a id='L508' name='L508' /> 508         stmdb   sp!, <em class='brace'>{</em>r4, r11, r12, lr, pc<em class='brace'>}</em>
<a id='L509' name='L509' /> 509         sub     r11, r12, #4
<a id='L510' name='L510' /> 510         cmp     r0, #(USERLIMIT)
<a id='L511' name='L511' /> 511         bhi     copy_fault
<a id='L512' name='L512' /> 512         mov     r12, #0
<a id='L513' name='L513' /> 513         b       2f
<a id='L514' name='L514' /> 514 1:
<a id='L515' name='L515' /> 515         ldrb    r3, [r12, r0]
<a id='L516' name='L516' /> 516 known_fault3:                           <em class='comment'>/* May be fault here */</em>
<a id='L517' name='L517' /> 517         strb    r3, [r12, r1]
<a id='L518' name='L518' /> 518         cmp     r3, #0
<a id='L519' name='L519' /> 519         beq     3f
<a id='L520' name='L520' /> 520         add     r12, r12, #1
<a id='L521' name='L521' /> 521 2:
<a id='L522' name='L522' /> 522         subs    r2, r2, #1
<a id='L523' name='L523' /> 523         bcs     1b
<a id='L524' name='L524' /> 524         mov     r0, #(ENAMETOOLONG)
<a id='L525' name='L525' /> 525         b       4f
<a id='L526' name='L526' /> 526 3:
<a id='L527' name='L527' /> 527         mov     r0, #0                  <em class='comment'>/* Set no error */</em>
<a id='L528' name='L528' /> 528 4:
<a id='L529' name='L529' /> 529         ldmia   sp, <em class='brace'>{</em>r4, r11, sp, pc<em class='brace'>}</em>
<a id='L530' name='L530' /> 530 
<a id='L531' name='L531' /> 531 <em class='comment'>/*</em>
<a id='L532' name='L532' /> 532 <em class='comment'> * Fault entry for user access</em>
<a id='L533' name='L533' /> 533 <em class='comment'> */</em>
<a id='L534' name='L534' /> 534 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/1600.html' title='Multiple refered from 4 places.'>copy_fault</a>)
<a id='L535' name='L535' /> 535         mov     r0, #(EFAULT)
<a id='L536' name='L536' /> 536         ldmia   sp, <em class='brace'>{</em>r4, r11, sp, pc<em class='brace'>}</em>
<a id='L537' name='L537' /> 537 
<a id='L538' name='L538' /> 538 
<a id='L539' name='L539' /> 539 <em class='comment'>/*</em>
<a id='L540' name='L540' /> 540 <em class='comment'> * int spl0(void);</em>
<a id='L541' name='L541' /> 541 <em class='comment'> */</em>
<a id='L542' name='L542' /> 542 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/2577.html' title='Multiple refered from 11 places.'>spl0</a>)
<a id='L543' name='L543' /> 543         ldr     r1, curspl              <em class='comment'>/* curspl = 0 */</em>
<a id='L544' name='L544' /> 544         ldr     r0, [r1]
<a id='L545' name='L545' /> 545         mov     r2, #0
<a id='L546' name='L546' /> 546         str     r2, [r1]
<a id='L547' name='L547' /> 547 
<a id='L548' name='L548' /> 548         mrs     r1, cpsr                <em class='comment'>/* Enable interrupt */</em>
<a id='L549' name='L549' /> 549         bic     r1, r1, #0xc0
<a id='L550' name='L550' /> 550         msr     cpsr_c, r1
<a id='L551' name='L551' /> 551         mov     pc, lr
<a id='L552' name='L552' /> 552 
<a id='L553' name='L553' /> 553 <em class='comment'>/*</em>
<a id='L554' name='L554' /> 554 <em class='comment'> * int splhigh(void);</em>
<a id='L555' name='L555' /> 555 <em class='comment'> */</em>
<a id='L556' name='L556' /> 556 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/2579.html' title='Multiple refered from 64 places.'>splhigh</a>)
<a id='L557' name='L557' /> 557         mrs     r1, cpsr                <em class='comment'>/* Disable interrupt */</em>
<a id='L558' name='L558' /> 558         orr     r1, r1, #0xc0
<a id='L559' name='L559' /> 559         msr     cpsr_c, r1
<a id='L560' name='L560' /> 560 
<a id='L561' name='L561' /> 561         ldr     r1, curspl              <em class='comment'>/* curspl = 15 */</em>
<a id='L562' name='L562' /> 562         ldr     r0, [r1]
<a id='L563' name='L563' /> 563         mov     r2, #15
<a id='L564' name='L564' /> 564         str     r2, [r1]
<a id='L565' name='L565' /> 565         mov     pc, lr
<a id='L566' name='L566' /> 566 
<a id='L567' name='L567' /> 567 <em class='comment'>/*</em>
<a id='L568' name='L568' /> 568 <em class='comment'> * void splx(int s);</em>
<a id='L569' name='L569' /> 569 <em class='comment'> */</em>
<a id='L570' name='L570' /> 570 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/2582.html' title='Multiple refered from 54 places.'>splx</a>)
<a id='L571' name='L571' /> 571         mov     r3, r0                  <em class='comment'>/* r3: new spl */</em>
<a id='L572' name='L572' /> 572         ldr     r1, curspl
<a id='L573' name='L573' /> 573         ldr     r0, [r1]
<a id='L574' name='L574' /> 574         cmp     r3, r0
<a id='L575' name='L575' /> 575         moveq   pc, lr                  <em class='comment'>/* Return if equal */</em>
<a id='L576' name='L576' /> 576         str     r3, [r1]
<a id='L577' name='L577' /> 577 
<a id='L578' name='L578' /> 578         cmp     r3, #0
<a id='L579' name='L579' /> 579         mrs     r1, cpsr
<a id='L580' name='L580' /> 580         bic     r1, r1, #0xc0
<a id='L581' name='L581' /> 581         orrne   r1, r1, #0xc0           <em class='comment'>/* Disable interrupt if curspl != 0 */</em>
<a id='L582' name='L582' /> 582         msr     cpsr_c, r1
<a id='L583' name='L583' /> 583         mov     pc, lr
<a id='L584' name='L584' /> 584 
<a id='L585' name='L585' /> 585 
<a id='L586' name='L586' /> 586 <em class='comment'>/*</em>
<a id='L587' name='L587' /> 587 <em class='comment'> * void sploff(void);</em>
<a id='L588' name='L588' /> 588 <em class='comment'> */</em>
<a id='L589' name='L589' /> 589 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/2580.html' title='Multiple refered from 9 places.'>sploff</a>)
<a id='L590' name='L590' /> 590         mrs     r0, cpsr
<a id='L591' name='L591' /> 591         orr     r0, r0, #0xc0
<a id='L592' name='L592' /> 592         msr     cpsr_c, r0
<a id='L593' name='L593' /> 593         mov     pc, lr
<a id='L594' name='L594' /> 594 
<a id='L595' name='L595' /> 595 <em class='comment'>/*</em>
<a id='L596' name='L596' /> 596 <em class='comment'> * void splon(void);</em>
<a id='L597' name='L597' /> 597 <em class='comment'> */</em>
<a id='L598' name='L598' /> 598 <a href='../D/510.html' title='Multiple defined in 11 places.'>ENTRY</a>(<a href='../R/2581.html' title='Multiple refered from 9 places.'>splon</a>)
<a id='L599' name='L599' /> 599         mrs     r0, cpsr
<a id='L600' name='L600' /> 600         bic     r0, r0, #0xc0
<a id='L601' name='L601' /> 601         msr     cpsr_c, r0
<a id='L602' name='L602' /> 602         mov     pc, lr
<a id='L603' name='L603' /> 603 
<a id='L604' name='L604' /> 604 <em class='comment'>/*</em>
<a id='L605' name='L605' /> 605 <em class='comment'> * Interrupt nest counter.</em>
<a id='L606' name='L606' /> 606 <em class='comment'> *</em>
<a id='L607' name='L607' /> 607 <em class='comment'> * This counter is incremented in the entry of interrupt handler</em>
<a id='L608' name='L608' /> 608 <em class='comment'> * to switch the interrupt stack. Since all interrupt handlers</em>
<a id='L609' name='L609' /> 609 <em class='comment'> * share same one interrupt stack, each handler must pay attention</em>
<a id='L610' name='L610' /> 610 <em class='comment'> * to the stack overflow.</em>
<a id='L611' name='L611' /> 611 <em class='comment'> */</em>
<a id='L612' name='L612' /> 612         .section ".bss"
<a id='L613' name='L613' /> 613 irq_nesting_value:
<a id='L614' name='L614' /> 614         .long   0
<a id='L615' name='L615' /> 615 
<a id='L616' name='L616' /> 616 <em class='comment'>/*</em>
<a id='L617' name='L617' /> 617 <em class='comment'> * Current spl</em>
<a id='L618' name='L618' /> 618 <em class='comment'> */</em>
<a id='L619' name='L619' /> 619 curspl_value:
<a id='L620' name='L620' /> 620         .long   0
<a id='L621' name='L621' /> 621 
<a id='L622' name='L622' /> 622 <em class='comment'>/*</em>
<a id='L623' name='L623' /> 623 <em class='comment'> * Init flag for debug</em>
<a id='L624' name='L624' /> 624 <em class='comment'> */</em>
<a id='L625' name='L625' /> 625 init_done_value:
<a id='L626' name='L626' /> 626         .long   0
<a id='L627' name='L627' /> 627 
<a id='L628' name='L628' /> 628         .end
</pre>
<hr />
<a id='BOTTOM' name='BOTTOM' />
<em class='comment'>/* [&lt;][&gt;]<a href='130.html#L49'>[^]</a><a href='130.html#L598'>[v]</a><a href='130.html#TOP'>[top]</a>[bottom]<a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<br />    <tr>
      <td id="footer" colspan="2" style="vertical-align: top;">
        <a href="http://sourceforge.net">
        <img src="http://sourceforge.net/sflogo.php?group_id=132028&amp;type=1"
        alt="SourceForge.net Logo" border="0" height="31" width="88"></a><br>
        Copyright&copy; 2005-2009 Kohsuke Ohtani
      </td>
    </tr>

    </tr>
  </tbody>
</table>
</div>
</body>
</body>
</html>
