{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port eth_rgmii -pg 1 -y 1190 -defaultsOSRD
preplace port ext_ram -pg 1 -y 530 -defaultsOSRD
preplace port eth_spi_sck -pg 1 -y 1550 -defaultsOSRD
preplace port flash -pg 1 -y 690 -defaultsOSRD
preplace port eth_spi_mosi -pg 1 -y 1570 -defaultsOSRD
preplace port uart -pg 1 -y 830 -defaultsOSRD
preplace port base_ram -pg 1 -y 370 -defaultsOSRD
preplace port clk -pg 1 -y 1380 -defaultsOSRD
preplace port eth_spi_ss_n -pg 1 -y 1590 -defaultsOSRD
preplace port eth_spi_miso -pg 1 -y 1510 -defaultsOSRD
preplace port reset -pg 1 -y 1030 -defaultsOSRD
preplace portBus eth_rst_n -pg 1 -y 1350 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 7 -y 1110 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 3 -y 1440 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 1220 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -y 1370 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 1320 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 9 -y 80 -defaultsOSRD
preplace inst router_0 -pg 1 -lvl 8 -y 1220 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 6 -y 1020 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -y 1010 -defaultsOSRD
preplace inst rst_clk_50M -pg 1 -lvl 4 -y 1050 -defaultsOSRD
preplace inst eth_conf_0 -pg 1 -lvl 8 -y 1510 -defaultsOSRD
preplace inst axi_emc_flash -pg 1 -lvl 8 -y 690 -defaultsOSRD
preplace inst axi_emc_ext -pg 1 -lvl 8 -y 530 -defaultsOSRD
preplace inst rst_clk_wiz_50M -pg 1 -lvl 3 -y 1210 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -y 880 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 9 -y 220 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 8 -y 840 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 9 -y 1450 -defaultsOSRD
preplace inst axi_emc_base -pg 1 -lvl 8 -y 370 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 7 -y 350 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 8 -y 80 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 6 -y 810 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 8 -y 220 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 7 1 2410
preplace netloc eth_spi_miso_0_1 1 0 9 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 2370 1420 2850
preplace netloc clk_wiz_locked 1 2 2 340J 1100 720
preplace netloc clk_wiz_clk_out2 1 2 7 330 1340 740 1360 NJ 1360 NJ 1360 1940 1230 2460 1410 NJ
preplace netloc rst_clk_50M_mb_reset 1 4 1 NJ
preplace netloc cp0_epc_o 1 6 1 1880
preplace netloc axi_emc_base_EMC_INTF 1 8 2 NJ 370 NJ
preplace netloc cp0_cause_o 1 6 1 1900
preplace netloc axi_mem_intercon_M06_AXI 1 5 3 1440 1090 1860J 1190 2380
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 8 1 NJ
preplace netloc axi_mem_intercon_M03_AXI 1 7 1 N
preplace netloc clk_wiz_clk_200M 1 2 6 NJ 1360 710J 1390 NJ 1390 NJ 1390 1990J 1310 2450
preplace netloc axi_mem_intercon_M05_AXI 1 7 1 2390
preplace netloc axi_emc_ext_EMC_INTF 1 8 2 NJ 530 NJ
preplace netloc util_vector_logic_0_Res 1 5 1 1400
preplace netloc rst_clk_50M_interconnect_aresetn 1 4 3 1100J 660 NJ 660 1910
preplace netloc axi_dma_0_M_AXI_SG 1 6 1 1890
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 7 1 2390
preplace netloc jtag_axi_0_M_AXI 1 6 1 1860
preplace netloc axi_mem_intercon_M00_AXI 1 7 1 2370
preplace netloc eth_conf_0_eth_spi_sck 1 8 2 2860 1550 NJ
preplace netloc rst_clk_50M_peripheral_aresetn 1 4 6 NJ 1090 1420 1350 1930 1330 2400 1350 NJ 1350 NJ
preplace netloc axi_mem_intercon_M02_AXI 1 7 1 2380
preplace netloc rst_clk_wiz_50M_peripheral_aresetn 1 3 4 710J 670 NJ 670 NJ 670 NJ
preplace netloc vio_0_probe_out0 1 3 1 730
preplace netloc cp0_status_o 1 6 1 1910
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 1 1870
preplace netloc mycpu_top_0_interface_aximm 1 6 1 1990
preplace netloc axi_emc_0_EMC_INTF 1 8 2 NJ 690 NJ
preplace netloc xlconstant_0_dout 1 1 2 120J 1260 330
preplace netloc debug_wb_rf_data 1 6 1 1920
preplace netloc debug_wb_pc 1 6 1 1980
preplace netloc axi_mem_intercon_M07_AXI 1 6 2 2000 1200 2370
preplace netloc clk_2 1 0 2 NJ 1380 NJ
preplace netloc router_0_axis_txd 1 5 4 1430 950 1850J 1340 NJ 1340 2860
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 1 1840
preplace netloc axi_uartlite_0_UART 1 8 2 NJ 830 NJ
preplace netloc clk_wiz_clk_cpu 1 2 6 320J 1110 720J 1150 NJ 1150 1410 680 1970 1220 2420
preplace netloc clk_wiz_clk_125M 1 2 6 NJ 1380 NJ 1380 NJ 1380 NJ 1380 2000J 1320 2440
preplace netloc eth_conf_0_eth_spi_ss_n 1 8 2 2840 1590 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 8 1 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S 1 6 2 1990 1210 2390J
preplace netloc debug_wb_rf_wnum 1 6 1 1950
preplace netloc reset_1 1 0 4 NJ 1030 NJ 1030 NJ 1030 NJ
preplace netloc axi_mem_intercon_M04_AXI 1 7 1 2430
preplace netloc router_0_rgmii 1 8 2 NJ 1190 NJ
preplace netloc clk_wiz_clk_router 1 2 6 350J 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 2430
preplace netloc eth_conf_0_eth_spi_mosi 1 8 2 2830 1570 NJ
preplace netloc debug_wb_rf_wen 1 6 1 1960
levelinfo -pg 1 -80 40 220 530 920 1250 1660 2216 2653 3029 3180 -top -30 -bot 1620
"
}
{
   "da_aeth_cnt":"3",
   "da_axi4_cnt":"25",
   "da_board_cnt":"15",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"2"
}
