\hypertarget{core__cm4_8h_source}{}\doxysection{core\+\_\+cm4.\+h}
\label{core__cm4_8h_source}\index{sqrt\_approx/mbed/TARGET\_KL25Z/core\_cm4.h@{sqrt\_approx/mbed/TARGET\_KL25Z/core\_cm4.h}}
\mbox{\hyperlink{core__cm4_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00001}00001 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00010}00010 \textcolor{comment}{/* Copyright (c) 2009 -\/ 2013 ARM LIMITED}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00011}00011 \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00012}00012 \textcolor{comment}{   All rights reserved.}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00013}00013 \textcolor{comment}{   Redistribution and use in source and binary forms, with or without}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00014}00014 \textcolor{comment}{   modification, are permitted provided that the following conditions are met:}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00015}00015 \textcolor{comment}{   -\/ Redistributions of source code must retain the above copyright}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00016}00016 \textcolor{comment}{     notice, this list of conditions and the following disclaimer.}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00017}00017 \textcolor{comment}{   -\/ Redistributions in binary form must reproduce the above copyright}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00018}00018 \textcolor{comment}{     notice, this list of conditions and the following disclaimer in the}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00019}00019 \textcolor{comment}{     documentation and/or other materials provided with the distribution.}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00020}00020 \textcolor{comment}{   -\/ Neither the name of ARM nor the names of its contributors may be used}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00021}00021 \textcolor{comment}{     to endorse or promote products derived from this software without}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00022}00022 \textcolor{comment}{     specific prior written permission.}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00023}00023 \textcolor{comment}{   *}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00024}00024 \textcolor{comment}{   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "{}AS IS"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00025}00025 \textcolor{comment}{   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00026}00026 \textcolor{comment}{   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00027}00027 \textcolor{comment}{   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00028}00028 \textcolor{comment}{   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00029}00029 \textcolor{comment}{   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00030}00030 \textcolor{comment}{   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00031}00031 \textcolor{comment}{   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00032}00032 \textcolor{comment}{   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00033}00033 \textcolor{comment}{   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00034}00034 \textcolor{comment}{   POSSIBILITY OF SUCH DAMAGE.}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00035}00035 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00036}00036 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00037}00037 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00038}00038 \textcolor{preprocessor}{\#if defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00039}00039 \textcolor{preprocessor}{ \#pragma system\_include  }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00040}00040 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00041}00041 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00042}00042 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00043}00043  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00044}00044 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00045}00045 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00046}00046 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM4\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00047}00047 \textcolor{preprocessor}{\#define \_\_CORE\_CM4\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00048}00048 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00063}00063 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00064}00064 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00065}00065 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00070}00070 \textcolor{comment}{/*  CMSIS CM4 definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00071}\mbox{\hyperlink{core__cm4_8h_a90ffc8179476f80347379bfe29639edc}{00071}} \textcolor{preprocessor}{\#define \_\_CM4\_CMSIS\_VERSION\_MAIN  (0x03)                                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00072}\mbox{\hyperlink{core__cm4_8h_afc7392964da961a44e916fcff7add532}{00072}} \textcolor{preprocessor}{\#define \_\_CM4\_CMSIS\_VERSION\_SUB   (0x20)                                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00073}00073 \textcolor{preprocessor}{\#define \_\_CM4\_CMSIS\_VERSION       ((\_\_CM4\_CMSIS\_VERSION\_MAIN << 16) | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00074}\mbox{\hyperlink{core__cm4_8h_acb6f5d2c3271c95d0a02fd06723af25d}{00074}} \textcolor{preprocessor}{                                    \_\_CM4\_CMSIS\_VERSION\_SUB          )     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00076}\mbox{\hyperlink{core__cm4_8h_a63ea62503c88acab19fcf3d5743009e3}{00076}} \textcolor{preprocessor}{\#define \_\_CORTEX\_M                (0x04)                                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00079}00079 \textcolor{preprocessor}{\#if   defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00080}00080 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00081}00081 \textcolor{preprocessor}{  \#define \_\_INLINE         \_\_inline                                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00082}00082 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static \_\_inline}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00083}00083 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00084}00084 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00085}00085 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00086}00086 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00087}00087 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00088}00088 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00089}00089 \textcolor{preprocessor}{\#elif defined ( \_\_TMS470\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00090}00090 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00091}00091 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00092}00092 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00093}00093 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00094}00094 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00095}00095 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00096}00096 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00097}00097 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00098}00098 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00099}00099 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00100}00100 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00101}00101 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00102}00102 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00103}00103 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00104}00104 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00107}00107 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00108}00108 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00109}00109 \textcolor{preprocessor}{    \#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00110}00110 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00111}00111 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00112}00112 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00113}00113 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00114}00114 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00115}00115 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00116}00116 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00117}00117 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00118}00118 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00119}00119 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00120}00120 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00121}00121 \textcolor{preprocessor}{    \#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00122}00122 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00123}00123 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00124}00124 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00125}00125 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00126}00126 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00127}00127 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00128}00128 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00129}00129 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00130}00130 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00131}00131 \textcolor{preprocessor}{\#elif defined ( \_\_TMS470\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00132}00132 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00133}00133 \textcolor{preprocessor}{    \#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00134}00134 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00135}00135 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00136}00136 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00137}00137 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00138}00138 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00139}00139 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00140}00140 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00141}00141 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00142}00142 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00143}00143 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00144}00144 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00145}00145 \textcolor{preprocessor}{    \#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00146}00146 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00147}00147 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00148}00148 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00149}00149 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00150}00150 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00151}00151 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00152}00152 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00153}00153 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00154}00154 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00155}00155 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00156}00156 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00157}00157 \textcolor{preprocessor}{    \#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00158}00158 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00159}00159 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00160}00160 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00161}00161 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00162}00162 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00163}00163 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00164}00164 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00165}00165 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00166}00166 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00167}00167 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00168}00168 \textcolor{preprocessor}{\#include <stdint.h>}                      \textcolor{comment}{/* standard types definitions                      */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00169}00169 \textcolor{preprocessor}{\#include <\mbox{\hyperlink{core__cm_instr_8h}{core\_cmInstr.h}}>}                \textcolor{comment}{/* Core Instruction Access                         */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00170}00170 \textcolor{preprocessor}{\#include <\mbox{\hyperlink{core__cm_func_8h}{core\_cmFunc.h}}>}                 \textcolor{comment}{/* Core Function Access                            */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00171}00171 \textcolor{preprocessor}{\#include <\mbox{\hyperlink{core__cm4__simd_8h}{core\_cm4\_simd.h}}>}               \textcolor{comment}{/* Compiler specific SIMD Intrinsics               */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00172}00172 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00173}00173 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM4\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00174}00174 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00175}00175 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00176}00176 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00177}00177 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM4\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00178}\mbox{\hyperlink{core__cm4_8h_a65104fb6a96df4ec7f7e72781b561060}{00178}} \textcolor{preprocessor}{\#define \_\_CORE\_CM4\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00179}00179 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00180}00180 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00181}00181 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00182}00182 \textcolor{preprocessor}{  \#ifndef \_\_CM4\_REV}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00183}00183 \textcolor{preprocessor}{    \#define \_\_CM4\_REV               0x0000}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00184}00184 \textcolor{preprocessor}{    \#warning "{}\_\_CM4\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00185}00185 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00186}00186 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00187}00187 \textcolor{preprocessor}{  \#ifndef \_\_FPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00188}00188 \textcolor{preprocessor}{    \#define \_\_FPU\_PRESENT             0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00189}00189 \textcolor{preprocessor}{    \#warning "{}\_\_FPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00190}00190 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00191}00191 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00192}00192 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00193}00193 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00194}00194 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00195}00195 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00196}00196 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00197}00197 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00198}00198 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          4}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00199}00199 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00200}00200 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00201}00201 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00202}00202 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00203}00203 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00204}00204 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00205}00205 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00206}00206 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00207}00207 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00208}00208 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00216}00216 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00217}00217 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00218}00218 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00219}\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{00219}} \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00220}00220 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00221}\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{00221}} \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00222}\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{00222}} \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00228}00228 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00229}00229 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00230}00230 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00231}00231 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00232}00232 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00233}00233 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00234}00234 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00235}00235 \textcolor{comment}{  -\/ Core Debug Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00236}00236 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00237}00237 \textcolor{comment}{  -\/ Core FPU Register}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00238}00238 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00251}00251 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00252}00252 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00253}00253   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00254}00254   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00255}00255 \textcolor{preprocessor}{\#if (\_\_CORTEX\_M != 0x04)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00256}00256     uint32\_t \_reserved0:27;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00257}00257 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00258}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac58530d3cef56f5dc82028dea20a9a80}{00258}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac58530d3cef56f5dc82028dea20a9a80}{\_reserved0}}:16;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00259}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadcb98a5b9c93b0cb69cdb7af5638f32e}{00259}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadcb98a5b9c93b0cb69cdb7af5638f32e}{GE}}:4;                       }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00260}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac681f266e20b3b3591b961e13633ae13}{00260}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac681f266e20b3b3591b961e13633ae13}{\_reserved1}}:7;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00261}00261 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00262}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaee55ed11e5d98610efbab4db41458db1}{00262}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaee55ed11e5d98610efbab4db41458db1}{Q}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00263}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2ab7bc12eeda75cea11a809b09d9c1f6}{00263}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2ab7bc12eeda75cea11a809b09d9c1f6}{V}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00264}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac18c05c6c57faaf575df796f0138af0b}{00264}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac18c05c6c57faaf575df796f0138af0b}{C}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00265}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga20b39dff287813f37576596bffd69382}{00265}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga20b39dff287813f37576596bffd69382}{Z}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00266}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga30ec71da5547222e90b09bf41a15a094}{00266}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga30ec71da5547222e90b09bf41a15a094}{N}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00267}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae8e7ecc6d0dd8e7a4a9ca5cebf106345}{00267}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00268}00268   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00269}00269 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00270}00270 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00271}00271 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00274}00274 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00275}00275 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00276}00276   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00277}00277   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00278}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga14ea777ada0fad009d4651f0160d3481}{00278}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga14ea777ada0fad009d4651f0160d3481}{ISR}}:9;                      }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00279}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga33571b134d20994a53027f7343c1e61d}{00279}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga33571b134d20994a53027f7343c1e61d}{\_reserved0}}:23;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00280}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf1c2c6620d6c05be5d59046b8cd82646}{00280}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00281}00281   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00282}00282 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00283}00283 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00284}00284 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00287}00287 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00288}00288 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00289}00289   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00290}00290   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00291}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga095ad4fd20712136d632680aaef0c21b}{00291}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga095ad4fd20712136d632680aaef0c21b}{ISR}}:9;                      }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00292}00292 \textcolor{preprocessor}{\#if (\_\_CORTEX\_M != 0x04)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00293}00293     uint32\_t \_reserved0:15;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00294}00294 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00295}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga49410cfc8dbbf49e4e4ac83aaeb7ba0c}{00295}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga49410cfc8dbbf49e4e4ac83aaeb7ba0c}{\_reserved0}}:7;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00296}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d0ec4ccae337c1df5658f8cf4632e76}{00296}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d0ec4ccae337c1df5658f8cf4632e76}{GE}}:4;                       }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00297}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga790056bb6f20ea16cecc784b0dd19ad6}{00297}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga790056bb6f20ea16cecc784b0dd19ad6}{\_reserved1}}:4;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00298}00298 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00299}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0d75756e692c9fcfd296a2bc7fa3e40d}{00299}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0d75756e692c9fcfd296a2bc7fa3e40d}{T}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00300}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1912e5aed27945097bd7ba5a35b964cc}{00300}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1912e5aed27945097bd7ba5a35b964cc}{IT}}:2;                       }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00301}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9869882e6408088e411ee9d0ce5f8876}{00301}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9869882e6408088e411ee9d0ce5f8876}{Q}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00302}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga56cf4dbe5d05f7c4aec72faf7072a08c}{00302}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga56cf4dbe5d05f7c4aec72faf7072a08c}{V}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00303}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga580006b83e600b54e196791398a10e99}{00303}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga580006b83e600b54e196791398a10e99}{C}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00304}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac0b0b626d35b6c3465b2ad6bf5fd73a9}{00304}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac0b0b626d35b6c3465b2ad6bf5fd73a9}{Z}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00305}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae8493233ea7fe2fe88035ec8af1fedc4}{00305}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae8493233ea7fe2fe88035ec8af1fedc4}{N}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00306}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga27af7532b09e8f4928e52ac2fe32b869}{00306}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00307}00307   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00308}00308 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00309}00309 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00310}00310 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00313}00313 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00314}00314 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00315}00315   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00316}00316   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00317}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d16582f16362595b1aa55def3bdba81}{00317}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d16582f16362595b1aa55def3bdba81}{nPRIV}}:1;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00318}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1e8e4f5abfd6a28c6fb488063db1241e}{00318}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1e8e4f5abfd6a28c6fb488063db1241e}{SPSEL}}:1;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00319}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa700b3605ffdd19951b23b171103c9fa}{00319}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa700b3605ffdd19951b23b171103c9fa}{FPCA}}:1;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00320}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3213d064596e3cf77c98d5dba03d2d2d}{00320}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3213d064596e3cf77c98d5dba03d2d2d}{\_reserved0}}:29;              }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00321}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa2cba22d9459db8afce4822389efcafe}{00321}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00322}00322   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00323}00323 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00324}00324 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00336}00336 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00337}00337 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00338}00338   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISER[8];                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00339}00339        uint32\_t RESERVED0[24];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00340}00340   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICER[8];                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00341}00341        uint32\_t RSERVED1[24];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00342}00342   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISPR[8];                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00343}00343        uint32\_t RESERVED2[24];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00344}00344   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICPR[8];                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00345}00345        uint32\_t RESERVED3[24];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00346}00346   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t IABR[8];                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00347}00347        uint32\_t RESERVED4[56];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00348}00348   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t  IP[240];                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00349}00349        uint32\_t RESERVED5[644];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00350}00350   \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t STIR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00351}00351 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00352}00352 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00353}00353 \textcolor{comment}{/* Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00354}\mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{00354}} \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Pos                 0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00355}\mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{00355}} \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Msk                (0x1FFUL << NVIC\_STIR\_INTID\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00368}00368 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00369}00369 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00370}00370   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CPUID;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00371}00371   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICSR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00372}00372   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t VTOR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00373}00373   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AIRCR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00374}00374   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SCR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00375}00375   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CCR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00376}00376   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t  SHP[12];                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00377}00377   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SHCSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00378}00378   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CFSR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00379}00379   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HFSR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00380}00380   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DFSR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00381}00381   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMFAR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00382}00382   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BFAR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00383}00383   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AFSR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00384}00384   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PFR[2];                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00385}00385   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t DFR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00386}00386   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ADR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00387}00387   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t MMFR[4];                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00388}00388   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ISAR[5];                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00389}00389        uint32\_t RESERVED0[5];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00390}00390   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CPACR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00391}00391 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00392}00392 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00393}00393 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00394}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}{00394}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00395}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}{00395}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00397}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}{00397}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00398}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}{00398}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00400}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}{00400}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00401}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}{00401}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00403}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}{00403}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00404}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}{00404}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00406}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}{00406}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00407}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}{00407}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL << SCB\_CPUID\_REVISION\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00409}00409 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00410}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}{00410}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            31                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00411}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}{00411}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00413}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}{00413}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00414}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}{00414}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00416}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}{00416}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00417}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}{00417}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00419}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}{00419}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00420}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}{00420}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00422}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}{00422}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00423}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}{00423}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00425}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}{00425}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00426}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}{00426}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00428}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}{00428}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00429}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}{00429}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00431}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}{00431}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00432}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}{00432}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00434}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}{00434}} \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Pos             11                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00435}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6}{00435}} \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Msk             (1UL << SCB\_ICSR\_RETTOBASE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00437}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}{00437}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00438}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}{00438}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00440}00440 \textcolor{comment}{/* SCB Vector Table Offset Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00441}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}{00441}} \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00442}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}{00442}} \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00444}00444 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00445}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{00445}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00446}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{00446}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00448}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}{00448}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00449}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}{00449}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00451}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}{00451}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00452}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}{00452}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00454}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{00454}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Pos              8                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00455}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{00455}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Msk             (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00457}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}{00457}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00458}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{00458}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00460}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}{00460}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00461}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}{00461}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00463}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0d483d9569cd9d1b46ec0d171b1f18d8}{00463}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTRESET\_Pos             0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00464}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3006e31968bb9725e7b4ee0784d99f7f}{00464}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTRESET\_Msk            (1UL << SCB\_AIRCR\_VECTRESET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00466}00466 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00467}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}{00467}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00468}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{00468}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00470}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}{00470}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00471}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{00471}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00473}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}{00473}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00474}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{00474}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00476}00476 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00477}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}{00477}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Pos                9                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00478}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}{00478}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Msk               (1UL << SCB\_CCR\_STKALIGN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00480}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}{00480}} \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Pos               8                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00481}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac}{00481}} \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Msk              (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00483}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}{00483}} \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Pos               4                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00484}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb}{00484}} \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Msk              (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00486}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}{00486}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00487}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}{00487}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00489}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}{00489}} \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Pos            1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00490}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa}{00490}} \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Msk           (1UL << SCB\_CCR\_USERSETMPEND\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00492}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab4615f7deb07386350365b10240a3c83}{00492}} \textcolor{preprocessor}{\#define SCB\_CCR\_NONBASETHRDENA\_Pos          0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00493}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafe0f6be81b35d72d0736a0a1e3b4fbb3}{00493}} \textcolor{preprocessor}{\#define SCB\_CCR\_NONBASETHRDENA\_Msk         (1UL << SCB\_CCR\_NONBASETHRDENA\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00495}00495 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00496}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}{00496}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Pos          18                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00497}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056fb6be590857bbc029bed48b21dd79}{00497}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Msk          (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00499}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}{00499}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Pos          17                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00500}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga43e8cbe619c9980e0d1aacc85d9b9e47}{00500}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00502}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}{00502}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Pos          16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00503}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}{00503}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00505}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}{00505}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00506}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}{00506}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00508}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}{00508}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Pos       14                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00509}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga677c23749c4d348f30fb471d1223e783}{00509}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00511}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}{00511}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Pos       13                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00512}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9abc6c2e395f9e5af4ce05fc420fb04c}{00512}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00514}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}{00514}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Pos       12                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00515}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga122b4f732732010895e438803a29d3cc}{00515}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00517}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}{00517}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Pos           11                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00518}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684}{00518}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Msk           (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00520}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}{00520}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Pos            10                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00521}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039}{00521}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Msk            (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00523}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}{00523}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Pos            8                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00524}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaad09b4bc36e9bccccc2e110d20b16e1a}{00524}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Msk           (1UL << SCB\_SHCSR\_MONITORACT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00526}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}{00526}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Pos             7                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00527}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf}{00527}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Msk            (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00529}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}{00529}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Pos           3                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00530}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab3166103b5a5f7931d0df90949c47dfe}{00530}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Msk          (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00532}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}{00532}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Pos           1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00533}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9d7a8b1054b655ad08d85c3c535d4f73}{00533}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00535}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}{00535}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Pos           0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00536}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9147fd4e1b12394ae26eadf900a023a3}{00536}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTACT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00538}00538 \textcolor{comment}{/* SCB Configurable Fault Status Registers Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00539}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}{00539}} \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Pos            16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00540}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga565807b1a3f31891f1f967d0fa30d03f}{00540}} \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Msk            (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00542}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}{00542}} \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Pos             8                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00543}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga26dc1ddfdc37a6b92597a6f7e498c1d6}{00543}} \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00545}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}{00545}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Pos             0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00546}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad46716159a3808c9e7da22067d6bec98}{00546}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_MEMFAULTSR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00548}00548 \textcolor{comment}{/* SCB Hard Fault Status Registers Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00549}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}{00549}} \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Pos              31                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00550}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gababd60e94756bb33929d5e6f25d8dba3}{00550}} \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Msk              (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00552}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}{00552}} \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Pos                30                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00553}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6560d97ed043bc01152a7247bafa3157}{00553}} \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Msk                (1UL << SCB\_HFSR\_FORCED\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00555}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}{00555}} \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Pos                1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00556}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaac5e289211d0a63fe879a9691cb9e1a9}{00556}} \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Msk               (1UL << SCB\_HFSR\_VECTTBL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00558}00558 \textcolor{comment}{/* SCB Debug Fault Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00559}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}{00559}} \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Pos               4                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00560}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cba2ec1f588ce0b10b191d6b0d23399}{00560}} \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Msk              (1UL << SCB\_DFSR\_EXTERNAL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00562}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}{00562}} \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Pos                 3                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00563}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacbb931575c07b324ec793775b7c44d05}{00563}} \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Msk                (1UL << SCB\_DFSR\_VCATCH\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00565}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}{00565}} \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Pos                2                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00566}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3f7384b8a761704655fd45396a305663}{00566}} \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Msk               (1UL << SCB\_DFSR\_DWTTRAP\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00568}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}{00568}} \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Pos                   1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00569}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga609edf8f50bc49adb51ae28bcecefe1f}{00569}} \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Msk                  (1UL << SCB\_DFSR\_BKPT\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00571}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}{00571}} \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Pos                 0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00572}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga200bcf918d57443b5e29e8ce552e4bdf}{00572}} \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Msk                (1UL << SCB\_DFSR\_HALTED\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00585}00585 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00586}00586 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00587}00587        uint32\_t RESERVED0[1];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00588}00588   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ICTR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00589}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaacadedade30422fed705e8dfc8e6cd8d}{00589}}   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaacadedade30422fed705e8dfc8e6cd8d}{ACTLR}};                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00590}00590 \} \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00591}00591 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00592}00592 \textcolor{comment}{/* Interrupt Controller Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00593}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga0777ddf379af50f9ca41d40573bfffc5}{00593}} \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Pos         0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00594}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga3efa0f5210051464e1034b19fc7b33c7}{00594}} \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Msk        (0xFUL << SCnSCB\_ICTR\_INTLINESNUM\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00596}00596 \textcolor{comment}{/* Auxiliary Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00597}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaff0b57464c60fea8182b903676f8de49}{00597}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISOOFP\_Pos            9                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00598}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga1ecd6adafa43464d7097b132c19e8640}{00598}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISOOFP\_Msk           (1UL << SCnSCB\_ACTLR\_DISOOFP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00600}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaa194809383bc72ecf3416d85709281d7}{00600}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFPCA\_Pos            8                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00601}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga10d5aa4a196dcde6f476016ece2c1b69}{00601}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFPCA\_Msk           (1UL << SCnSCB\_ACTLR\_DISFPCA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00603}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaab395870643a0bee78906bb15ca5bd02}{00603}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFOLD\_Pos            2                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00604}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaa9dd2d4a2350499188f438d0aa9fd982}{00604}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFOLD\_Msk           (1UL << SCnSCB\_ACTLR\_DISFOLD\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00606}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gafa2eb37493c0f8dae77cde81ecf80f77}{00606}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISDEFWBUF\_Pos         1                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00607}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga6cda7b7219232a008ec52cc8e89d5d08}{00607}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISDEFWBUF\_Msk        (1UL << SCnSCB\_ACTLR\_DISDEFWBUF\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00609}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}{00609}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Pos         0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00610}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga2a2818f0489ad10b6ea2964e899d4cbc}{00610}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Msk        (1UL << SCnSCB\_ACTLR\_DISMCYCINT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00623}00623 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00624}00624 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00625}00625   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTRL;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00626}00626   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t LOAD;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00627}00627   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t VAL;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00628}00628   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CALIB;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00629}00629 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00630}00630 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00631}00631 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00632}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadbb65d4a815759649db41df216ed4d60}{00632}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00633}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga1bf3033ecccf200f59baefe15dbb367c}{00633}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00635}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga24fbc69a5f0b78d67fda2300257baff1}{00635}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00636}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{00636}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00638}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga88f45bbb89ce8df3cd2b2613c7b48214}{00638}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00639}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{00639}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00641}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga0b48cc1e36d92a92e4bf632890314810}{00641}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00642}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{00642}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL << SysTick\_CTRL\_ENABLE\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00644}00644 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00645}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf44d10df359dc5bf5752b0894ae3bad2}{00645}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00646}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{00646}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL << SysTick\_LOAD\_RELOAD\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00648}00648 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00649}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3208104c3b019b5de35ae8c21d5c34dd}{00649}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00650}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gafc77b56d568930b49a2474debc75ab45}{00650}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00652}00652 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00653}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga534dbe414e7a46a6ce4c1eca1fbff409}{00653}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00654}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3af0d891fdd99bcc8d8912d37830edb6}{00654}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00656}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadd0c9cd6641b9f6a0c618e7982954860}{00656}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00657}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga8a6a85a87334776f33d77fd147587431}{00657}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00659}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gacae558f6e75a0bed5d826f606d8e695e}{00659}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00660}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf1e68865c5aece2ad58971225bd3e95e}{00660}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00673}00673 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00674}00674 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00675}00675   \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00676}00676   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00677}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad2b3b96d5006672e17ade9879ffd9b23}{00677}}     \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t    \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad2b3b96d5006672e17ade9879ffd9b23}{u8}};                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00678}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga28d82a30d652ffbc6e2d374e3d695c31}{00678}}     \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint16\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga28d82a30d652ffbc6e2d374e3d695c31}{u16}};                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00679}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga41ba216e122636c892e676b0e6db67f0}{00679}}     \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga41ba216e122636c892e676b0e6db67f0}{u32}};                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00680}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga84631e07977df1ea29f6cdf79a054dac}{00680}}   \}  PORT [32];                          }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00681}00681        uint32\_t RESERVED0[864];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00682}00682   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TER;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00683}00683        uint32\_t RESERVED1[15];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00684}00684   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TPR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00685}00685        uint32\_t RESERVED2[15];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00686}00686   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TCR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00687}00687        uint32\_t RESERVED3[29];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00688}00688   \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t IWR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00689}00689   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t IRR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00690}00690   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t IMCR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00691}00691        uint32\_t RESERVED4[43];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00692}00692   \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t LAR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00693}00693   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t LSR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00694}00694        uint32\_t RESERVED5[6];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00695}00695   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID4;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00696}00696   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID5;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00697}00697   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID6;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00698}00698   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID7;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00699}00699   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID0;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00700}00700   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID1;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00701}00701   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID2;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00702}00702   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID3;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00703}00703   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CID0;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00704}00704   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CID1;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00705}00705   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CID2;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00706}00706   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CID3;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00707}00707 \} \mbox{\hyperlink{struct_i_t_m___type}{ITM\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00708}00708 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00709}00709 \textcolor{comment}{/* ITM Trace Privilege Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00710}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7abe5e590d1611599df87a1884a352e8}{00710}} \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Pos                0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00711}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga168e089d882df325a387aab3a802a46b}{00711}} \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Msk               (0xFUL << ITM\_TPR\_PRIVMASK\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00713}00713 \textcolor{comment}{/* ITM Trace Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00714}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga9174ad4a36052c377cef4e6aba2ed484}{00714}} \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Pos                   23                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00715}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga43ad7cf33de12f2ef3a412d4f354c60f}{00715}} \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Msk                   (1UL << ITM\_TCR\_BUSY\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00717}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaca0281de867f33114aac0636f7ce65d3}{00717}} \textcolor{preprocessor}{\#define ITM\_TCR\_TraceBusID\_Pos             16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00718}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga60c20bd9649d1da5a2be8e656ba19a60}{00718}} \textcolor{preprocessor}{\#define ITM\_TCR\_TraceBusID\_Msk             (0x7FUL << ITM\_TCR\_TraceBusID\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00720}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga96c7c7cbc0d98426c408090b41f583f1}{00720}} \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Pos                10                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00721}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gade862cf009827f7f6748fc44c541b067}{00721}} \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Msk                (3UL << ITM\_TCR\_GTSFREQ\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00723}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gad7bc9ee1732032c6e0de035f0978e473}{00723}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSPrescale\_Pos              8                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00724}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7a723f71bfb0204c264d8dbe8cc7ae52}{00724}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSPrescale\_Msk             (3UL << ITM\_TCR\_TSPrescale\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00726}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7a380f0c8078f6560051406583ecd6a5}{00726}} \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Pos                  4                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00727}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga97476cb65bab16a328b35f81fd02010a}{00727}} \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Msk                 (1UL << ITM\_TCR\_SWOENA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00729}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga30e83ebb33aa766070fe3d1f27ae820e}{00729}} \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Pos                  3                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00730}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga98ea1c596d43d3633a202f9ee746cf70}{00730}} \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Msk                 (1UL << ITM\_TCR\_DWTENA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00732}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaa93a1147a39fc63980d299231252a30e}{00732}} \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Pos                 2                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00733}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gac89b74a78701c25b442105d7fe2bbefb}{00733}} \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Msk                (1UL << ITM\_TCR\_SYNCENA\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00735}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga5aa381845f810114ab519b90753922a1}{00735}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Pos                   1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00736}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga436b2e8fa24328f48f2da31c00fc9e65}{00736}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Msk                  (1UL << ITM\_TCR\_TSENA\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00738}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga3286b86004bce7ffe17ee269f87f8d9d}{00738}} \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Pos                  0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00739}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{00739}} \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Msk                 (1UL << ITM\_TCR\_ITMENA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00741}00741 \textcolor{comment}{/* ITM Integration Write Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00742}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga04d3f842ad48f6a9127b4cecc963e1d7}{00742}} \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Pos                0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00743}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga67b969f8f04ed15886727788f0e2ffd7}{00743}} \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Msk               (1UL << ITM\_IWR\_ATVALIDM\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00745}00745 \textcolor{comment}{/* ITM Integration Read Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00746}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga259edfd1d2e877a62e06d7a240df97f4}{00746}} \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Pos                0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00747}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga3dbc3e15f5bde2669cd8121a1fe419b9}{00747}} \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Msk               (1UL << ITM\_IRR\_ATREADYM\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00749}00749 \textcolor{comment}{/* ITM Integration Mode Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00750}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga08de02bf32caf48aaa29f7c68ff5d755}{00750}} \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Pos            0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00751}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga8838bd3dd04c1a6be97cd946364a3fd2}{00751}} \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Msk           (1UL << ITM\_IMCR\_INTEGRATION\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00753}00753 \textcolor{comment}{/* ITM Lock Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00754}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gabfae3e570edc8759597311ed6dfb478e}{00754}} \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Pos                 2                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00755}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga91f492b2891bb8b7eac5b58de7b220f4}{00755}} \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Msk                (1UL << ITM\_LSR\_ByteAcc\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00757}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga144a49e12b83ad9809fdd2769094fdc0}{00757}} \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Pos                  1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00758}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gac8ae69f11c0311da226c0c8ec40b3d37}{00758}} \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Msk                 (1UL << ITM\_LSR\_Access\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00760}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaf5740689cf14564d3f3fd91299b6c88d}{00760}} \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Pos                 0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00761}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaa5bc2a7f5f1d69ff819531f5508bb017}{00761}} \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Msk                (1UL << ITM\_LSR\_Present\_Pos)                   } \textcolor{comment}{/* end of group CMSIS\_ITM */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00764}00764 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00765}00765 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00774}00774 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00775}00775 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00776}00776   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTRL;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00777}00777   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CYCCNT;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00778}00778   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CPICNT;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00779}00779   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXCCNT;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00780}00780   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SLEEPCNT;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00781}00781   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t LSUCNT;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00782}00782   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FOLDCNT;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00783}00783   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PCSR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00784}00784   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t COMP0;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00785}00785   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MASK0;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00786}00786   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FUNCTION0;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00787}00787        uint32\_t RESERVED0[1];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00788}00788   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t COMP1;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00789}00789   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MASK1;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00790}00790   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FUNCTION1;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00791}00791        uint32\_t RESERVED1[1];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00792}00792   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t COMP2;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00793}00793   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MASK2;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00794}00794   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FUNCTION2;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00795}00795        uint32\_t RESERVED2[1];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00796}00796   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t COMP3;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00797}00797   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MASK3;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00798}00798   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FUNCTION3;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00799}00799 \} \mbox{\hyperlink{struct_d_w_t___type}{DWT\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00800}00800 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00801}00801 \textcolor{comment}{/* DWT Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00802}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaac44b9b7d5391a7ffef129b7f6c84cd7}{00802}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Pos               28                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00803}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa3d37d68c2ba73f2026265584c2815e7}{00803}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Msk               (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00805}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa82840323a2628e7f4a2b09b74fa73fd}{00805}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Pos              27                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00806}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga04d8bb0a065ca38e2e5f13a97e1f7073}{00806}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Msk              (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00808}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gad997b9026715d5609b5a3b144eca42d0}{00808}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Pos             26                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00809}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gacc7d15edf7a27147c422099ab475953e}{00809}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Msk             (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00811}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga337f6167d960f57f12aa382ffecce522}{00811}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Pos              25                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00812}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf40c8d7a4fd978034c137e90f714c143}{00812}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Msk              (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00814}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gad52a0e5be84363ab166cc17beca0d048}{00814}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Pos              24                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00815}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafd8448d7db4bc51f27f202e6e1f27823}{00815}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Msk              (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00817}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga0cb0640aaeb18a626d7823570d5c3cb6}{00817}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Pos             22                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00818}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga40554bd81460e39abf08810f45fac1a2}{00818}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CYCEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00820}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga5602b0707f446ce78d88ff2a3a82bfff}{00820}} \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Pos            21                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00821}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga717e679d775562ae09185a3776b1582f}{00821}} \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Msk            (0x1UL << DWT\_CTRL\_FOLDEVTENA\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00823}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaea5d1ee72188dc1d57b54c60a9f5233e}{00823}} \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Pos             20                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00824}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gac47427f455fbc29d4b6f8a479169f2b2}{00824}} \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Msk             (0x1UL << DWT\_CTRL\_LSUEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00826}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9c6d62d121164013a8e3ee372f17f3e5}{00826}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Pos           19                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00827}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga2f431b3734fb840daf5b361034856da9}{00827}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Msk           (0x1UL << DWT\_CTRL\_SLEEPEVTENA\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00829}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf4e73f548ae3e945ef8b1d9ff1281544}{00829}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Pos             18                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00830}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gab7ee0def33423b5859ca4030dff63b58}{00830}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_EXCEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00832}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9fff0b71fb0be1499f5180c6bce1fc8f}{00832}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Pos             17                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00833}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga189089c30aade60b983df17ad2412f6f}{00833}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CPIEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00835}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga05f13b547a9a1e63e003ee0bc6446d0d}{00835}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Pos             16                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00836}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf4fbb509ab3cbb768f16484c660a24c3}{00836}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Msk             (0x1UL << DWT\_CTRL\_EXCTRCENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00838}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga1e14afc7790fcb424fcf619e192554c9}{00838}} \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Pos            12                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00839}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafdcf1c86f43fbeaf2780ce797c9ef3d6}{00839}} \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Msk            (0x1UL << DWT\_CTRL\_PCSAMPLENA\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00841}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga678ef08786edcbef964479217efb9284}{00841}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Pos               10                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00842}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf1e6c3729d56ecadeb6eeff4d225968c}{00842}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Msk               (0x3UL << DWT\_CTRL\_SYNCTAP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00844}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf70b80936c7db60bf84fb6dadb8a3559}{00844}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Pos                 9                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00845}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga6c12e2868b8989a69445646698b8c331}{00845}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Msk                (0x1UL << DWT\_CTRL\_CYCTAP\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00847}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga2868c0b28eb13be930afb819f55f6f25}{00847}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Pos               5                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00848}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gab8cbbee1e1d94d09f9a1f86379a08ee8}{00848}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Msk              (0xFUL << DWT\_CTRL\_POSTINIT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00850}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga129bc152febfddd67a0c20c6814cba69}{00850}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Pos             1                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00851}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga11d9e1e2a758fdd2657aa68ce61b9c9d}{00851}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Msk            (0xFUL << DWT\_CTRL\_POSTPRESET\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00853}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa4509f5f8514a7200be61691f0e01f10}{00853}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Pos              0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00854}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga4a9d209dc2a81ea6bfa0ea21331769d3}{00854}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Msk             (0x1UL << DWT\_CTRL\_CYCCNTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00856}00856 \textcolor{comment}{/* DWT CPI Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00857}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga80e9ad8f6a9e2344af8a3cf989bebe3d}{00857}} \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Pos               0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00858}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga76f39e7bca3fa86a4dbf7b8f6adb7217}{00858}} \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Msk              (0xFFUL << DWT\_CPICNT\_CPICNT\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00860}00860 \textcolor{comment}{/* DWT Exception Overhead Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00861}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga031c693654030d4cba398b45d2925b1d}{00861}} \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Pos               0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00862}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga057fa604a107b58a198bbbadb47e69c9}{00862}} \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Msk              (0xFFUL << DWT\_EXCCNT\_EXCCNT\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00864}00864 \textcolor{comment}{/* DWT Sleep Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00865}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga0371a84a7996dc5852c56afb2676ba1c}{00865}} \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Pos           0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00866}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga1e340751d71413fef400a0a1d76cc828}{00866}} \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Msk          (0xFFUL << DWT\_SLEEPCNT\_SLEEPCNT\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00868}00868 \textcolor{comment}{/* DWT LSU Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00869}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gab9394c7911b0b4312a096dad91d53a3d}{00869}} \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Pos               0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00870}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga2186d7fc9317e20bad61336ee2925615}{00870}} \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Msk              (0xFFUL << DWT\_LSUCNT\_LSUCNT\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00872}00872 \textcolor{comment}{/* DWT Folded-\/instruction Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00873}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga7f8af5ac12d178ba31a516f6ed141455}{00873}} \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Pos             0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00874}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9cb73d0342d38b14e41027d3c5c02647}{00874}} \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Msk            (0xFFUL << DWT\_FOLDCNT\_FOLDCNT\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00876}00876 \textcolor{comment}{/* DWT Comparator Mask Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00877}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf798ae34e2b9280ea64f4d9920cd2e7d}{00877}} \textcolor{preprocessor}{\#define DWT\_MASK\_MASK\_Pos                   0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00878}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gadd798deb0f1312feab4fb05dcddc229b}{00878}} \textcolor{preprocessor}{\#define DWT\_MASK\_MASK\_Msk                  (0x1FUL << DWT\_MASK\_MASK\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00880}00880 \textcolor{comment}{/* DWT Comparator Function Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00881}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga22c5787493f74a6bacf6ffb103a190ba}{00881}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Pos           24                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00882}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gac8b1a655947490280709037808eec8ac}{00882}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Msk           (0x1UL << DWT\_FUNCTION\_MATCHED\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00884}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga8b75e8ab3ffd5ea2fa762d028dc30e8c}{00884}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR1\_Pos        16                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00885}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafdbf5a8c367befe8661a4f6945c83445}{00885}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR1\_Msk        (0xFUL << DWT\_FUNCTION\_DATAVADDR1\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00887}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9854cd8bf16f7dce0fb196a8029b018e}{00887}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR0\_Pos        12                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00888}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafc5efbe8f9b51e04aecd00c8a4eb50fb}{00888}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR0\_Msk        (0xFUL << DWT\_FUNCTION\_DATAVADDR0\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00890}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga0517a186d4d448aa6416440f40fe7a4d}{00890}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Pos         10                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00891}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaab42cbc1e6084c44d5de70971613ea76}{00891}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Msk         (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00893}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga89d7c48858b4d4de96cdadfac91856a1}{00893}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_LNK1ENA\_Pos            9                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00894}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga64bd419260c3337cacf93607d1ad27ac}{00894}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_LNK1ENA\_Msk           (0x1UL << DWT\_FUNCTION\_LNK1ENA\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00896}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga106f3672cd4be7c7c846e20497ebe5a6}{00896}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVMATCH\_Pos         8                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00897}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga32af1f1c0fcd2d8d9afd1ad79cd9970e}{00897}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVMATCH\_Msk        (0x1UL << DWT\_FUNCTION\_DATAVMATCH\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00899}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga4b65d79ca37ae8010b4a726312413efd}{00899}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_CYCMATCH\_Pos           7                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00900}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga8e2ed09bdd33a8f7f7ce0444f5f3bb25}{00900}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_CYCMATCH\_Msk          (0x1UL << DWT\_FUNCTION\_CYCMATCH\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00902}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga41d5b332216baa8d29561260a1b85659}{00902}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_EMITRANGE\_Pos          5                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00903}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gad46dd5aba29f2e28d4d3f50b1d291f41}{00903}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_EMITRANGE\_Msk         (0x1UL << DWT\_FUNCTION\_EMITRANGE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00905}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga5797b556edde2bbaa4d33dcdb1a891bb}{00905}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_FUNCTION\_Pos           0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00906}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga3b2cda708755ecf5f921d08b25d774d1}{00906}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_FUNCTION\_Msk          (0xFUL << DWT\_FUNCTION\_FUNCTION\_Pos)        } \textcolor{comment}{/* end of group CMSIS\_DWT */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00909}00909 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00910}00910 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00919}00919 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00920}00920 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00921}00921   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SSPSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00922}00922   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CSPSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00923}00923        uint32\_t RESERVED0[2];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00924}00924   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ACPR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00925}00925        uint32\_t RESERVED1[55];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00926}00926   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SPPR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00927}00927        uint32\_t RESERVED2[131];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00928}00928   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t FFSR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00929}00929   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FFCR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00930}00930   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t FSCR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00931}00931        uint32\_t RESERVED3[759];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00932}00932   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t TRIGGER;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00933}00933   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t FIFO0;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00934}00934   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ITATBCTR2;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00935}00935        uint32\_t RESERVED4[1];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00936}00936   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ITATBCTR0;               }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00937}00937   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t FIFO1;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00938}00938   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ITCTRL;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00939}00939        uint32\_t RESERVED5[39];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00940}00940   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CLAIMSET;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00941}00941   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CLAIMCLR;                }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00942}00942        uint32\_t RESERVED7[8];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00943}00943   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t DEVID;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00944}00944   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t DEVTYPE;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00945}00945 \} \mbox{\hyperlink{struct_t_p_i___type}{TPI\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00946}00946 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00947}00947 \textcolor{comment}{/* TPI Asynchronous Clock Prescaler Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00948}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga5a82d274eb2df8b0c92dd4ed63535928}{00948}} \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Pos              0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00949}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga4fcacd27208419929921aec8457a8c13}{00949}} \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Msk             (0x1FFFUL << TPI\_ACPR\_PRESCALER\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00951}00951 \textcolor{comment}{/* TPI Selected Pin Protocol Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00952}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0f302797b94bb2da24052082ab630858}{00952}} \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Pos                 0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00953}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaca085c8a954393d70dbd7240bb02cc1f}{00953}} \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Msk                (0x3UL << TPI\_SPPR\_TXMODE\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00955}00955 \textcolor{comment}{/* TPI Formatter and Flush Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00956}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga9537b8a660cc8803f57cbbee320b2fc8}{00956}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Pos              3                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00957}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaaa313f980974a8cfc7dac68c4d805ab1}{00957}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Msk             (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00959}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gad30fde0c058da2ffb2b0a213be7a1b5c}{00959}} \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Pos              2                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00960}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0d6bfd263ff2fdec72d6ec9415fb1135}{00960}} \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Msk             (0x1UL << TPI\_FFSR\_TCPresent\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00962}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaedf31fd453a878021b542b644e2869d2}{00962}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Pos              1                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00963}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1ab6c3abe1cf6311ee07e7c479ce5f78}{00963}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Msk             (0x1UL << TPI\_FFSR\_FtStopped\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00965}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga542ca74a081588273e6d5275ba5da6bf}{00965}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Pos               0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00966}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga63dfb09259893958962914fc3a9e3824}{00966}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Msk              (0x1UL << TPI\_FFSR\_FlInProg\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00968}00968 \textcolor{comment}{/* TPI Formatter and Flush Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00969}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa7ea11ba6ea75b541cd82e185c725b5b}{00969}} \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Pos                 8                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00970}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga360b413bc5da61f751546a7133c3e4dd}{00970}} \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Msk                (0x1UL << TPI\_FFCR\_TrigIn\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00972}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga99e58a0960b275a773b245e2b69b9a64}{00972}} \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Pos                1                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00973}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga27d1ecf2e0ff496df03457a2a97cb2c9}{00973}} \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Msk               (0x1UL << TPI\_FFCR\_EnFCont\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00975}00975 \textcolor{comment}{/* TPI TRIGGER Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00976}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga5517fa2ced64efbbd413720329c50b99}{00976}} \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Pos             0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00977}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga814227af2b2665a0687bb49345e21110}{00977}} \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Msk            (0x1UL << TPI\_TRIGGER\_TRIGGER\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00979}00979 \textcolor{comment}{/* TPI Integration ETM Data Register Definitions (FIFO0) */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00980}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa7e050e9eb6528241ebc6835783b6bae}{00980}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Pos          29                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00981}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga94cb2493ed35d2dab7bd4092b88a05bc}{00981}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO0\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00983}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gac2b6f7f13a2fa0be4aa7645a47dcac52}{00983}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Pos        27                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00984}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga07bafa971b8daf0d63b3f92b9ae7fa16}{00984}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00986}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d}{00986}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Pos          26                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00987}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga4f0005dc420b28f2369179a935b9a9d3}{00987}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO0\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00989}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga2f738e45386ebf58c4d406f578e7ddaf}{00989}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Pos        24                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00990}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gad2536b3a935361c68453cd068640af92}{00990}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00992}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga5f0037cc80c65e86d9e94e5005077a48}{00992}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Pos                 16                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00993}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa82a7b9b99c990fb12eafb3c84b68254}{00993}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM2\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00995}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gac5a2ef4b7f811d1f3d81ec919d794413}{00995}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Pos                  8                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00996}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaad9c1a6ed34a70905005a0cc14d5f01b}{00996}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM1\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00998}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga48783ce3c695d8c06b1352a526110a87}{00998}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Pos                  0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l00999}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaf924f7d1662f3f6c1da12052390cb118}{00999}} \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM0\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01001}01001 \textcolor{comment}{/* TPI ITATBCTR2 Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01002}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga6959f73d7db4a87ae9ad9cfc99844526}{01002}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY\_Pos           0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01003}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1859502749709a2e5ead9a2599d998db}{01003}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY\_Msk          (0x1UL << TPI\_ITATBCTR2\_ATREADY\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01005}01005 \textcolor{comment}{/* TPI Integration ITM Data Register Definitions (FIFO1) */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01006}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga08edfc862b2c8c415854cc4ae2067dfb}{01006}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Pos          29                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01007}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gabc1f6a3b6cac0099d7c01ca949b4dd08}{01007}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO1\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01009}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa22ebf7c86e4f4b2c98cfd0b5981375a}{01009}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Pos        27                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01010}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gacba2edfc0499828019550141356b0dcb}{01010}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01012}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga3177b8d815cf4a707a2d3d3d5499315d}{01012}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Pos          26                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01013}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0e8f29a1e9378d1ceb0708035edbb86d}{01013}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO1\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01015}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaab31238152b5691af633a7475eaf1f06}{01015}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Pos        24                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01016}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gab554305459953b80554fdb1908b73291}{01016}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01018}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1828c228f3940005f48fb8dd88ada35b}{01018}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Pos                 16                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01019}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gae54512f926ebc00f2e056232aa21d335}{01019}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM2\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01021}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaece86ab513bc3d0e0a9dbd82258af49f}{01021}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Pos                  8                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01022}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga3347f42828920dfe56e3130ad319a9e6}{01022}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM1\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01024}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga2188671488417a52abb075bcd4d73440}{01024}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Pos                  0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01025}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga8ae09f544fc1a428797e2a150f14a4c9}{01025}} \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM0\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01027}01027 \textcolor{comment}{/* TPI ITATBCTR0 Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01028}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gab1eb6866c65f02fa9c83696b49b0f346}{01028}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY\_Pos           0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01029}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaee320b3c60f9575aa96a8742c4ff9356}{01029}} \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY\_Msk          (0x1UL << TPI\_ITATBCTR0\_ATREADY\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01031}01031 \textcolor{comment}{/* TPI Integration Mode Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01032}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa847adb71a1bc811d2e3190528f495f0}{01032}} \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Pos                 0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01033}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gad6f87550b468ad0920d5f405bfd3f017}{01033}} \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Msk                (0x1UL << TPI\_ITCTRL\_Mode\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01035}01035 \textcolor{comment}{/* TPI DEVID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01036}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga9f46cf1a1708575f56d6b827766277f4}{01036}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Pos             11                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01037}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gacecc8710a8f6a23a7d1d4f5674daf02a}{01037}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Msk             (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01039}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga675534579d9e25477bb38970e3ef973c}{01039}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Pos            10                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01040}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga4c3ee4b1a34ad1960a6b2d6e7e0ff942}{01040}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Msk            (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01042}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga974cccf4c958b4a45cb71c7b5de39b7b}{01042}} \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Pos             9                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01043}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1ca84d62243e475836bba02516ba6b97}{01043}} \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Msk            (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01045}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga3f7da5de2a34be41a092e5eddd22ac4d}{01045}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Pos              6                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01046}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga939e068ff3f1a65b35187ab34a342cd8}{01046}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Msk             (0x7UL << TPI\_DEVID\_MinBufSz\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01048}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gab382b1296b5efd057be606eb8f768df8}{01048}} \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Pos             5                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01049}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gab67830557d2d10be882284275025a2d3}{01049}} \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Msk            (0x1UL << TPI\_DEVID\_AsynClkIn\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01051}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga80ecae7fec479e80e583f545996868ed}{01051}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Pos          0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01052}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gabed454418d2140043cd65ec899abd97f}{01052}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Msk         (0x1FUL << TPI\_DEVID\_NrTraceInput\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01054}01054 \textcolor{comment}{/* TPI DEVTYPE Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01055}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0c799ff892af5eb3162d152abc00af7a}{01055}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Pos             0                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01056}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga5b2fd7dddaf5f64855d9c0696acd65c1}{01056}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Msk            (0xFUL << TPI\_DEVTYPE\_SubType\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01058}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga69c4892d332755a9f64c1680497cebdd}{01058}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Pos           4                                          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01059}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaecbceed6d08ec586403b37ad47b38c88}{01059}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Msk          (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)        } \textcolor{comment}{/* end of group CMSIS\_TPI */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01062}01062 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01063}01063 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01064}01064 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01073}01073 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01074}01074 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01075}01075   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t TYPE;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01076}01076   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTRL;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01077}01077   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RNR;                     }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01078}01078   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01079}01079   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR;                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01080}01080   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR\_A1;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01081}01081   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR\_A1;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01082}01082   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR\_A2;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01083}01083   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR\_A2;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01084}01084   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR\_A3;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01085}01085   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR\_A3;                 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01086}01086 \} MPU\_Type;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01087}01087 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01088}01088 \textcolor{comment}{/* MPU Type Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01089}01089 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01090}01090 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01092}01092 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01093}01093 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01095}01095 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01096}01096 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL << MPU\_TYPE\_SEPARATE\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01098}01098 \textcolor{comment}{/* MPU Control Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01099}01099 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01100}01100 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01102}01102 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01103}01103 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01105}01105 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01106}01106 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL << MPU\_CTRL\_ENABLE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01108}01108 \textcolor{comment}{/* MPU Region Number Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01109}01109 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01110}01110 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL << MPU\_RNR\_REGION\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01112}01112 \textcolor{comment}{/* MPU Region Base Address Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01113}01113 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   5                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01114}01114 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0x7FFFFFFUL << MPU\_RBAR\_ADDR\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01116}01116 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Pos                  4                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01117}01117 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Msk                 (1UL << MPU\_RBAR\_VALID\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01119}01119 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Pos                 0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01120}01120 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Msk                (0xFUL << MPU\_RBAR\_REGION\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01122}01122 \textcolor{comment}{/* MPU Region Attribute and Size Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01123}01123 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Pos                 16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01124}01124 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Msk                 (0xFFFFUL << MPU\_RASR\_ATTRS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01126}01126 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Pos                    28                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01127}01127 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Msk                    (1UL << MPU\_RASR\_XN\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01129}01129 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Pos                    24                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01130}01130 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Msk                    (0x7UL << MPU\_RASR\_AP\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01132}01132 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Pos                   19                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01133}01133 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Msk                   (0x7UL << MPU\_RASR\_TEX\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01135}01135 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Pos                     18                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01136}01136 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Msk                     (1UL << MPU\_RASR\_S\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01138}01138 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Pos                     17                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01139}01139 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Msk                     (1UL << MPU\_RASR\_C\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01141}01141 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Pos                     16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01142}01142 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Msk                     (1UL << MPU\_RASR\_B\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01144}01144 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Pos                    8                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01145}01145 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Msk                   (0xFFUL << MPU\_RASR\_SRD\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01147}01147 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Pos                   1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01148}01148 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Msk                  (0x1FUL << MPU\_RASR\_SIZE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01150}01150 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Pos                 0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01151}01151 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Msk                (1UL << MPU\_RASR\_ENABLE\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01154}01154 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01155}01155 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01156}01156 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01157}01157 \textcolor{preprocessor}{\#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01166}01166 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01167}01167 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01168}01168        uint32\_t RESERVED0[1];}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01169}01169   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FPCCR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01170}01170   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FPCAR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01171}01171   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FPDSCR;                  }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01172}01172   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t MVFR0;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01173}01173   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t MVFR1;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01174}01174 \} FPU\_Type;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01175}01175 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01176}01176 \textcolor{comment}{/* Floating-\/Point Context Control Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01177}01177 \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Pos                31                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01178}01178 \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Msk                (1UL << FPU\_FPCCR\_ASPEN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01180}01180 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Pos                30                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01181}01181 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Msk                (1UL << FPU\_FPCCR\_LSPEN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01183}01183 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Pos                8                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01184}01184 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Msk               (1UL << FPU\_FPCCR\_MONRDY\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01186}01186 \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Pos                 6                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01187}01187 \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Msk                (1UL << FPU\_FPCCR\_BFRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01189}01189 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Pos                 5                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01190}01190 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Msk                (1UL << FPU\_FPCCR\_MMRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01192}01192 \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Pos                 4                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01193}01193 \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Msk                (1UL << FPU\_FPCCR\_HFRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01195}01195 \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Pos                3                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01196}01196 \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Msk               (1UL << FPU\_FPCCR\_THREAD\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01198}01198 \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Pos                  1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01199}01199 \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Msk                 (1UL << FPU\_FPCCR\_USER\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01201}01201 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Pos                0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01202}01202 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Msk               (1UL << FPU\_FPCCR\_LSPACT\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01204}01204 \textcolor{comment}{/* Floating-\/Point Context Address Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01205}01205 \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Pos               3                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01206}01206 \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Msk              (0x1FFFFFFFUL << FPU\_FPCAR\_ADDRESS\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01208}01208 \textcolor{comment}{/* Floating-\/Point Default Status Control Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01209}01209 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Pos                 26                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01210}01210 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Msk                 (1UL << FPU\_FPDSCR\_AHP\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01212}01212 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Pos                  25                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01213}01213 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Msk                  (1UL << FPU\_FPDSCR\_DN\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01215}01215 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Pos                  24                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01216}01216 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Msk                  (1UL << FPU\_FPDSCR\_FZ\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01218}01218 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Pos               22                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01219}01219 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Msk               (3UL << FPU\_FPDSCR\_RMode\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01221}01221 \textcolor{comment}{/* Media and FP Feature Register 0 */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01222}01222 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Pos    28                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01223}01223 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Msk    (0xFUL << FPU\_MVFR0\_FP\_rounding\_modes\_Pos)     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01225}01225 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Pos        24                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01226}01226 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Msk        (0xFUL << FPU\_MVFR0\_Short\_vectors\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01228}01228 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Pos          20                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01229}01229 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Msk          (0xFUL << FPU\_MVFR0\_Square\_root\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01231}01231 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Pos               16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01232}01232 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Msk               (0xFUL << FPU\_MVFR0\_Divide\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01234}01234 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Pos    12                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01235}01235 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Msk    (0xFUL << FPU\_MVFR0\_FP\_excep\_trapping\_Pos)     }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01237}01237 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Pos      8                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01238}01238 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Double\_precision\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01240}01240 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Pos      4                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01241}01241 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Single\_precision\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01243}01243 \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Pos      0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01244}01244 \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Msk     (0xFUL << FPU\_MVFR0\_A\_SIMD\_registers\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01246}01246 \textcolor{comment}{/* Media and FP Feature Register 1 */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01247}01247 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Pos         28                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01248}01248 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Msk         (0xFUL << FPU\_MVFR1\_FP\_fused\_MAC\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01250}01250 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Pos              24                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01251}01251 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Msk              (0xFUL << FPU\_MVFR1\_FP\_HPFP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01253}01253 \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Pos            4                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01254}01254 \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Msk           (0xFUL << FPU\_MVFR1\_D\_NaN\_mode\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01256}01256 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Pos              0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01257}01257 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Msk             (0xFUL << FPU\_MVFR1\_FtZ\_mode\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01260}01260 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01261}01261 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01262}01262 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01271}01271 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01272}01272 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01273}01273   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DHCSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01274}01274   \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t DCRSR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01275}01275   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DCRDR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01276}01276   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DEMCR;                   }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01277}01277 \} \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01278}01278 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01279}01279 \textcolor{comment}{/* Debug Halting Control and Status Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01280}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{01280}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Pos         16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01281}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{01281}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Msk         (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01283}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{01283}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos     25                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01284}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{01284}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk     (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01286}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{01286}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos    24                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01287}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{01287}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk    (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01289}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{01289}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos       19                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01290}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{01290}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk       (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01292}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{01292}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Pos        18                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01293}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{01293}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk        (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01295}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{01295}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Pos         17                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01296}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{01296}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01298}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{01298}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos       16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01299}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{01299}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Msk       (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01301}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{01301}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos     5                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01302}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}{01302}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk    (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01304}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{01304}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos      3                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01305}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{01305}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk     (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01307}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{01307}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Pos          2                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01308}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{01308}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Msk         (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01310}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{01310}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Pos          1                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01311}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{01311}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01313}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{01313}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos       0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01314}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{01314}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk      (1UL << CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01316}01316 \textcolor{comment}{/* Debug Core Register Selector Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01317}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{01317}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Pos         16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01318}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{01318}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Msk         (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01320}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{01320}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Pos          0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01321}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{01321}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Msk         (0x1FUL << CoreDebug\_DCRSR\_REGSEL\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01323}01323 \textcolor{comment}{/* Debug Exception and Monitor Control Register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01324}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{01324}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Pos         24                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01325}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}{01325}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Msk         (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01327}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{01327}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Pos        19                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01328}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}{01328}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Msk        (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01330}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{01330}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Pos       18                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01331}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}{01331}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01333}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{01333}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Pos       17                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01334}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}{01334}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01336}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{01336}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Pos         16                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01337}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}{01337}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Msk         (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01339}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{01339}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos     10                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01340}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{01340}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01342}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{01342}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Pos       9                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01343}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}{01343}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01345}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{01345}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos       8                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01346}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{01346}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01348}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{01348}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Pos      7                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01349}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}{01349}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01351}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{01351}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos       6                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01352}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}{01352}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01354}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{01354}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos      5                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01355}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}{01355}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01357}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{01357}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Pos        4                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01358}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}{01358}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Msk       (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01360}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{01360}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos    0                                             }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01361}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{01361}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk   (1UL << CoreDebug\_DEMCR\_VC\_CORERESET\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01372}01372 \textcolor{comment}{/* Memory mapping of Cortex-\/M4 Hardware */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01373}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{01373}} \textcolor{preprocessor}{\#define SCS\_BASE            (0xE000E000UL)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01374}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gadd76251e412a195ec0a8f47227a8359e}{01374}} \textcolor{preprocessor}{\#define ITM\_BASE            (0xE0000000UL)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01375}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}{01375}} \textcolor{preprocessor}{\#define DWT\_BASE            (0xE0001000UL)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01376}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}{01376}} \textcolor{preprocessor}{\#define TPI\_BASE            (0xE0040000UL)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01377}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}{01377}} \textcolor{preprocessor}{\#define CoreDebug\_BASE      (0xE000EDF0UL)                            }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01378}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}{01378}} \textcolor{preprocessor}{\#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01379}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}{01379}} \textcolor{preprocessor}{\#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01380}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{01380}} \textcolor{preprocessor}{\#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01382}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}{01382}} \textcolor{preprocessor}{\#define SCnSCB              ((SCnSCB\_Type    *)     SCS\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01383}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{01383}} \textcolor{preprocessor}{\#define SCB                 ((SCB\_Type       *)     SCB\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01384}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{01384}} \textcolor{preprocessor}{\#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE  )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01385}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{01385}} \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE     )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01386}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{01386}} \textcolor{preprocessor}{\#define ITM                 ((ITM\_Type       *)     ITM\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01387}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}{01387}} \textcolor{preprocessor}{\#define DWT                 ((DWT\_Type       *)     DWT\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01388}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}{01388}} \textcolor{preprocessor}{\#define TPI                 ((TPI\_Type       *)     TPI\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01389}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}{01389}} \textcolor{preprocessor}{\#define CoreDebug           ((CoreDebug\_Type *)     CoreDebug\_BASE)   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01391}01391 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01392}01392 \textcolor{preprocessor}{  \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01393}01393 \textcolor{preprocessor}{  \#define MPU               ((MPU\_Type       *)     MPU\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01394}01394 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01395}01395 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01396}01396 \textcolor{preprocessor}{\#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01397}01397 \textcolor{preprocessor}{  \#define FPU\_BASE          (SCS\_BASE +  0x0F30UL)                    }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01398}01398 \textcolor{preprocessor}{  \#define FPU               ((FPU\_Type       *)     FPU\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01399}01399 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01400}01400 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01405}01405 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01406}01406 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01407}01407 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01408}01408 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01409}01409 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01410}01410 \textcolor{comment}{  -\/ Core Debug Functions}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01411}01411 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01412}01412 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01418}01418 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01435}01435 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga77cfbb35a9d8027e392034321bed6904}{NVIC\_SetPriorityGrouping}}(uint32\_t PriorityGroup)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01436}01436 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01437}01437   uint32\_t reg\_value;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01438}01438   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07);               \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01439}01439 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01440}01440   reg\_value  =  \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01441}01441   reg\_value \&= \string~(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}});             \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01442}01442   reg\_value  =  (reg\_value                                 |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01443}01443                 ((uint32\_t)0x5FA << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01444}01444                 (PriorityGroupTmp << 8));                                     \textcolor{comment}{/* Insert write key and priorty group */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01445}01445   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01446}01446 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01447}01447 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01448}01448 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01455}01455 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga394f7ce2ca826c0da26284d17ac6524d}{NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01456}01456 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01457}01457   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}});   \textcolor{comment}{/* read priority grouping field */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01458}01458 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01459}01459 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01460}01460 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01467}01467 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3349f2e3580d7ce22d6530b7294e5921}{NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01468}01468 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01469}01469 \textcolor{comment}{/*  NVIC-\/>ISER[((uint32\_t)(IRQn) >> 5)] = (1 << ((uint32\_t)(IRQn) \& 0x1F));  enable interrupt */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01470}01470   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(uint32\_t)((int32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5] = (uint32\_t)(1 << ((uint32\_t)((int32\_t)\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& (uint32\_t)0x1F)); \textcolor{comment}{/* enable interrupt */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01471}01471 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01472}01472 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01473}01473 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01480}01480 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga260fba04ac8346855c57f091d4ee1e71}{NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01481}01481 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01482}01482   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[((uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5)] = (1 << ((uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)); \textcolor{comment}{/* disable interrupt */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01483}01483 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01484}01484 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01485}01485 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01496}01496 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gafec8042db64c0f8ed432b6c8386a05d8}{NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01497}01497 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01498}01498   \textcolor{keywordflow}{return}((uint32\_t) ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5] \& (1 << ((uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)))?1:0)); \textcolor{comment}{/* Return 1 if pending else 0 */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01499}01499 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01500}01500 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01501}01501 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01508}01508 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3ecf446519da33e1690deffbf5be505f}{NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01509}01509 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01510}01510   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[((uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5)] = (1 << ((uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)); \textcolor{comment}{/* set interrupt pending */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01511}01511 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01512}01512 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01513}01513 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01520}01520 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga332e10ef9605dc6eb10b9e14511930f8}{NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01521}01521 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01522}01522   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[((uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5)] = (1 << ((uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)); \textcolor{comment}{/* Clear pending interrupt */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01523}01523 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01524}01524 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01525}01525 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01535}01535 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga47a0f52794068d076c9147aa3cb8d8a6}{NVIC\_GetActive}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01536}01536 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01537}01537   \textcolor{keywordflow}{return}((uint32\_t)((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) >> 5] \& (1 << ((uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0x1F)))?1:0)); \textcolor{comment}{/* Return 1 if active else 0 */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01538}01538 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01539}01539 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01540}01540 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01550}01550 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2305cbd44aaad792e3a4e538bdaf14f9}{NVIC\_SetPriority}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}, uint32\_t priority)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01551}01551 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01552}01552   \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} < 0) \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01553}01553     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[((uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0xF)-\/4] = ((priority << (8 -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& 0xff); \} \textcolor{comment}{/* set Priority for Cortex-\/M  System Interrupts */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01554}01554   \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01555}01555     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[(uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})] = ((priority << (8 -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& 0xff);    \}        \textcolor{comment}{/* set Priority for device specific Interrupts  */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01556}01556 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01557}01557 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01558}01558 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01570}01570 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga1cbaf8e6abd4aa4885828e7f24fcfeb4}{NVIC\_GetPriority}}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}} \mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01571}01571 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01572}01572 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01573}01573   \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} < 0) \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01574}01574     \textcolor{keywordflow}{return}((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[((uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}}) \& 0xF)-\/4] >> (8 -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));  \} \textcolor{comment}{/* get priority for Cortex-\/M  system interrupts */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01575}01575   \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01576}01576     \textcolor{keywordflow}{return}((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[(uint32\_t)(\mbox{\hyperlink{group___interrupt__vector__numbers_ga666eb0caeb12ec0e281415592ae89083}{IRQn}})]           >> (8 -\/ \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));  \} \textcolor{comment}{/* get priority for device specific interrupts  */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01577}01577 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01578}01578 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01579}01579 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01592}01592 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01593}01593 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01594}01594   uint32\_t PriorityGroupTmp = (PriorityGroup \& 0x07);          \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01595}01595   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01596}01596   uint32\_t SubPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01597}01597 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01598}01598   PreemptPriorityBits = ((7 -\/ PriorityGroupTmp) > \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) ? \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}} : 7 -\/ PriorityGroupTmp;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01599}01599   SubPriorityBits     = ((PriorityGroupTmp + \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) < 7) ? 0 : PriorityGroupTmp -\/ 7 + \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01600}01600 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01601}01601   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01602}01602            ((PreemptPriority \& ((1 << (PreemptPriorityBits)) -\/ 1)) << SubPriorityBits) |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01603}01603            ((SubPriority     \& ((1 << (SubPriorityBits    )) -\/ 1)))}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01604}01604          );}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01605}01605 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01606}01606 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01607}01607 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01620}01620 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga4f23ef94633f75d3c97670a53949003c}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* pPreemptPriority, uint32\_t* pSubPriority)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01621}01621 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01622}01622   uint32\_t PriorityGroupTmp = (PriorityGroup \& 0x07);          \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01623}01623   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01624}01624   uint32\_t SubPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01625}01625 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01626}01626   PreemptPriorityBits = ((7 -\/ PriorityGroupTmp) > \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) ? \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}} : 7 -\/ PriorityGroupTmp;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01627}01627   SubPriorityBits     = ((PriorityGroupTmp + \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) < 7) ? 0 : PriorityGroupTmp -\/ 7 + \mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01628}01628 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01629}01629   *pPreemptPriority = (Priority >> SubPriorityBits) \& ((1 << (PreemptPriorityBits)) -\/ 1);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01630}01630   *pSubPriority     = (Priority                   ) \& ((1 << (SubPriorityBits    )) -\/ 1);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01631}01631 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01632}01632 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01633}01633 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01638}01638 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga1143dec48d60a3d6f238c4798a87759c}{NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01639}01639 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01640}01640   \_\_DSB();                                                     \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01641}01641 \textcolor{comment}{                                                                  buffered write are completed before reset */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01642}01642   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = ((0x5FA << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})      |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01643}01643                  (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01644}01644                  \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});                   \textcolor{comment}{/* Keep priority group unchanged */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01645}01645   \_\_DSB();                                                     \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01646}01646   \textcolor{keywordflow}{while}(1);                                                    \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01647}01647 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01648}01648 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01653}01653 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01660}01660 \textcolor{preprocessor}{\#if (\_\_Vendor\_SysTickConfig == 0)}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01661}01661 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01677}01677 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae4e8f0238527c69f522029b93c8e5b78}{SysTick\_Config}}(uint32\_t ticks)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01678}01678 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01679}01679   \textcolor{keywordflow}{if} ((ticks -\/ 1) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})  \textcolor{keywordflow}{return} (1);      \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01680}01680 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01681}01681   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = ticks -\/ 1;                                  \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01682}01682   \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2305cbd44aaad792e3a4e538bdaf14f9}{NVIC\_SetPriority}} (\mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1<<\mbox{\hyperlink{group___cortex___core___configuration_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1);  \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01683}01683   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0;                                          \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01684}01684   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01685}01685                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01686}01686                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                    \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01687}01687   \textcolor{keywordflow}{return} (0);                                                  \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01688}01688 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01689}01689 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01690}01690 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01691}01691 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01696}01696 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# Debug In/Output function \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01703}01703 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};                    }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01704}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{01704}} \textcolor{preprocessor}{\#define                 ITM\_RXBUFFER\_EMPTY    0x5AA55AA5 }}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01717}01717 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}{ITM\_SendChar}} (uint32\_t ch)}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01718}01718 \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01719}01719   \textcolor{keywordflow}{if} ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TCR \& \mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\_TCR\_ITMENA\_Msk}})                  \&\&      \textcolor{comment}{/* ITM enabled */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01720}01720       (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TER \& (1UL << 0)        )                    )     \textcolor{comment}{/* ITM Port \#0 enabled */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01721}01721   \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01722}01722     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0].u32 == 0);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01723}01723     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0].u8 = (uint8\_t) ch;}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01724}01724   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01725}01725   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01726}01726 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01727}01727 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01728}01728 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01736}01736 \_\_STATIC\_INLINE int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\_ReceiveChar}} (\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01737}01737   int32\_t ch = -\/1;                           \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01738}01738 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01739}01739   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} != \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}}) \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01740}01740     ch = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01741}01741     \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}};       \textcolor{comment}{/* ready for next character */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01742}01742   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01743}01743 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01744}01744   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01745}01745 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01746}01746 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01747}01747 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01755}01755 \_\_STATIC\_INLINE int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\_CheckChar}} (\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01756}01756 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01757}01757   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} == \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}}) \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01758}01758     \textcolor{keywordflow}{return} (0);                                 \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01759}01759   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01760}01760     \textcolor{keywordflow}{return} (1);                                 \textcolor{comment}{/*    character available */}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01761}01761   \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01762}01762 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01763}01763 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01766}01766 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM4\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01767}01767 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01768}01768 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01769}01769 }
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01770}01770 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01771}01771 \}}
\DoxyCodeLine{\Hypertarget{core__cm4_8h_source_l01772}01772 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
