Determining the location of the ModelSim executable...

Using: C:/intelFPGA/20.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off TP2_E5 -c TP2_E5 --vector_source="C:/Users/sebas/Documents/GitHub/TP2-E5/Waveform20.vwf" --testbench_file="C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim/Waveform20.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jun 13 19:11:25 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off TP2_E5 -c TP2_E5 --vector_source=C:/Users/sebas/Documents/GitHub/TP2-E5/Waveform20.vwf --testbench_file=C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim/Waveform20.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

1005): Ignoring output pin "data_write_debug[11]" in vector source file when writing test bench files

tput pin "br_pc[5]" in vector source file when writing test bench files

urce file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim/" TP2_E5 -c TP2_E5

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Jun 13 19:11:26 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim/ TP2_E5 -c TP2_E5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file TP2_E5_6_1200mv_85c_slow.vo in folder "C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TP2_E5_6_1200mv_0c_slow.vo in folder "C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TP2_E5_min_1200mv_0c_fast.vo in folder "C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TP2_E5.vo in folder "C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TP2_E5_6_1200mv_85c_v_slow.sdo in folder "C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TP2_E5_6_1200mv_0c_v_slow.sdo in folder "C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TP2_E5_min_1200mv_0c_v_fast.sdo in folder "C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file TP2_E5_v.sdo in folder "C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4679 megabytes
    Info: Processing ended: Thu Jun 13 19:11:30 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim/TP2_E5.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do TP2_E5.do

Reading pref.tcl


# 2020.1


# do TP2_E5.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 19:11:31 on Jun 13,2024
# vlog -work work TP2_E5.vo 

# -- Compiling module TP2_E5

# -- Compiling module hard_block

# 

# Top level modules:
# 	TP2_E5

# End time: 19:11:32 on Jun 13,2024, Elapsed time: 0:00:01

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 19:11:32 on Jun 13,2024

# vlog -work work Waveform20.vwf.vt 

# -- Compiling module TP2_E5_vlg_vec_tst

# 

# Top level modules:
# 	TP2_E5_vlg_vec_tst

# End time: 19:11:32 on Jun 13,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TP2_E5_vlg_vec_tst 
# Start time: 19:11:32 on Jun 13,2024
# Loading work.TP2_E5_vlg_vec_tst
# Loading work.TP2_E5
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.dffeas
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from TP2_E5_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 12222 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from TP2_E5_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /TP2_E5_vlg_vec_tst File: Waveform20.vwf.vt

# after#26

# ** Note: $finish    : Waveform20.vwf.vt(67)
#    Time: 1 us  Iteration: 0  Instance: /TP2_E5_vlg_vec_tst

# End time: 19:11:36 on Jun 13,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/sebas/Documents/GitHub/TP2-E5/Waveform20.vwf...

Reading C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim/TP2_E5.msim.vcd...

Processing channel transitions... 

Warning: alures_debb[31] - signal not found in VCD.

Warning: alures_debb[30] - signal not found in VCD.

Warning: alures_debb[29] - signal not found in VCD.

Warning: alures_debb[28] - signal not found in VCD.

Warning: alures_debb[27] - signal not found in VCD.

Warning: alures_debb[26] - signal not found in VCD.

Warning: alures_debb[25] - signal not found in VCD.

Warning: alures_debb[24] - signal not found in VCD.

Warning: alures_debb[23] - signal not found in VCD.

Warning: alures_debb[22] - signal not found in VCD.

Warning: alures_debb[21] - signal not found in VCD.

Warning: alures_debb[20] - signal not found in VCD.

Warning: alures_debb[19] - signal not found in VCD.

Warning: alures_debb[18] - signal not found in VCD.

Warning: alures_debb[17] - signal not found in VCD.

Warning: alures_debb[16] - signal not found in VCD.

Warning: alures_debb[15] - signal not found in VCD.

Warning: alures_debb[14] - signal not found in VCD.

Warning: alures_debb[13] - signal not found in VCD.

Warning: alures_debb[12] - signal not found in VCD.

Warning: alures_debb[11] - signal not found in VCD.

Warning: alures_debb[10] - signal not found in VCD.

Warning: alures_debb[9] - signal not found in VCD.

Warning: alures_debb[8] - signal not found in VCD.

Warning: alures_debb[7] - signal not found in VCD.

Warning: alures_debb[6] - signal not found in VCD.

Warning: alures_debb[5] - signal not found in VCD.

Warning: alures_debb[4] - signal not found in VCD.

Warning: alures_debb[3] - signal not found in VCD.

Warning: alures_debb[2] - signal not found in VCD.

Warning: alures_debb[1] - signal not found in VCD.

Warning: alures_debb[0] - signal not found in VCD.

Warning: br_pc[7] - signal not found in VCD.

Warning: br_pc[6] - signal not found in VCD.

Warning: br_pc[5] - signal not found in VCD.

Warning: br_pc[4] - signal not found in VCD.

Warning: br_pc[3] - signal not found in VCD.

Warning: br_pc[2] - signal not found in VCD.

Warning: br_pc[1] - signal not found in VCD.

Warning: br_pc[0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/sebas/Documents/GitHub/TP2-E5/simulation/qsim/TP2_E5_20240613191136.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.