

================================================================
== Vitis HLS Report for 'compute_rmsnorm_Pipeline_compute_sum'
================================================================
* Date:           Mon Sep 15 01:27:50 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.868 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      772|      772|  3.088 us|  3.088 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute_sum  |      770|      770|         4|          1|          1|   768|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_local = alloca i32 1" [kernel_rmsnorm.cpp:29]   --->   Operation 7 'alloca' 'sum_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_12 = alloca i32 1" [kernel_rmsnorm.cpp:43]   --->   Operation 8 'alloca' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.39ns)   --->   "%store_ln43 = store i10 0, i10 %i_12" [kernel_rmsnorm.cpp:43]   --->   Operation 9 'store' 'store_ln43' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln29 = store i32 0, i32 %sum_local" [kernel_rmsnorm.cpp:29]   --->   Operation 10 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc21.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i10 %i_12" [kernel_rmsnorm.cpp:43]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%add_ln43 = add i10 %i, i10 1" [kernel_rmsnorm.cpp:43]   --->   Operation 13 'add' 'add_ln43' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "%icmp_ln43 = icmp_eq  i10 %i, i10 768" [kernel_rmsnorm.cpp:43]   --->   Operation 14 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc21.split.i, void %for.end23.i.exitStub" [kernel_rmsnorm.cpp:43]   --->   Operation 15 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i10 %i" [kernel_rmsnorm.cpp:43]   --->   Operation 16 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i, i32 2, i32 9" [kernel_rmsnorm.cpp:29]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %lshr_ln" [kernel_rmsnorm.cpp:29]   --->   Operation 18 'zext' 'zext_ln29' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3, i64 0, i64 %zext_ln29" [kernel_rmsnorm.cpp:46]   --->   Operation 19 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2, i64 0, i64 %zext_ln29" [kernel_rmsnorm.cpp:46]   --->   Operation 20 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1, i64 0, i64 %zext_ln29" [kernel_rmsnorm.cpp:46]   --->   Operation 21 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1, i64 0, i64 %zext_ln29" [kernel_rmsnorm.cpp:46]   --->   Operation 22 'getelementptr' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr"   --->   Operation 23 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 24 [2/2] (0.71ns) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" [kernel_rmsnorm.cpp:46]   --->   Operation 24 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load' <Predicate = (!icmp_ln43)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 25 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr"   --->   Operation 25 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 26 [2/2] (0.71ns) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" [kernel_rmsnorm.cpp:46]   --->   Operation 26 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load' <Predicate = (!icmp_ln43)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 27 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr"   --->   Operation 27 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 28 [2/2] (0.71ns) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" [kernel_rmsnorm.cpp:46]   --->   Operation 28 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load' <Predicate = (!icmp_ln43)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 29 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr"   --->   Operation 29 'muxlogic' 'muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 30 [2/2] (0.71ns) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" [kernel_rmsnorm.cpp:46]   --->   Operation 30 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load' <Predicate = (!icmp_ln43)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 31 [1/1] (0.60ns)   --->   "%icmp_ln46 = icmp_eq  i10 %add_ln43, i10 768" [kernel_rmsnorm.cpp:46]   --->   Operation 31 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.39ns)   --->   "%store_ln43 = store i10 %add_ln43, i10 %i_12" [kernel_rmsnorm.cpp:43]   --->   Operation 32 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 33 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" [kernel_rmsnorm.cpp:46]   --->   Operation 33 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 34 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" [kernel_rmsnorm.cpp:46]   --->   Operation 34 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 35 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" [kernel_rmsnorm.cpp:46]   --->   Operation 35 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 36 [1/2] ( I:0.89ns O:0.89ns ) (share mux size 3)   --->   "%compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" [kernel_rmsnorm.cpp:46]   --->   Operation 36 'load' 'compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load' <Predicate = true> <Delay = 0.89> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 37 [1/1] (0.43ns)   --->   "%tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load, i2 1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load, i2 2, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load, i2 3, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load, i32 <undef>, i2 %trunc_ln43" [kernel_rmsnorm.cpp:46]   --->   Operation 37 'sparsemux' 'tmp_i' <Predicate = true> <Delay = 0.43> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.86>
ST_3 : Operation 38 [2/2] (2.86ns)   --->   "%sum_local_1 = fmacc i32 @_ssdm_op_FMACC, i32 %tmp_i, i32 %tmp_i, i1 %icmp_ln46" [kernel_rmsnorm.cpp:46]   --->   Operation 38 'fmacc' 'sum_local_1' <Predicate = true> <Delay = 2.86> <CoreInst = "FMac_primitivedsp">   --->   Core 12 'FMac_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmacc'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sum_local_load = load i32 %sum_local"   --->   Operation 45 'load' 'sum_local_load' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_local_out, i32 %sum_local_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.28>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48" [kernel_rmsnorm.cpp:44]   --->   Operation 39 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_rmsnorm.cpp:45]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63" [kernel_rmsnorm.cpp:43]   --->   Operation 41 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (0.28ns)   --->   "%sum_local_1 = fmacc i32 @_ssdm_op_FMACC, i32 %tmp_i, i32 %tmp_i, i1 %icmp_ln46" [kernel_rmsnorm.cpp:46]   --->   Operation 42 'fmacc' 'sum_local_1' <Predicate = true> <Delay = 0.28> <CoreInst = "FMac_primitivedsp">   --->   Core 12 'FMac_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmacc'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln29 = store i32 %sum_local_1, i32 %sum_local" [kernel_rmsnorm.cpp:29]   --->   Operation 43 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc21.i" [kernel_rmsnorm.cpp:43]   --->   Operation 44 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_local_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_local                                                                                      (alloca           ) [ 01111]
i_12                                                                                           (alloca           ) [ 01000]
store_ln43                                                                                     (store            ) [ 00000]
store_ln29                                                                                     (store            ) [ 00000]
br_ln0                                                                                         (br               ) [ 00000]
i                                                                                              (load             ) [ 00000]
add_ln43                                                                                       (add              ) [ 00000]
icmp_ln43                                                                                      (icmp             ) [ 01110]
br_ln43                                                                                        (br               ) [ 00000]
trunc_ln43                                                                                     (trunc            ) [ 01100]
lshr_ln                                                                                        (partselect       ) [ 00000]
zext_ln29                                                                                      (zext             ) [ 00000]
compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr                    (getelementptr    ) [ 01100]
compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr                    (getelementptr    ) [ 01100]
compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr                    (getelementptr    ) [ 01100]
compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr                      (getelementptr    ) [ 01100]
muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load   (muxlogic         ) [ 00000]
icmp_ln46                                                                                      (icmp             ) [ 01111]
store_ln43                                                                                     (store            ) [ 00000]
compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load                    (load             ) [ 00000]
compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load                    (load             ) [ 00000]
compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load                    (load             ) [ 00000]
compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load                      (load             ) [ 00000]
tmp_i                                                                                          (sparsemux        ) [ 01011]
specpipeline_ln44                                                                              (specpipeline     ) [ 00000]
speclooptripcount_ln45                                                                         (speclooptripcount) [ 00000]
specloopname_ln43                                                                              (specloopname     ) [ 00000]
sum_local_1                                                                                    (fmacc            ) [ 00000]
store_ln29                                                                                     (store            ) [ 00000]
br_ln43                                                                                        (br               ) [ 00000]
sum_local_load                                                                                 (load             ) [ 00000]
write_ln0                                                                                      (write            ) [ 00000]
ret_ln0                                                                                        (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_local_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_local_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4float.float.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMACC"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_63"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="sum_local_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_local/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_12_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="8" slack="0"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln43_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="10" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln29_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln43_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln43_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln43_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="lshr_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="0" index="3" bw="5" slack="0"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln29_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln46_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln43_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="10" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="0" index="3" bw="2" slack="0"/>
<pin id="204" dir="0" index="4" bw="32" slack="0"/>
<pin id="205" dir="0" index="5" bw="2" slack="0"/>
<pin id="206" dir="0" index="6" bw="32" slack="0"/>
<pin id="207" dir="0" index="7" bw="2" slack="0"/>
<pin id="208" dir="0" index="8" bw="32" slack="0"/>
<pin id="209" dir="0" index="9" bw="32" slack="0"/>
<pin id="210" dir="0" index="10" bw="2" slack="1"/>
<pin id="211" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="0" index="3" bw="1" slack="2"/>
<pin id="227" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmacc(584) " fcode="fmacc"/>
<opset="sum_local_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln29_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="3"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sum_local_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_local_load/3 "/>
</bind>
</comp>

<comp id="238" class="1005" name="sum_local_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_local "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_12_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln43_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="2"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="256" class="1005" name="trunc_ln43_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="1"/>
<pin id="258" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="261" class="1005" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr "/>
</bind>
</comp>

<comp id="266" class="1005" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln46_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="2"/>
<pin id="283" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_i_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="56" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="73" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="80" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="87" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="94" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="135" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="135" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="154" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="175"><net_src comp="73" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="80" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="87" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="94" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="138" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="138" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="214"><net_src comp="101" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="216"><net_src comp="107" pin="3"/><net_sink comp="199" pin=4"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="199" pin=5"/></net>

<net id="218"><net_src comp="113" pin="3"/><net_sink comp="199" pin=6"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="199" pin=7"/></net>

<net id="220"><net_src comp="119" pin="3"/><net_sink comp="199" pin=8"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="199" pin=9"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="222" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="241"><net_src comp="58" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="248"><net_src comp="62" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="251"><net_src comp="245" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="255"><net_src comp="144" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="150" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="199" pin=10"/></net>

<net id="264"><net_src comp="73" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="269"><net_src comp="80" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="274"><net_src comp="87" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="279"><net_src comp="94" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="284"><net_src comp="188" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="289"><net_src comp="199" pin="11"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="222" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_local_out | {3 }
 - Input state : 
	Port: compute_rmsnorm_Pipeline_compute_sum : compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3 | {1 2 }
	Port: compute_rmsnorm_Pipeline_compute_sum : compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2 | {1 2 }
	Port: compute_rmsnorm_Pipeline_compute_sum : compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1 | {1 2 }
	Port: compute_rmsnorm_Pipeline_compute_sum : compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1 | {1 2 }
  - Chain level:
	State 1
		store_ln43 : 1
		store_ln29 : 1
		i : 1
		add_ln43 : 2
		icmp_ln43 : 2
		br_ln43 : 3
		trunc_ln43 : 2
		lshr_ln : 2
		zext_ln29 : 3
		compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr : 4
		compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr : 4
		compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr : 4
		compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr : 4
		muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load : 5
		compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load : 5
		muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load : 5
		compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load : 5
		muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load : 5
		compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load : 5
		muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load : 5
		compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load : 5
		icmp_ln46 : 3
		store_ln43 : 3
	State 2
		tmp_i : 1
	State 3
		write_ln0 : 1
	State 4
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                            Functional Unit                                            |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
| sparsemux|                                              tmp_i_fu_199                                             |    0    |    0    |    32   |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                            add_ln43_fu_138                                            |    0    |    0    |    10   |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
|   fmacc  |                                               grp_fu_222                                              |    1    |    4    |    4    |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                            icmp_ln43_fu_144                                           |    0    |    0    |    4    |
|          |                                            icmp_ln46_fu_188                                           |    0    |    0    |    4    |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                                         write_ln0_write_fu_66                                         |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                           trunc_ln43_fu_150                                           |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                             lshr_ln_fu_154                                            |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                                            zext_ln29_fu_164                                           |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
|          | muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load_fu_172 |    0    |    0    |    0    |
| muxlogic | muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load_fu_176 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load_fu_180 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load_fu_184  |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                                       |    1    |    4    |    54   |
|----------|-------------------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------------------------+--------+
|                                                                                   |   FF   |
+-----------------------------------------------------------------------------------+--------+
|compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr_reg_271|    8   |
|compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr_reg_266|    8   |
|compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr_reg_261|    8   |
| compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr_reg_276 |    8   |
|                                    i_12_reg_245                                   |   10   |
|                                 icmp_ln43_reg_252                                 |    1   |
|                                 icmp_ln46_reg_281                                 |    1   |
|                                 sum_local_reg_238                                 |   32   |
|                                   tmp_i_reg_286                                   |   32   |
|                                 trunc_ln43_reg_256                                |    2   |
+-----------------------------------------------------------------------------------+--------+
|                                       Total                                       |   110  |
+-----------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
| grp_access_fu_107 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
| grp_access_fu_113 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
| grp_access_fu_119 |  p0  |   2  |   8  |   16   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   64   ||   1.44  ||    0    ||    32   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    4   |   54   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   32   |
|  Register |    -   |    -   |   110  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   114  |   86   |
+-----------+--------+--------+--------+--------+
