Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,838
design__instance__area,10841
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00014705814828630537
power__switching__total,0.00003060491872020066
power__leakage__total,0.0000012114217042835662
power__total,0.0001788744848454371
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2585538245574457
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25738084614317946
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12205120592983457
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.14864898621647
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.122051
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.459015
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2678858599660116
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2640639726068004
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6485290266152663
timing__setup__ws__corner:nom_slow_1p08V_125C,12.5581255615647
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.648529
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.558125
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2620969626628656
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2590610854717432
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31260334094983355
timing__setup__ws__corner:nom_typ_1p20V_25C,14.838781290387834
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.312603
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.238313
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2585538245574457
clock__skew__worst_setup,0.25738084614317946
timing__hold__ws,0.12205120592983457
timing__setup__ws,12.5581255615647
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.122051
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.558125
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,838
design__instance__area__stdcell,10841
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.374585
design__instance__utilization__stdcell,0.374585
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,40
design__instance__area__class:inverter,223.171
design__instance__count__class:sequential_cell,57
design__instance__area__class:sequential_cell,2688.94
design__instance__count__class:multi_input_combinational_cell,562
design__instance__area__class:multi_input_combinational_cell,5597.42
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,150
design__instance__area__class:timing_repair_buffer,2102.89
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,17329.3
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,98
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,907
route__net__special,2
route__drc_errors__iter:0,686
route__wirelength__iter:0,19493
route__drc_errors__iter:1,297
route__wirelength__iter:1,19278
route__drc_errors__iter:2,341
route__wirelength__iter:2,19365
route__drc_errors__iter:3,73
route__wirelength__iter:3,19121
route__drc_errors__iter:4,36
route__wirelength__iter:4,19090
route__drc_errors__iter:5,9
route__wirelength__iter:5,19058
route__drc_errors__iter:6,0
route__wirelength__iter:6,19049
route__drc_errors,0
route__wirelength,19049
route__vias,5292
route__vias__singlecut,5292
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,264.565
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,62
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,62
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,62
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,62
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000099114
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000085685
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000173487
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000085685
design_powergrid__voltage__worst,0.0000085685
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000099114
design_powergrid__drop__worst__net:VPWR,0.0000099114
design_powergrid__voltage__worst__net:VGND,0.0000085685
design_powergrid__drop__worst__net:VGND,0.0000085685
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000206000000000000018206681821897330308956952649168670177459716796875
ir__drop__worst,0.000009909999999999999985658173662361747346949414350092411041259765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
