<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Datasheet">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Git-test1\Design01G\Generated_Source">
<ExpandedNodeIds>
<v>Git-test1</v>
<v>Git-test1\Design01G</v>
<v>Git-test1\Design01G\TopDesign</v>
<v>Git-test1\Design01G\Design01G.cydwr</v>
<v>Git-test1\Design01G\Design01G.cydwr\Pins</v>
<v>Git-test1\Design01G\Design01G.cydwr\Analog</v>
<v>Git-test1\Design01G\Design01G.cydwr\Clocks</v>
<v>Git-test1\Design01G\Design01G.cydwr\Interrupts</v>
<v>Git-test1\Design01G\Design01G.cydwr\System</v>
<v>Git-test1\Design01G\Design01G.cydwr\Directives</v>
<v>Git-test1\Design01G\Design01G.cydwr\Flash Security</v>
<v>Git-test1\Design01G\Header Files</v>
<v>Git-test1\Design01G\Header Files\cyapicallbacks.h</v>
<v>Git-test1\Design01G\Source Files</v>
<v>Git-test1\Design01G\Source Files\main.c</v>
<v>Git-test1\Design01G\Generated_Source\PSoC4</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Git-test1</v>
<v>Git-test1\Design01G</v>
<v>Git-test1\Design01G\TopDesign</v>
<v>Git-test1\Design01G\Design01G.cydwr</v>
<v>Git-test1\Design01G\Design01G.cydwr\Pins</v>
<v>Git-test1\Design01G\Design01G.cydwr\Analog</v>
<v>Git-test1\Design01G\Design01G.cydwr\Clocks</v>
<v>Git-test1\Design01G\Design01G.cydwr\Interrupts</v>
<v>Git-test1\Design01G\Design01G.cydwr\System</v>
<v>Git-test1\Design01G\Design01G.cydwr\Directives</v>
<v>Git-test1\Design01G\Design01G.cydwr\Flash Security</v>
<v>Git-test1\Design01G\Header Files</v>
<v>Git-test1\Design01G\Header Files\cyapicallbacks.h</v>
<v>Git-test1\Design01G\Source Files</v>
<v>Git-test1\Design01G\Source Files\main.c</v>
<v>Git-test1\Design01G\Generated_Source</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Git-test1">
<ExpandedNodeIds>
<v>Git-test1</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Git-test1</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Git-test1">
<ExpandedNodeIds>
<v>Git-test1</v>
<v>Git-test1\Design01G</v>
<v>Git-test1\Design01G\CortexM0</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_In.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_In_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_INT.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_intClock.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_IRQ.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_bas.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_bless_isr.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_dis.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_eventHandler.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_gatt.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_HAL_INT.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_HAL_PVT.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_hids.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_scps.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_4.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\Cm0Start.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLFClk.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\I2S_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\I2S_1_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\isr_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\LED_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\LED_1_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\LED_2.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\LED_2_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_BOOT.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_miso_m.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_miso_m_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_mosi_m.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_mosi_m_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_SCBCLK.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_sclk_m.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_sclk_m_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_SPI.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_SPI_BOOT.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_SPI_UART.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_ss0_m.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SCB_1_ss0_m_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SW1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SW1_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SW2.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SW2_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SW3.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SW3_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SW4.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SW4_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SW5.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\SW5_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\TCPWM_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\TCPWM_1_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Design01G.elf</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Design01G.hex</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Design01G.map</v>
<v>Git-test1\Design01G\Design01G.gpdsc</v>
<v>Git-test1\Design01G\Design01G.rpt</v>
<v>Git-test1\Design01G\Design01G_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Git-test1</v>
<v>Git-test1\Design01G</v>
<v>Git-test1\Design01G\CortexM0</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_In.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_In_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_INT.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_intClock.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_IRQ.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\ADC_SAR_Seq_1_PM.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_bas.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_bless_isr.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_dis.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_eventHandler.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_gatt.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_HAL_INT.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_HAL_PVT.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_hids.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\BLE_1_scps.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_1.lst</v>
<v>Git-test1\Design01G\CortexM0\ARM_GCC_541\Debug\Listing Files\Clock_4.lst</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Git-test1\Design01G\Project Datasheet">
<ExpandedNodeIds>
<v>Git-test1</v>
<v>Git-test1\Design01G</v>
<v>Git-test1\Design01G\PSoC 4 Architecture TRM</v>
<v>Git-test1\Design01G\PRoC BLE Family Datasheet</v>
<v>Git-test1\Design01G\System Reference Guides</v>
<v>Git-test1\Design01G\System Reference Guides\cy_boot_v5_80</v>
<v>Git-test1\Design01G\System Reference Guides\cy_lfclk_v1_20</v>
<v>Git-test1\Design01G\Project Datasheet</v>
<v>Git-test1\Design01G\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Git-test1\Design01G\Battery_v1_0.pdf</v>
<v>Git-test1\Design01G\BLE_v3_50.pdf</v>
<v>Git-test1\Design01G\Capacitor_v1_0.pdf</v>
<v>Git-test1\Design01G\cy_clock_v2_20</v>
<v>Git-test1\Design01G\cy_clock_v2_20\cy_clock_v2_20.pdf</v>
<v>Git-test1\Design01G\cy_isr_v1_70.pdf</v>
<v>Git-test1\Design01G\cy_pins_v2_20</v>
<v>Git-test1\Design01G\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Git-test1\Design01G\Gnd_v1_0</v>
<v>Git-test1\Design01G\Gnd_v1_0\Gnd_v1_0.pdf</v>
<v>Git-test1\Design01G\I2S_v2_70.pdf</v>
<v>Git-test1\Design01G\Inductor_v1_0.pdf</v>
<v>Git-test1\Design01G\LED_v1_0</v>
<v>Git-test1\Design01G\LED_v1_0\LED_v1_0.pdf</v>
<v>Git-test1\Design01G\Power_v1_0</v>
<v>Git-test1\Design01G\Power_v1_0\Power_v1_0.pdf</v>
<v>Git-test1\Design01G\Resistor_v1_0</v>
<v>Git-test1\Design01G\Resistor_v1_0\Resistor_v1_0.pdf</v>
<v>Git-test1\Design01G\SCB_P4_v4_0.pdf</v>
<v>Git-test1\Design01G\SwitchSPST_v1_0</v>
<v>Git-test1\Design01G\SwitchSPST_v1_0\SwitchSPST_v1_0.pdf</v>
<v>Git-test1\Design01G\TCPWM_P4_v2_10.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Git-test1</v>
<v>Git-test1\Design01G</v>
<v>Git-test1\Design01G\PSoC 4 Architecture TRM</v>
<v>Git-test1\Design01G\PRoC BLE Family Datasheet</v>
<v>Git-test1\Design01G\System Reference Guides</v>
<v>Git-test1\Design01G\System Reference Guides\cy_boot_v5_80</v>
<v>Git-test1\Design01G\System Reference Guides\cy_lfclk_v1_20</v>
<v>Git-test1\Design01G\Project Datasheet</v>
<v>Git-test1\Design01G\ADC_SAR_SEQ_P4_v2_50.pdf</v>
<v>Git-test1\Design01G\Battery_v1_0.pdf</v>
<v>Git-test1\Design01G\BLE_v3_50.pdf</v>
<v>Git-test1\Design01G\Capacitor_v1_0.pdf</v>
<v>Git-test1\Design01G\cy_clock_v2_20</v>
<v>Git-test1\Design01G\cy_clock_v2_20\cy_clock_v2_20.pdf</v>
<v>Git-test1\Design01G\cy_isr_v1_70.pdf</v>
<v>Git-test1\Design01G\cy_pins_v2_20</v>
<v>Git-test1\Design01G\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Git-test1\Design01G\Gnd_v1_0</v>
<v>Git-test1\Design01G\Gnd_v1_0\Gnd_v1_0.pdf</v>
<v>Git-test1\Design01G\I2S_v2_70.pdf</v>
<v>Git-test1\Design01G\Inductor_v1_0.pdf</v>
<v>Git-test1\Design01G\LED_v1_0</v>
<v>Git-test1\Design01G\LED_v1_0\LED_v1_0.pdf</v>
<v>Git-test1\Design01G\Power_v1_0</v>
<v>Git-test1\Design01G\Power_v1_0\Power_v1_0.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs />
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>