
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v
# synth_design -part xc7z020clg484-3 -top lstm_gate_18_10_48_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top lstm_gate_18_10_48_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7188 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1502.535 ; gain = 27.895 ; free physical = 243985 ; free virtual = 307778
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lstm_gate_18_10_48_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'elementwise_mult_core_18_18_10_48_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2875]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4863]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4863]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_37_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4915]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_37_10' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4915]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_mult_core_18_18_10_48_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2875]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_48' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2222]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_48' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:2222]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_48_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:1734]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4442]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_18' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4442]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_48_10' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:1734]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4514]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mac_18_13_23_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5001]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mac_18_13_23_32' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5001]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_1_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5097]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_1_3' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5097]
INFO: [Synth 8-6157] synthesizing module 'abs_unit_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4967]
INFO: [Synth 8-6155] done synthesizing module 'abs_unit_18' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4967]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_32_11' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5047]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_32_11' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:5047]
INFO: [Synth 8-4471] merging register 'k_list_26_reg[12:0]' into 'k_list_25_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4617]
INFO: [Synth 8-4471] merging register 'k_list_28_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4619]
INFO: [Synth 8-4471] merging register 'k_list_30_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4621]
INFO: [Synth 8-4471] merging register 'k_list_31_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4622]
WARNING: [Synth 8-6014] Unused sequential element k_list_26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4617]
WARNING: [Synth 8-6014] Unused sequential element k_list_28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4619]
WARNING: [Synth 8-6014] Unused sequential element k_list_30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4621]
WARNING: [Synth 8-6014] Unused sequential element k_list_31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4622]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_core_18_18_10_32_1' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4514]
INFO: [Synth 8-6155] done synthesizing module 'lstm_gate_18_10_48_1' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.301 ; gain = 79.660 ; free physical = 243909 ; free virtual = 307701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.301 ; gain = 79.660 ; free physical = 244560 ; free virtual = 308352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.297 ; gain = 87.656 ; free physical = 244598 ; free virtual = 308391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1611.344 ; gain = 136.703 ; free physical = 244877 ; free virtual = 308671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |lstm_gate_18_10_48_1__GB0         |           1|     20429|
|2     |elementwise_add_core_18_18_48__GU |           1|      5139|
|3     |shift_register_group_18_48_10     |           1|     15552|
|4     |lstm_gate_18_10_48_1__GB3         |           1|     12702|
|5     |lstm_gate_18_10_48_1__GB4         |           1|     14819|
|6     |lstm_gate_18_10_48_1__GB5         |           1|     19053|
|7     |lstm_gate_18_10_48_1__GB6         |           1|     25404|
|8     |lstm_gate_18_10_48_1__GB7         |           1|     29639|
+------+----------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 48    
	   2 Input     28 Bit       Adders := 48    
	   2 Input     22 Bit       Adders := 48    
	   2 Input     18 Bit       Adders := 144   
+---Registers : 
	               37 Bit    Registers := 96    
	               32 Bit    Registers := 96    
	               28 Bit    Registers := 48    
	               22 Bit    Registers := 48    
	               18 Bit    Registers := 1536  
	               13 Bit    Registers := 2928  
	                1 Bit    Registers := 845   
+---Muxes : 
	   2 Input     37 Bit        Muxes := 48    
	   2 Input     35 Bit        Muxes := 48    
	   2 Input     32 Bit        Muxes := 96    
	   2 Input     23 Bit        Muxes := 48    
	   2 Input     18 Bit        Muxes := 48    
	   2 Input     13 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module elementwise_add_core_18_18_48__GU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 48    
+---Registers : 
	               18 Bit    Registers := 144   
	                1 Bit    Registers := 2     
Module shift_register_unit_18_18__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module dsp_signed_mult_18x18_unit_18_18_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_48_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 1     
Module elementwise_add_core_18_18_48__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 48    
+---Registers : 
	               18 Bit    Registers := 144   
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__23 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__25 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__30 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__31 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__33 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__34 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__35 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__36 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__37 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__38 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__39 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__40 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__41 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__42 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__43 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__44 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__45 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__46 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__47 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
INFO: [Synth 8-4471] merging register 'reg_ay_reg[17:0]' into 'reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4882]
INFO: [Synth 8-4471] merging register 'reg_by_reg[17:0]' into 'reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4884]
INFO: [Synth 8-4471] merging register 'reg_ax_reg[17:0]' into 'reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-4471] merging register 'reg_bx_reg[17:0]' into 'reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP reg_resa_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_ay_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_ax_reg is absorbed into DSP reg_resa_reg.
DSP Report: register reg_resa_reg is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: operator reg_resa0 is absorbed into DSP reg_resa_reg.
DSP Report: Generating DSP reg_resb_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register reg_by_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_bx_reg is absorbed into DSP reg_resb_reg.
DSP Report: register reg_resb_reg is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
DSP Report: operator reg_resb0 is absorbed into DSP reg_resb_reg.
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__47 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__47 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__47 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__47 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__47 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__47 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__47 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__47 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__47 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__46 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__46 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__46 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__46 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__46 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__46 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__46 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__46 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__46 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__45 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__45 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__45 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__45 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__45 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__45 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__45 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__45 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__45 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__44 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__44 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__44 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__44 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__44 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__44 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__44 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__44 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__44 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__43 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__43 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__43 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__43 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__43 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__43 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__43 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__43 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__43 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__42 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__42 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__42 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__42 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__42 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__42 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__42 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__42 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__42 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__41 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__41 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__41 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__41 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__41 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__41 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__41 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__41 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__41 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__40 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__40 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__40 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__40 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__40 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__40 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__40 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__40 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__40 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__39 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__39 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__39 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__39 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__39 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__39 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__39 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__39 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__39 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__38 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__38 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__38 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__38 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__38 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__38 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__38 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__38 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__38 has unconnected port in[0]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10__37 has unconnected port in[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_42/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_42/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_43/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_43/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_44/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_44/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_45/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_45/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_46/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_46/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_47/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_47/\k_list_16_reg[12] )
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_35/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_35/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_36/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_36/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_37/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_37/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_38/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_38/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_39/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_39/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_40/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_40/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_41/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_41/\k_list_16_reg[12] )
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_31_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_30_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_29_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_28_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_27_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_26_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_25_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_24_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_23_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_22_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_21_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_20_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_19_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_18_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_17_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_16_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_15_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_14_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_13_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_12_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_11_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_10_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_9_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_8_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_7_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_6_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_5_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_4_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_3_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_2_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_1_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_0_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_31_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_30_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_29_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_28_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_27_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_26_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_25_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_24_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_23_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_22_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_21_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_20_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_19_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_18_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_17_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_16_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_15_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_14_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_13_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_12_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_11_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_10_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_9_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_8_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_7_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_6_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_5_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_4_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_3_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_2_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_1_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_0_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_31_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_30_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_29_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_28_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_27_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_26_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_25_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_24_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_23_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_22_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_21_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_20_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_19_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_18_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_17_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_16_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_15_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_14_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_13_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_12_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_11_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_10_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_9_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_8_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_7_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_6_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_5_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_4_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_3_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_2_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_1_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_0_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_31_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_30_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_29_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_25/b_list_28_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_25/k_list_29_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_25/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_25/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_26/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_26/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_27/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_27/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_28/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_28/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_29/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_29/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_30/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_30/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_31/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_31/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_32/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_32/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_34/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_34/\k_list_16_reg[12] )
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_33/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_33/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_14/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_14/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_15/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_15/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_16/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_16/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_17/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_17/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_18/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_18/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_19/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_19/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_20/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_20/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_21/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_21/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_24/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_24/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_23/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_23/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_22/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_22/\k_list_16_reg[12] )
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_0/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_0/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_1/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_1/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_2/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_2/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_3/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_3/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_4/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_4/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_5/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_5/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_6/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_6/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_7/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_7/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_8/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_8/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_9/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_9/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_10/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_10/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_11/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_11/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_12/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_12/\k_list_16_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_core_18_18_10_32_1_inst_13/\k_list_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_core_18_18_10_32_1_inst_13/\k_list_16_reg[12] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:50 . Memory (MB): peak = 1856.879 ; gain = 382.238 ; free physical = 240206 ; free virtual = 304083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mult_18x18_unit_18_18_1 | (C+A2*B2)'   | 18     | 17     | 35     | -      | 36     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32         | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |lstm_gate_18_10_48_1__GB0         |           1|     12778|
|2     |elementwise_add_core_18_18_48__GU |           1|      3696|
|3     |shift_register_group_18_48_10     |           1|     15552|
|4     |lstm_gate_18_10_48_1__GB3         |           1|      2634|
|5     |lstm_gate_18_10_48_1__GB4         |           1|      3073|
|6     |lstm_gate_18_10_48_1__GB5         |           1|      3951|
|7     |lstm_gate_18_10_48_1__GB6         |           1|      5268|
|8     |lstm_gate_18_10_48_1__GB7         |           1|      6156|
+------+----------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1856.879 ; gain = 382.238 ; free physical = 240137 ; free virtual = 304014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |lstm_gate_18_10_48_1__GB0         |           1|     12778|
|2     |elementwise_add_core_18_18_48__GU |           1|      3696|
|3     |shift_register_group_18_48_10     |           1|     15552|
|4     |lstm_gate_18_10_48_1__GB3         |           1|      2634|
|5     |lstm_gate_18_10_48_1__GB4         |           1|      3073|
|6     |lstm_gate_18_10_48_1__GB5         |           1|      3951|
|7     |lstm_gate_18_10_48_1__GB6         |           1|      5268|
|8     |lstm_gate_18_10_48_1__GB7         |           1|      6156|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:57 . Memory (MB): peak = 1869.625 ; gain = 394.984 ; free physical = 239543 ; free virtual = 303426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |lstm_gate_18_10_48_1__GB0         |           1|      8505|
|2     |elementwise_add_core_18_18_48__GU |           1|      3696|
|3     |shift_register_group_18_48_10     |           1|     15552|
|4     |lstm_gate_18_10_48_1__GB3         |           1|      1476|
|5     |lstm_gate_18_10_48_1__GB4         |           1|      1722|
|6     |lstm_gate_18_10_48_1__GB5         |           1|      2214|
|7     |lstm_gate_18_10_48_1__GB6         |           1|      2952|
|8     |lstm_gate_18_10_48_1__GB7         |           1|      3453|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4881]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v:4883]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:02 . Memory (MB): peak = 1886.105 ; gain = 411.465 ; free physical = 240737 ; free virtual = 304638
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:02 . Memory (MB): peak = 1886.105 ; gain = 411.465 ; free physical = 240743 ; free virtual = 304643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1886.105 ; gain = 411.465 ; free physical = 240727 ; free virtual = 304633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1886.105 ; gain = 411.465 ; free physical = 240736 ; free virtual = 304640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1886.105 ; gain = 411.465 ; free physical = 240725 ; free virtual = 304625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1886.105 ; gain = 411.465 ; free physical = 240727 ; free virtual = 304628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_0_reg[17]  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_1_reg[17]  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_2_reg[17]  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_3_reg[17]  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_4_reg[17]  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_5_reg[17]  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_6_reg[17]  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_7_reg[17]  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_8_reg[17]  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_9_reg[17]  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_10_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_11_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_12_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_13_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_14_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_15_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_16_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_17_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_18_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_19_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_20_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_21_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_22_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_23_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_24_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_25_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_26_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_27_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_28_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_29_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_30_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_31_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_32_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_33_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_34_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_35_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_36_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_37_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_38_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_39_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_40_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_41_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_42_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_43_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_44_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_45_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_46_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/reg_A_47_reg[17] | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|lstm_gate_18_10_48_1 | elementwise_add_core_18_18_48_add_2/valid_C_reg      | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lstm_gate_18_10_48_1 | sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg        | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1536|
|2     |DSP48E1 |    96|
|3     |LUT1    |  1440|
|4     |LUT2    |  3364|
|5     |LUT3    |  3504|
|6     |LUT4    |    48|
|7     |LUT5    |   144|
|8     |LUT6    |   864|
|9     |SRL16E  |     2|
|10    |SRLC32E |   864|
|11    |FDRE    | 13852|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------+---------------------------------------+------+
|      |Instance                                      |Module                                 |Cells |
+------+----------------------------------------------+---------------------------------------+------+
|1     |top                                           |                                       | 25714|
|2     |  elementwise_add_core_18_18_48_add_1         |elementwise_add_core_18_18_48          |  2833|
|3     |  elementwise_add_core_18_18_48_add_2         |elementwise_add_core_18_18_48_0        |  3700|
|4     |  elementwise_mult_core_18_18_10_48_1_mult    |elementwise_mult_core_18_18_10_48_1    |  4801|
|5     |    dsp_signed_mult_18x18_unit_18_18_1_inst0  |dsp_signed_mult_18x18_unit_18_18_1     |     4|
|6     |    dsp_signed_mult_18x18_unit_18_18_1_inst10 |dsp_signed_mult_18x18_unit_18_18_1_283 |     4|
|7     |    dsp_signed_mult_18x18_unit_18_18_1_inst12 |dsp_signed_mult_18x18_unit_18_18_1_284 |     4|
|8     |    dsp_signed_mult_18x18_unit_18_18_1_inst14 |dsp_signed_mult_18x18_unit_18_18_1_285 |     4|
|9     |    dsp_signed_mult_18x18_unit_18_18_1_inst16 |dsp_signed_mult_18x18_unit_18_18_1_286 |     4|
|10    |    dsp_signed_mult_18x18_unit_18_18_1_inst18 |dsp_signed_mult_18x18_unit_18_18_1_287 |     4|
|11    |    dsp_signed_mult_18x18_unit_18_18_1_inst2  |dsp_signed_mult_18x18_unit_18_18_1_288 |     4|
|12    |    dsp_signed_mult_18x18_unit_18_18_1_inst20 |dsp_signed_mult_18x18_unit_18_18_1_289 |     4|
|13    |    dsp_signed_mult_18x18_unit_18_18_1_inst22 |dsp_signed_mult_18x18_unit_18_18_1_290 |     4|
|14    |    dsp_signed_mult_18x18_unit_18_18_1_inst24 |dsp_signed_mult_18x18_unit_18_18_1_291 |     4|
|15    |    dsp_signed_mult_18x18_unit_18_18_1_inst26 |dsp_signed_mult_18x18_unit_18_18_1_292 |     4|
|16    |    dsp_signed_mult_18x18_unit_18_18_1_inst28 |dsp_signed_mult_18x18_unit_18_18_1_293 |     4|
|17    |    dsp_signed_mult_18x18_unit_18_18_1_inst30 |dsp_signed_mult_18x18_unit_18_18_1_294 |     4|
|18    |    dsp_signed_mult_18x18_unit_18_18_1_inst32 |dsp_signed_mult_18x18_unit_18_18_1_295 |     4|
|19    |    dsp_signed_mult_18x18_unit_18_18_1_inst34 |dsp_signed_mult_18x18_unit_18_18_1_296 |     4|
|20    |    dsp_signed_mult_18x18_unit_18_18_1_inst36 |dsp_signed_mult_18x18_unit_18_18_1_297 |     4|
|21    |    dsp_signed_mult_18x18_unit_18_18_1_inst38 |dsp_signed_mult_18x18_unit_18_18_1_298 |     4|
|22    |    dsp_signed_mult_18x18_unit_18_18_1_inst4  |dsp_signed_mult_18x18_unit_18_18_1_299 |     4|
|23    |    dsp_signed_mult_18x18_unit_18_18_1_inst40 |dsp_signed_mult_18x18_unit_18_18_1_300 |     4|
|24    |    dsp_signed_mult_18x18_unit_18_18_1_inst42 |dsp_signed_mult_18x18_unit_18_18_1_301 |     4|
|25    |    dsp_signed_mult_18x18_unit_18_18_1_inst44 |dsp_signed_mult_18x18_unit_18_18_1_302 |     4|
|26    |    dsp_signed_mult_18x18_unit_18_18_1_inst46 |dsp_signed_mult_18x18_unit_18_18_1_303 |     4|
|27    |    dsp_signed_mult_18x18_unit_18_18_1_inst6  |dsp_signed_mult_18x18_unit_18_18_1_304 |     4|
|28    |    dsp_signed_mult_18x18_unit_18_18_1_inst8  |dsp_signed_mult_18x18_unit_18_18_1_305 |     4|
|29    |    fp_rounding_unit_1_37_10_inst0            |fp_rounding_unit_1_37_10               |    80|
|30    |    fp_rounding_unit_1_37_10_inst1            |fp_rounding_unit_1_37_10_306           |    79|
|31    |    fp_rounding_unit_1_37_10_inst10           |fp_rounding_unit_1_37_10_307           |    79|
|32    |    fp_rounding_unit_1_37_10_inst11           |fp_rounding_unit_1_37_10_308           |    79|
|33    |    fp_rounding_unit_1_37_10_inst12           |fp_rounding_unit_1_37_10_309           |    79|
|34    |    fp_rounding_unit_1_37_10_inst13           |fp_rounding_unit_1_37_10_310           |    79|
|35    |    fp_rounding_unit_1_37_10_inst14           |fp_rounding_unit_1_37_10_311           |    79|
|36    |    fp_rounding_unit_1_37_10_inst15           |fp_rounding_unit_1_37_10_312           |    79|
|37    |    fp_rounding_unit_1_37_10_inst16           |fp_rounding_unit_1_37_10_313           |    79|
|38    |    fp_rounding_unit_1_37_10_inst17           |fp_rounding_unit_1_37_10_314           |    79|
|39    |    fp_rounding_unit_1_37_10_inst18           |fp_rounding_unit_1_37_10_315           |    79|
|40    |    fp_rounding_unit_1_37_10_inst19           |fp_rounding_unit_1_37_10_316           |    79|
|41    |    fp_rounding_unit_1_37_10_inst2            |fp_rounding_unit_1_37_10_317           |    79|
|42    |    fp_rounding_unit_1_37_10_inst20           |fp_rounding_unit_1_37_10_318           |    79|
|43    |    fp_rounding_unit_1_37_10_inst21           |fp_rounding_unit_1_37_10_319           |    79|
|44    |    fp_rounding_unit_1_37_10_inst22           |fp_rounding_unit_1_37_10_320           |    79|
|45    |    fp_rounding_unit_1_37_10_inst23           |fp_rounding_unit_1_37_10_321           |    79|
|46    |    fp_rounding_unit_1_37_10_inst24           |fp_rounding_unit_1_37_10_322           |    79|
|47    |    fp_rounding_unit_1_37_10_inst25           |fp_rounding_unit_1_37_10_323           |    79|
|48    |    fp_rounding_unit_1_37_10_inst26           |fp_rounding_unit_1_37_10_324           |    79|
|49    |    fp_rounding_unit_1_37_10_inst27           |fp_rounding_unit_1_37_10_325           |    79|
|50    |    fp_rounding_unit_1_37_10_inst28           |fp_rounding_unit_1_37_10_326           |    79|
|51    |    fp_rounding_unit_1_37_10_inst29           |fp_rounding_unit_1_37_10_327           |    79|
|52    |    fp_rounding_unit_1_37_10_inst3            |fp_rounding_unit_1_37_10_328           |    79|
|53    |    fp_rounding_unit_1_37_10_inst30           |fp_rounding_unit_1_37_10_329           |    79|
|54    |    fp_rounding_unit_1_37_10_inst31           |fp_rounding_unit_1_37_10_330           |    79|
|55    |    fp_rounding_unit_1_37_10_inst32           |fp_rounding_unit_1_37_10_331           |    79|
|56    |    fp_rounding_unit_1_37_10_inst33           |fp_rounding_unit_1_37_10_332           |    79|
|57    |    fp_rounding_unit_1_37_10_inst34           |fp_rounding_unit_1_37_10_333           |    79|
|58    |    fp_rounding_unit_1_37_10_inst35           |fp_rounding_unit_1_37_10_334           |    79|
|59    |    fp_rounding_unit_1_37_10_inst36           |fp_rounding_unit_1_37_10_335           |    79|
|60    |    fp_rounding_unit_1_37_10_inst37           |fp_rounding_unit_1_37_10_336           |    79|
|61    |    fp_rounding_unit_1_37_10_inst38           |fp_rounding_unit_1_37_10_337           |    79|
|62    |    fp_rounding_unit_1_37_10_inst39           |fp_rounding_unit_1_37_10_338           |    79|
|63    |    fp_rounding_unit_1_37_10_inst4            |fp_rounding_unit_1_37_10_339           |    79|
|64    |    fp_rounding_unit_1_37_10_inst40           |fp_rounding_unit_1_37_10_340           |    79|
|65    |    fp_rounding_unit_1_37_10_inst41           |fp_rounding_unit_1_37_10_341           |    79|
|66    |    fp_rounding_unit_1_37_10_inst42           |fp_rounding_unit_1_37_10_342           |    79|
|67    |    fp_rounding_unit_1_37_10_inst43           |fp_rounding_unit_1_37_10_343           |    79|
|68    |    fp_rounding_unit_1_37_10_inst44           |fp_rounding_unit_1_37_10_344           |    79|
|69    |    fp_rounding_unit_1_37_10_inst45           |fp_rounding_unit_1_37_10_345           |    79|
|70    |    fp_rounding_unit_1_37_10_inst46           |fp_rounding_unit_1_37_10_346           |    79|
|71    |    fp_rounding_unit_1_37_10_inst47           |fp_rounding_unit_1_37_10_347           |    79|
|72    |    fp_rounding_unit_1_37_10_inst5            |fp_rounding_unit_1_37_10_348           |    79|
|73    |    fp_rounding_unit_1_37_10_inst6            |fp_rounding_unit_1_37_10_349           |    79|
|74    |    fp_rounding_unit_1_37_10_inst7            |fp_rounding_unit_1_37_10_350           |    79|
|75    |    fp_rounding_unit_1_37_10_inst8            |fp_rounding_unit_1_37_10_351           |    79|
|76    |    fp_rounding_unit_1_37_10_inst9            |fp_rounding_unit_1_37_10_352           |    79|
|77    |  shift_register_group_18_48_10_Ct            |shift_register_group_18_48_10          |  2615|
|78    |    shift_register_unit_18_18_inst_0          |shift_register_unit_18_18              |    77|
|79    |    shift_register_unit_18_18_inst_1          |shift_register_unit_18_18_236          |    54|
|80    |    shift_register_unit_18_18_inst_10         |shift_register_unit_18_18_237          |    54|
|81    |    shift_register_unit_18_18_inst_11         |shift_register_unit_18_18_238          |    54|
|82    |    shift_register_unit_18_18_inst_12         |shift_register_unit_18_18_239          |    54|
|83    |    shift_register_unit_18_18_inst_13         |shift_register_unit_18_18_240          |    54|
|84    |    shift_register_unit_18_18_inst_14         |shift_register_unit_18_18_241          |    54|
|85    |    shift_register_unit_18_18_inst_15         |shift_register_unit_18_18_242          |    54|
|86    |    shift_register_unit_18_18_inst_16         |shift_register_unit_18_18_243          |    54|
|87    |    shift_register_unit_18_18_inst_17         |shift_register_unit_18_18_244          |    54|
|88    |    shift_register_unit_18_18_inst_18         |shift_register_unit_18_18_245          |    54|
|89    |    shift_register_unit_18_18_inst_19         |shift_register_unit_18_18_246          |    54|
|90    |    shift_register_unit_18_18_inst_2          |shift_register_unit_18_18_247          |    54|
|91    |    shift_register_unit_18_18_inst_20         |shift_register_unit_18_18_248          |    54|
|92    |    shift_register_unit_18_18_inst_21         |shift_register_unit_18_18_249          |    54|
|93    |    shift_register_unit_18_18_inst_22         |shift_register_unit_18_18_250          |    54|
|94    |    shift_register_unit_18_18_inst_23         |shift_register_unit_18_18_251          |    54|
|95    |    shift_register_unit_18_18_inst_24         |shift_register_unit_18_18_252          |    54|
|96    |    shift_register_unit_18_18_inst_25         |shift_register_unit_18_18_253          |    54|
|97    |    shift_register_unit_18_18_inst_26         |shift_register_unit_18_18_254          |    54|
|98    |    shift_register_unit_18_18_inst_27         |shift_register_unit_18_18_255          |    54|
|99    |    shift_register_unit_18_18_inst_28         |shift_register_unit_18_18_256          |    54|
|100   |    shift_register_unit_18_18_inst_29         |shift_register_unit_18_18_257          |    54|
|101   |    shift_register_unit_18_18_inst_3          |shift_register_unit_18_18_258          |    54|
|102   |    shift_register_unit_18_18_inst_30         |shift_register_unit_18_18_259          |    54|
|103   |    shift_register_unit_18_18_inst_31         |shift_register_unit_18_18_260          |    54|
|104   |    shift_register_unit_18_18_inst_32         |shift_register_unit_18_18_261          |    54|
|105   |    shift_register_unit_18_18_inst_33         |shift_register_unit_18_18_262          |    54|
|106   |    shift_register_unit_18_18_inst_34         |shift_register_unit_18_18_263          |    54|
|107   |    shift_register_unit_18_18_inst_35         |shift_register_unit_18_18_264          |    54|
|108   |    shift_register_unit_18_18_inst_36         |shift_register_unit_18_18_265          |    54|
|109   |    shift_register_unit_18_18_inst_37         |shift_register_unit_18_18_266          |    54|
|110   |    shift_register_unit_18_18_inst_38         |shift_register_unit_18_18_267          |    54|
|111   |    shift_register_unit_18_18_inst_39         |shift_register_unit_18_18_268          |    54|
|112   |    shift_register_unit_18_18_inst_4          |shift_register_unit_18_18_269          |    54|
|113   |    shift_register_unit_18_18_inst_40         |shift_register_unit_18_18_270          |    54|
|114   |    shift_register_unit_18_18_inst_41         |shift_register_unit_18_18_271          |    54|
|115   |    shift_register_unit_18_18_inst_42         |shift_register_unit_18_18_272          |    54|
|116   |    shift_register_unit_18_18_inst_43         |shift_register_unit_18_18_273          |    54|
|117   |    shift_register_unit_18_18_inst_44         |shift_register_unit_18_18_274          |    54|
|118   |    shift_register_unit_18_18_inst_45         |shift_register_unit_18_18_275          |    54|
|119   |    shift_register_unit_18_18_inst_46         |shift_register_unit_18_18_276          |    54|
|120   |    shift_register_unit_18_18_inst_47         |shift_register_unit_18_18_277          |    54|
|121   |    shift_register_unit_18_18_inst_5          |shift_register_unit_18_18_278          |    54|
|122   |    shift_register_unit_18_18_inst_6          |shift_register_unit_18_18_279          |    54|
|123   |    shift_register_unit_18_18_inst_7          |shift_register_unit_18_18_280          |    54|
|124   |    shift_register_unit_18_18_inst_8          |shift_register_unit_18_18_281          |    54|
|125   |    shift_register_unit_18_18_inst_9          |shift_register_unit_18_18_282          |    54|
|126   |  sigmoid_core_18_18_10_32_1_inst_0           |sigmoid_core_18_18_10_32_1             |   250|
|127   |    abs_unit_18_inst                          |abs_unit_18_232                        |    47|
|128   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_233         |    78|
|129   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_234           |    81|
|130   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_235            |     4|
|131   |  sigmoid_core_18_18_10_32_1_inst_1           |sigmoid_core_18_18_10_32_1_1           |   245|
|132   |    abs_unit_18_inst                          |abs_unit_18_228                        |    47|
|133   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_229         |    78|
|134   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_230           |    78|
|135   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_231            |     4|
|136   |  sigmoid_core_18_18_10_32_1_inst_10          |sigmoid_core_18_18_10_32_1_2           |   245|
|137   |    abs_unit_18_inst                          |abs_unit_18_224                        |    47|
|138   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_225         |    78|
|139   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_226           |    78|
|140   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_227            |     4|
|141   |  sigmoid_core_18_18_10_32_1_inst_11          |sigmoid_core_18_18_10_32_1_3           |   245|
|142   |    abs_unit_18_inst                          |abs_unit_18_220                        |    47|
|143   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_221         |    78|
|144   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_222           |    78|
|145   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_223            |     4|
|146   |  sigmoid_core_18_18_10_32_1_inst_12          |sigmoid_core_18_18_10_32_1_4           |   245|
|147   |    abs_unit_18_inst                          |abs_unit_18_216                        |    47|
|148   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_217         |    78|
|149   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_218           |    78|
|150   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_219            |     4|
|151   |  sigmoid_core_18_18_10_32_1_inst_13          |sigmoid_core_18_18_10_32_1_5           |   245|
|152   |    abs_unit_18_inst                          |abs_unit_18_212                        |    47|
|153   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_213         |    78|
|154   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_214           |    78|
|155   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_215            |     4|
|156   |  sigmoid_core_18_18_10_32_1_inst_14          |sigmoid_core_18_18_10_32_1_6           |   245|
|157   |    abs_unit_18_inst                          |abs_unit_18_208                        |    47|
|158   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_209         |    78|
|159   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_210           |    78|
|160   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_211            |     4|
|161   |  sigmoid_core_18_18_10_32_1_inst_15          |sigmoid_core_18_18_10_32_1_7           |   245|
|162   |    abs_unit_18_inst                          |abs_unit_18_204                        |    47|
|163   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_205         |    78|
|164   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_206           |    78|
|165   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_207            |     4|
|166   |  sigmoid_core_18_18_10_32_1_inst_16          |sigmoid_core_18_18_10_32_1_8           |   245|
|167   |    abs_unit_18_inst                          |abs_unit_18_200                        |    47|
|168   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_201         |    78|
|169   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_202           |    78|
|170   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_203            |     4|
|171   |  sigmoid_core_18_18_10_32_1_inst_17          |sigmoid_core_18_18_10_32_1_9           |   245|
|172   |    abs_unit_18_inst                          |abs_unit_18_196                        |    47|
|173   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_197         |    78|
|174   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_198           |    78|
|175   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_199            |     4|
|176   |  sigmoid_core_18_18_10_32_1_inst_18          |sigmoid_core_18_18_10_32_1_10          |   245|
|177   |    abs_unit_18_inst                          |abs_unit_18_192                        |    47|
|178   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_193         |    78|
|179   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_194           |    78|
|180   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_195            |     4|
|181   |  sigmoid_core_18_18_10_32_1_inst_19          |sigmoid_core_18_18_10_32_1_11          |   245|
|182   |    abs_unit_18_inst                          |abs_unit_18_188                        |    47|
|183   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_189         |    78|
|184   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_190           |    78|
|185   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_191            |     4|
|186   |  sigmoid_core_18_18_10_32_1_inst_2           |sigmoid_core_18_18_10_32_1_12          |   245|
|187   |    abs_unit_18_inst                          |abs_unit_18_184                        |    47|
|188   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_185         |    78|
|189   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_186           |    78|
|190   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_187            |     4|
|191   |  sigmoid_core_18_18_10_32_1_inst_20          |sigmoid_core_18_18_10_32_1_13          |   245|
|192   |    abs_unit_18_inst                          |abs_unit_18_180                        |    47|
|193   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_181         |    78|
|194   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_182           |    78|
|195   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_183            |     4|
|196   |  sigmoid_core_18_18_10_32_1_inst_21          |sigmoid_core_18_18_10_32_1_14          |   245|
|197   |    abs_unit_18_inst                          |abs_unit_18_176                        |    47|
|198   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_177         |    78|
|199   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_178           |    78|
|200   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_179            |     4|
|201   |  sigmoid_core_18_18_10_32_1_inst_22          |sigmoid_core_18_18_10_32_1_15          |   245|
|202   |    abs_unit_18_inst                          |abs_unit_18_172                        |    47|
|203   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_173         |    78|
|204   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_174           |    78|
|205   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_175            |     4|
|206   |  sigmoid_core_18_18_10_32_1_inst_23          |sigmoid_core_18_18_10_32_1_16          |   245|
|207   |    abs_unit_18_inst                          |abs_unit_18_168                        |    47|
|208   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_169         |    78|
|209   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_170           |    78|
|210   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_171            |     4|
|211   |  sigmoid_core_18_18_10_32_1_inst_24          |sigmoid_core_18_18_10_32_1_17          |   245|
|212   |    abs_unit_18_inst                          |abs_unit_18_164                        |    47|
|213   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_165         |    78|
|214   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_166           |    78|
|215   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_167            |     4|
|216   |  sigmoid_core_18_18_10_32_1_inst_25          |sigmoid_core_18_18_10_32_1_18          |   245|
|217   |    abs_unit_18_inst                          |abs_unit_18_160                        |    47|
|218   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_161         |    78|
|219   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_162           |    78|
|220   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_163            |     4|
|221   |  sigmoid_core_18_18_10_32_1_inst_26          |sigmoid_core_18_18_10_32_1_19          |   245|
|222   |    abs_unit_18_inst                          |abs_unit_18_156                        |    47|
|223   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_157         |    78|
|224   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_158           |    78|
|225   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_159            |     4|
|226   |  sigmoid_core_18_18_10_32_1_inst_27          |sigmoid_core_18_18_10_32_1_20          |   245|
|227   |    abs_unit_18_inst                          |abs_unit_18_152                        |    47|
|228   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_153         |    78|
|229   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_154           |    78|
|230   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_155            |     4|
|231   |  sigmoid_core_18_18_10_32_1_inst_28          |sigmoid_core_18_18_10_32_1_21          |   245|
|232   |    abs_unit_18_inst                          |abs_unit_18_148                        |    47|
|233   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_149         |    78|
|234   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_150           |    78|
|235   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_151            |     4|
|236   |  sigmoid_core_18_18_10_32_1_inst_29          |sigmoid_core_18_18_10_32_1_22          |   245|
|237   |    abs_unit_18_inst                          |abs_unit_18_144                        |    47|
|238   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_145         |    78|
|239   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_146           |    78|
|240   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_147            |     4|
|241   |  sigmoid_core_18_18_10_32_1_inst_3           |sigmoid_core_18_18_10_32_1_23          |   245|
|242   |    abs_unit_18_inst                          |abs_unit_18_140                        |    47|
|243   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_141         |    78|
|244   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_142           |    78|
|245   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_143            |     4|
|246   |  sigmoid_core_18_18_10_32_1_inst_30          |sigmoid_core_18_18_10_32_1_24          |   245|
|247   |    abs_unit_18_inst                          |abs_unit_18_136                        |    47|
|248   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_137         |    78|
|249   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_138           |    78|
|250   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_139            |     4|
|251   |  sigmoid_core_18_18_10_32_1_inst_31          |sigmoid_core_18_18_10_32_1_25          |   245|
|252   |    abs_unit_18_inst                          |abs_unit_18_132                        |    47|
|253   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_133         |    78|
|254   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_134           |    78|
|255   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_135            |     4|
|256   |  sigmoid_core_18_18_10_32_1_inst_32          |sigmoid_core_18_18_10_32_1_26          |   245|
|257   |    abs_unit_18_inst                          |abs_unit_18_128                        |    47|
|258   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_129         |    78|
|259   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_130           |    78|
|260   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_131            |     4|
|261   |  sigmoid_core_18_18_10_32_1_inst_33          |sigmoid_core_18_18_10_32_1_27          |   245|
|262   |    abs_unit_18_inst                          |abs_unit_18_124                        |    47|
|263   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_125         |    78|
|264   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_126           |    78|
|265   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_127            |     4|
|266   |  sigmoid_core_18_18_10_32_1_inst_34          |sigmoid_core_18_18_10_32_1_28          |   245|
|267   |    abs_unit_18_inst                          |abs_unit_18_120                        |    47|
|268   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_121         |    78|
|269   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_122           |    78|
|270   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_123            |     4|
|271   |  sigmoid_core_18_18_10_32_1_inst_35          |sigmoid_core_18_18_10_32_1_29          |   245|
|272   |    abs_unit_18_inst                          |abs_unit_18_116                        |    47|
|273   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_117         |    78|
|274   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_118           |    78|
|275   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_119            |     4|
|276   |  sigmoid_core_18_18_10_32_1_inst_36          |sigmoid_core_18_18_10_32_1_30          |   245|
|277   |    abs_unit_18_inst                          |abs_unit_18_112                        |    47|
|278   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_113         |    78|
|279   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_114           |    78|
|280   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_115            |     4|
|281   |  sigmoid_core_18_18_10_32_1_inst_37          |sigmoid_core_18_18_10_32_1_31          |   245|
|282   |    abs_unit_18_inst                          |abs_unit_18_108                        |    47|
|283   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_109         |    78|
|284   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_110           |    78|
|285   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_111            |     4|
|286   |  sigmoid_core_18_18_10_32_1_inst_38          |sigmoid_core_18_18_10_32_1_32          |   245|
|287   |    abs_unit_18_inst                          |abs_unit_18_104                        |    47|
|288   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_105         |    78|
|289   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_106           |    78|
|290   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_107            |     4|
|291   |  sigmoid_core_18_18_10_32_1_inst_39          |sigmoid_core_18_18_10_32_1_33          |   245|
|292   |    abs_unit_18_inst                          |abs_unit_18_100                        |    47|
|293   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_101         |    78|
|294   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_102           |    78|
|295   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_103            |     4|
|296   |  sigmoid_core_18_18_10_32_1_inst_4           |sigmoid_core_18_18_10_32_1_34          |   245|
|297   |    abs_unit_18_inst                          |abs_unit_18_96                         |    47|
|298   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_97          |    78|
|299   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_98            |    78|
|300   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_99             |     4|
|301   |  sigmoid_core_18_18_10_32_1_inst_40          |sigmoid_core_18_18_10_32_1_35          |   245|
|302   |    abs_unit_18_inst                          |abs_unit_18_92                         |    47|
|303   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_93          |    78|
|304   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_94            |    78|
|305   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_95             |     4|
|306   |  sigmoid_core_18_18_10_32_1_inst_41          |sigmoid_core_18_18_10_32_1_36          |   245|
|307   |    abs_unit_18_inst                          |abs_unit_18_88                         |    47|
|308   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_89          |    78|
|309   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_90            |    78|
|310   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_91             |     4|
|311   |  sigmoid_core_18_18_10_32_1_inst_42          |sigmoid_core_18_18_10_32_1_37          |   245|
|312   |    abs_unit_18_inst                          |abs_unit_18_84                         |    47|
|313   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_85          |    78|
|314   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_86            |    78|
|315   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_87             |     4|
|316   |  sigmoid_core_18_18_10_32_1_inst_43          |sigmoid_core_18_18_10_32_1_38          |   245|
|317   |    abs_unit_18_inst                          |abs_unit_18_80                         |    47|
|318   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_81          |    78|
|319   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_82            |    78|
|320   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_83             |     4|
|321   |  sigmoid_core_18_18_10_32_1_inst_44          |sigmoid_core_18_18_10_32_1_39          |   245|
|322   |    abs_unit_18_inst                          |abs_unit_18_76                         |    47|
|323   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_77          |    78|
|324   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_78            |    78|
|325   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_79             |     4|
|326   |  sigmoid_core_18_18_10_32_1_inst_45          |sigmoid_core_18_18_10_32_1_40          |   245|
|327   |    abs_unit_18_inst                          |abs_unit_18_72                         |    47|
|328   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_73          |    78|
|329   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_74            |    78|
|330   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_75             |     4|
|331   |  sigmoid_core_18_18_10_32_1_inst_46          |sigmoid_core_18_18_10_32_1_41          |   245|
|332   |    abs_unit_18_inst                          |abs_unit_18_68                         |    47|
|333   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_69          |    78|
|334   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_70            |    78|
|335   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_71             |     4|
|336   |  sigmoid_core_18_18_10_32_1_inst_47          |sigmoid_core_18_18_10_32_1_42          |   245|
|337   |    abs_unit_18_inst                          |abs_unit_18_64                         |    47|
|338   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_65          |    78|
|339   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_66            |    78|
|340   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_67             |     4|
|341   |  sigmoid_core_18_18_10_32_1_inst_5           |sigmoid_core_18_18_10_32_1_43          |   245|
|342   |    abs_unit_18_inst                          |abs_unit_18_60                         |    47|
|343   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_61          |    78|
|344   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_62            |    78|
|345   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_63             |     4|
|346   |  sigmoid_core_18_18_10_32_1_inst_6           |sigmoid_core_18_18_10_32_1_44          |   245|
|347   |    abs_unit_18_inst                          |abs_unit_18_56                         |    47|
|348   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_57          |    78|
|349   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_58            |    78|
|350   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_59             |     4|
|351   |  sigmoid_core_18_18_10_32_1_inst_7           |sigmoid_core_18_18_10_32_1_45          |   245|
|352   |    abs_unit_18_inst                          |abs_unit_18_52                         |    47|
|353   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_53          |    78|
|354   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_54            |    78|
|355   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_55             |     4|
|356   |  sigmoid_core_18_18_10_32_1_inst_8           |sigmoid_core_18_18_10_32_1_46          |   245|
|357   |    abs_unit_18_inst                          |abs_unit_18_48                         |    47|
|358   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32_49          |    78|
|359   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11_50            |    78|
|360   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3_51             |     4|
|361   |  sigmoid_core_18_18_10_32_1_inst_9           |sigmoid_core_18_18_10_32_1_47          |   245|
|362   |    abs_unit_18_inst                          |abs_unit_18                            |    47|
|363   |    dsp_signed_mac_18_13_23_32_inst           |dsp_signed_mac_18_13_23_32             |    78|
|364   |    fp_rounding_unit_1_32_11_inst             |fp_rounding_unit_1_32_11               |    78|
|365   |    shift_register_unit_1_3_inst              |shift_register_unit_1_3                |     4|
+------+----------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1886.105 ; gain = 411.465 ; free physical = 240726 ; free virtual = 304627
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 1890.012 ; gain = 415.371 ; free physical = 242874 ; free virtual = 306774
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:05 . Memory (MB): peak = 1890.012 ; gain = 415.371 ; free physical = 242881 ; free virtual = 306775
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1632 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1962.270 ; gain = 0.000 ; free physical = 242420 ; free virtual = 306322
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
433 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:12 . Memory (MB): peak = 1962.270 ; gain = 487.727 ; free physical = 242468 ; free virtual = 306370
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2517.926 ; gain = 555.656 ; free physical = 241625 ; free virtual = 305553
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.926 ; gain = 0.000 ; free physical = 241767 ; free virtual = 305696
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2541.938 ; gain = 0.000 ; free physical = 241708 ; free virtual = 305660
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2541.945 ; gain = 24.020 ; free physical = 243581 ; free virtual = 307506
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2690.207 ; gain = 0.004 ; free physical = 242307 ; free virtual = 306233

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12f2e08cc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 242151 ; free virtual = 306077

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12f2e08cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 242123 ; free virtual = 306049
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12f2e08cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 242057 ; free virtual = 305984
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 128ad9fa2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 242016 ; free virtual = 305943
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 128ad9fa2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 241946 ; free virtual = 305873
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: cf4bb74b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 241957 ; free virtual = 305883
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cf4bb74b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 241952 ; free virtual = 305878
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 241956 ; free virtual = 305883
Ending Logic Optimization Task | Checksum: cf4bb74b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 241955 ; free virtual = 305881

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cf4bb74b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 241932 ; free virtual = 305859

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cf4bb74b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 241927 ; free virtual = 305854

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 241927 ; free virtual = 305853
Ending Netlist Obfuscation Task | Checksum: cf4bb74b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2690.207 ; gain = 0.000 ; free physical = 241901 ; free virtual = 305827
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2690.207 ; gain = 0.004 ; free physical = 241911 ; free virtual = 305837
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: cf4bb74b
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module lstm_gate_18_10_48_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2774.207 ; gain = 52.004 ; free physical = 241224 ; free virtual = 305174
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.411 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.207 ; gain = 89.004 ; free physical = 241218 ; free virtual = 305189
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.348 ; gain = 272.145 ; free physical = 241114 ; free virtual = 305100
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242244 ; free virtual = 306229
Power optimization passes: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3048.348 ; gain = 326.145 ; free physical = 242244 ; free virtual = 306229

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242418 ; free virtual = 306402


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design lstm_gate_18_10_48_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 13852
Number of SRLs augmented: 0  newly gated: 0 Total: 866
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: cf4bb74b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242407 ; free virtual = 306391
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: cf4bb74b
Power optimization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3048.348 ; gain = 358.141 ; free physical = 242425 ; free virtual = 306410
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 23192800 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cf4bb74b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242472 ; free virtual = 306457
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: cf4bb74b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242478 ; free virtual = 306462
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: cf4bb74b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242468 ; free virtual = 306453
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: cf4bb74b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242422 ; free virtual = 306407
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cf4bb74b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242422 ; free virtual = 306407

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242422 ; free virtual = 306407
Ending Netlist Obfuscation Task | Checksum: cf4bb74b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242425 ; free virtual = 306410
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.348 ; gain = 358.141 ; free physical = 242425 ; free virtual = 306410
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242134 ; free virtual = 306067
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 30c46db0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242133 ; free virtual = 306066
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242118 ; free virtual = 306051

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5d9bc7e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242961 ; free virtual = 306893

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1254c7265

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 243986 ; free virtual = 307917

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1254c7265

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 243984 ; free virtual = 307915
Phase 1 Placer Initialization | Checksum: 1254c7265

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 243982 ; free virtual = 307913

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 65eae5a0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 243949 ; free virtual = 307880

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242665 ; free virtual = 306597

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: cc364a65

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242645 ; free virtual = 306577
Phase 2 Global Placement | Checksum: 212bec514

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242554 ; free virtual = 306486

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 212bec514

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242540 ; free virtual = 306472

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cf5b89ba

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242053 ; free virtual = 306021

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1909300e3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242089 ; free virtual = 306057

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1550fba8c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242191 ; free virtual = 306159

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14d7c33ae

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242149 ; free virtual = 306118

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bc0a0425

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242413 ; free virtual = 306382

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c02e8f9b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242411 ; free virtual = 306380
Phase 3 Detail Placement | Checksum: c02e8f9b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242412 ; free virtual = 306381

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9ef31a7c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 9ef31a7c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242182 ; free virtual = 306150
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.827. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e5b5a226

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242125 ; free virtual = 306093
Phase 4.1 Post Commit Optimization | Checksum: e5b5a226

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242108 ; free virtual = 306077

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e5b5a226

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242109 ; free virtual = 306078

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e5b5a226

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242097 ; free virtual = 306065

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242096 ; free virtual = 306064
Phase 4.4 Final Placement Cleanup | Checksum: f185eaa5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242091 ; free virtual = 306060
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f185eaa5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242164 ; free virtual = 306133
Ending Placer Task | Checksum: 841adeaf

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242219 ; free virtual = 306187
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:36 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242241 ; free virtual = 306209
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242116 ; free virtual = 306085
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242049 ; free virtual = 306024
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 241859 ; free virtual = 305858
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240642 ; free virtual = 304618
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1aaece48 ConstDB: 0 ShapeSum: 696c1067 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_20[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_20[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_20[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_20[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_21[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_21[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_21[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_21[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weight_22[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weight_22[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_22[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_22[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_22[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_22[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_22[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_22[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_22[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_22[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_22[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_22[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_22[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_22[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_22[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_22[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_22[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_22[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_22[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_22[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_22[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_22[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 8d2a3109

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 239335 ; free virtual = 303321
Post Restoration Checksum: NetGraph: 42db63f8 NumContArr: 4a4ecd11 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8d2a3109

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 239327 ; free virtual = 303313

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8d2a3109

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 239310 ; free virtual = 303295

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8d2a3109

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 239312 ; free virtual = 303297
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2087bc3bf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 239273 ; free virtual = 303261
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.849  | TNS=0.000  | WHS=0.069  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 164f0f7fa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240438 ; free virtual = 304422

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 132232679

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240469 ; free virtual = 304453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 584
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 181ac63b3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240427 ; free virtual = 304432
Phase 4 Rip-up And Reroute | Checksum: 181ac63b3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240426 ; free virtual = 304432

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 181ac63b3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240429 ; free virtual = 304436

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 181ac63b3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240441 ; free virtual = 304449
Phase 5 Delay and Skew Optimization | Checksum: 181ac63b3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240437 ; free virtual = 304445

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14574cc02

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240448 ; free virtual = 304457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.365  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14574cc02

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240395 ; free virtual = 304404
Phase 6 Post Hold Fix | Checksum: 14574cc02

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240395 ; free virtual = 304403

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32852 %
  Global Horizontal Routing Utilization  = 2.43484 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bb6f673d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240387 ; free virtual = 304395

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bb6f673d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240386 ; free virtual = 304394

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23e3ec740

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240405 ; free virtual = 304414

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.365  | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23e3ec740

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240403 ; free virtual = 304412
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240444 ; free virtual = 304453

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240444 ; free virtual = 304453
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240447 ; free virtual = 304456
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240425 ; free virtual = 304445
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 240382 ; free virtual = 304427
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242280 ; free virtual = 306289
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3048.348 ; gain = 0.000 ; free physical = 242170 ; free virtual = 306229
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 23:50:32 2022...
