Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Aug 19 21:07:18 2024
| Host         : DESKTOP-I4589KT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RGB_GPU_control_sets_placed.rpt
| Design       : RGB_GPU
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              24 |            9 |
| Yes          | No                    | No                     |               6 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |              Enable Signal              |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-----------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                     |                                         | sync_unit/frame_unit/hsync_reg0                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                     |                                         | sync_unit/frame_unit/vsync_reg0                                           |                1 |              1 |         1.00 |
|  sync_unit/frame_unit/q_reg_reg[0] |                                         | dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  sync_unit/frame_unit/q_reg_reg[0] |                                         | dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                     |                                         |                                                                           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                     | sync_unit/frame_unit/hc_reg[10]_i_1_n_0 | sync_unit/frame_unit/vc_reg[10]_i_1_n_0                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                     | sync_unit/frame_unit/hc_reg[10]_i_1_n_0 |                                                                           |                2 |              6 |         3.00 |
|  sync_unit/frame_unit/q_reg_reg[0] |                                         |                                                                           |                5 |              8 |         1.60 |
|  sync_unit/frame_unit/q_reg_reg[0] |                                         | dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                     | sync_unit/frame_unit/q_reg_reg[0]       | sync_unit/frame_unit/hc_reg[10]_i_1_n_0                                   |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                     |                                         | sync_unit/frame_unit/vc_reg_reg[9]_0                                      |                4 |             12 |         3.00 |
+------------------------------------+-----------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+


