INFO: [VRFC 10-163] Analyzing VHDL file "H:/My Drive/EPFL/Bachelor Semester 5/Digital systems design/Shared with Simon/digital-systems-design/lab04/project_1.srcs/sources_1/new/arbiter.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'arbiter'
