// Seed: 2775551110
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  logic [7:0] id_5;
  wire id_6;
  assign id_1 = id_6;
  assign id_5[1'b0] = id_4;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0
);
  reg id_2, id_3;
  initial id_2 <= -1;
  always id_2 = 1'b0;
  always begin : LABEL_0
    id_2 = id_3;
    id_2 <= 1;
  end
  tri id_4, id_5, id_6, id_7;
  assign id_6 = id_5 - 1'b0;
  wor id_8;
  wor id_9, id_10;
  uwire id_11;
  wire  id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8
  );
  wire id_13;
  assign id_3 = -1 - -1;
  wire id_14, id_15;
  always id_7 = -1;
endmodule
