/* Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(5SGXEA7N2F45) Path("D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/output_files/") File("pcie_de_gen1_x8_ast128.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
