---
source: fud2/tests/tests.rs
assertion_line: 251
---
[
    (
        "axi-wrapped",
        "calyx",
        "calyx",
    ),
    (
        "calyx-noverify",
        "calyx",
        "verilog-noverify",
    ),
    (
        "calyx-to-cider",
        "calyx",
        "cider",
    ),
    (
        "calyx-to-cocotb-axi",
        "verilog-noverify",
        "cocotb-axi",
    ),
    (
        "calyx-to-firrtl",
        "calyx",
        "firrtl",
    ),
    (
        "calyx-to-instrumented-verilog",
        "calyx",
        "verilog-instrumented",
    ),
    (
        "calyx-to-verilog",
        "calyx",
        "verilog",
    ),
    (
        "calyx-to-yxi",
        "calyx",
        "yxi",
    ),
    (
        "cider",
        "cider",
        "dat",
    ),
    (
        "dahlia-to-calyx",
        "dahlia",
        "calyx",
    ),
    (
        "debug",
        "cider",
        "cider-debug",
    ),
    (
        "firrtl",
        "firrtl",
        "verilog-refmem",
    ),
    (
        "firrtl-noverify",
        "firrtl",
        "verilog-refmem-noverify",
    ),
    (
        "firrtl-with-primitives",
        "calyx",
        "firrtl-with-primitives",
    ),
    (
        "firrtl-with-primitives",
        "firrtl-with-primitives",
        "verilog-refmem",
    ),
    (
        "firrtl-with-primitives-noverify",
        "firrtl-with-primitives",
        "verilog-refmem-noverify",
    ),
    (
        "icarus",
        "verilog-noverify",
        "sim",
    ),
    (
        "icarus-refmem",
        "verilog-refmem-noverify",
        "sim",
    ),
    (
        "instrumented-trace-to-profiled",
        "vcd-instrumented",
        "flamegraph",
    ),
    (
        "mrxl-to-calyx",
        "mrxl",
        "calyx",
    ),
    (
        "primitive-uses",
        "calyx",
        "primitive-uses-json",
    ),
    (
        "simulate",
        "sim",
        "dat",
    ),
    (
        "trace",
        "sim",
        "vcd",
    ),
    (
        "trace-instrumented",
        "sim-instrumented",
        "vcd-instrumented",
    ),
    (
        "verilator",
        "verilog",
        "sim",
    ),
    (
        "verilator-instrumented",
        "verilog-instrumented",
        "sim-instrumented",
    ),
    (
        "verilator-refmem",
        "verilog-refmem",
        "sim",
    ),
    (
        "xclbin",
        "xo",
        "xclbin",
    ),
    (
        "xo",
        "calyx",
        "xo",
    ),
    (
        "xrt",
        "xclbin",
        "dat",
    ),
    (
        "xrt-trace",
        "xclbin",
        "vcd",
    ),
]
