# Systolic_Array

Created a Systolic Array and its controller. Architecture given in diagram below

Verilog/SV code for design given in src directory. 
![plot](./Systolic_array_block_diagram.png)

Top level testbench : sim/tb_corelet.sv
The test vectors were generated through a quantised aware model of VGGNet trained on CIFAR dataset and exported through Pytorch
