
Neopixel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ec0  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00002ec0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000016c  20000070  00002f30  00010070  2**2
                  ALLOC
  3 .stack        00002004  200001dc  0000309c  00010070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010070  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001fa28  00000000  00000000  000100f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002de0  00000000  00000000  0002fb1b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000045ab  00000000  00000000  000328fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000508  00000000  00000000  00036ea6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000500  00000000  00000000  000373ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018c0d  00000000  00000000  000378ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000bb67  00000000  00000000  000504bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00084214  00000000  00000000  0005c022  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001348  00000000  00000000  000e0238  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200021e0 	.word	0x200021e0
       4:	000018d9 	.word	0x000018d9
       8:	000018d5 	.word	0x000018d5
       c:	000018d5 	.word	0x000018d5
	...
      2c:	000018d5 	.word	0x000018d5
	...
      38:	000018d5 	.word	0x000018d5
      3c:	000018d5 	.word	0x000018d5
      40:	000018d5 	.word	0x000018d5
      44:	000018d5 	.word	0x000018d5
      48:	000018d5 	.word	0x000018d5
      4c:	000018d5 	.word	0x000018d5
      50:	000018d5 	.word	0x000018d5
      54:	000018d5 	.word	0x000018d5
      58:	000018d5 	.word	0x000018d5
      5c:	000018d5 	.word	0x000018d5
      60:	000018d5 	.word	0x000018d5
      64:	00000e61 	.word	0x00000e61
      68:	00000e71 	.word	0x00000e71
      6c:	00000e81 	.word	0x00000e81
      70:	00000e91 	.word	0x00000e91
      74:	00000ea1 	.word	0x00000ea1
      78:	00000eb1 	.word	0x00000eb1
      7c:	00000f09 	.word	0x00000f09
      80:	00000f19 	.word	0x00000f19
      84:	00000f29 	.word	0x00000f29
      88:	000018d5 	.word	0x000018d5
      8c:	000018d5 	.word	0x000018d5
      90:	000018d5 	.word	0x000018d5
	...
      9c:	000018d5 	.word	0x000018d5
      a0:	000018d5 	.word	0x000018d5
      a4:	00000000 	.word	0x00000000
      a8:	000018d5 	.word	0x000018d5
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	00002ec0 	.word	0x00002ec0

000000dc <frame_dummy>:
      dc:	b508      	push	{r3, lr}
      de:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4807      	ldr	r0, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4908      	ldr	r1, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd08      	pop	{r3, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	00002ec0 	.word	0x00002ec0
     108:	20000074 	.word	0x20000074
     10c:	00002ec0 	.word	0x00002ec0
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
     114:	b510      	push	{r4, lr}
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     11e:	21fa      	movs	r1, #250	; 0xfa
     120:	0089      	lsls	r1, r1, #2
     122:	47a0      	blx	r4
     124:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     126:	6018      	str	r0, [r3, #0]
     128:	21fa      	movs	r1, #250	; 0xfa
     12a:	0089      	lsls	r1, r1, #2
     12c:	47a0      	blx	r4
     12e:	4b06      	ldr	r3, [pc, #24]	; (148 <delay_init+0x34>)
     130:	6018      	str	r0, [r3, #0]
     132:	2205      	movs	r2, #5
     134:	4b05      	ldr	r3, [pc, #20]	; (14c <delay_init+0x38>)
     136:	601a      	str	r2, [r3, #0]
     138:	bd10      	pop	{r4, pc}
     13a:	46c0      	nop			; (mov r8, r8)
     13c:	00001665 	.word	0x00001665
     140:	00001bf9 	.word	0x00001bf9
     144:	20000004 	.word	0x20000004
     148:	20000000 	.word	0x20000000
     14c:	e000e010 	.word	0xe000e010

00000150 <_sercom_get_sync_baud_val>:
     150:	b510      	push	{r4, lr}
     152:	0849      	lsrs	r1, r1, #1
     154:	2440      	movs	r4, #64	; 0x40
     156:	4281      	cmp	r1, r0
     158:	d30c      	bcc.n	174 <_sercom_get_sync_baud_val+0x24>
     15a:	2300      	movs	r3, #0
     15c:	1a09      	subs	r1, r1, r0
     15e:	3301      	adds	r3, #1
     160:	b29b      	uxth	r3, r3
     162:	4288      	cmp	r0, r1
     164:	d9fa      	bls.n	15c <_sercom_get_sync_baud_val+0xc>
     166:	3b01      	subs	r3, #1
     168:	b29b      	uxth	r3, r3
     16a:	2440      	movs	r4, #64	; 0x40
     16c:	2bff      	cmp	r3, #255	; 0xff
     16e:	d801      	bhi.n	174 <_sercom_get_sync_baud_val+0x24>
     170:	8013      	strh	r3, [r2, #0]
     172:	2400      	movs	r4, #0
     174:	1c20      	adds	r0, r4, #0
     176:	bd10      	pop	{r4, pc}

00000178 <_sercom_get_async_baud_val>:
     178:	b5f0      	push	{r4, r5, r6, r7, lr}
     17a:	465f      	mov	r7, fp
     17c:	4656      	mov	r6, sl
     17e:	464d      	mov	r5, r9
     180:	4644      	mov	r4, r8
     182:	b4f0      	push	{r4, r5, r6, r7}
     184:	b089      	sub	sp, #36	; 0x24
     186:	1c1c      	adds	r4, r3, #0
     188:	ab12      	add	r3, sp, #72	; 0x48
     18a:	781b      	ldrb	r3, [r3, #0]
     18c:	1c06      	adds	r6, r0, #0
     18e:	435e      	muls	r6, r3
     190:	2540      	movs	r5, #64	; 0x40
     192:	428e      	cmp	r6, r1
     194:	d900      	bls.n	198 <_sercom_get_async_baud_val+0x20>
     196:	e0c7      	b.n	328 <_sercom_get_async_baud_val+0x1b0>
     198:	1c25      	adds	r5, r4, #0
     19a:	9207      	str	r2, [sp, #28]
     19c:	1c0c      	adds	r4, r1, #0
     19e:	1c02      	adds	r2, r0, #0
     1a0:	2d00      	cmp	r5, #0
     1a2:	d151      	bne.n	248 <_sercom_get_async_baud_val+0xd0>
     1a4:	1c18      	adds	r0, r3, #0
     1a6:	2100      	movs	r1, #0
     1a8:	2300      	movs	r3, #0
     1aa:	4d63      	ldr	r5, [pc, #396]	; (338 <_sercom_get_async_baud_val+0x1c0>)
     1ac:	47a8      	blx	r5
     1ae:	4683      	mov	fp, r0
     1b0:	1c26      	adds	r6, r4, #0
     1b2:	2700      	movs	r7, #0
     1b4:	2300      	movs	r3, #0
     1b6:	2400      	movs	r4, #0
     1b8:	9302      	str	r3, [sp, #8]
     1ba:	9403      	str	r4, [sp, #12]
     1bc:	2200      	movs	r2, #0
     1be:	2300      	movs	r3, #0
     1c0:	203f      	movs	r0, #63	; 0x3f
     1c2:	2120      	movs	r1, #32
     1c4:	468c      	mov	ip, r1
     1c6:	391f      	subs	r1, #31
     1c8:	9600      	str	r6, [sp, #0]
     1ca:	9701      	str	r7, [sp, #4]
     1cc:	2420      	movs	r4, #32
     1ce:	4264      	negs	r4, r4
     1d0:	1904      	adds	r4, r0, r4
     1d2:	d403      	bmi.n	1dc <_sercom_get_async_baud_val+0x64>
     1d4:	1c0d      	adds	r5, r1, #0
     1d6:	40a5      	lsls	r5, r4
     1d8:	46a8      	mov	r8, r5
     1da:	e004      	b.n	1e6 <_sercom_get_async_baud_val+0x6e>
     1dc:	4664      	mov	r4, ip
     1de:	1a24      	subs	r4, r4, r0
     1e0:	1c0d      	adds	r5, r1, #0
     1e2:	40e5      	lsrs	r5, r4
     1e4:	46a8      	mov	r8, r5
     1e6:	1c0c      	adds	r4, r1, #0
     1e8:	4084      	lsls	r4, r0
     1ea:	46a1      	mov	r9, r4
     1ec:	1c14      	adds	r4, r2, #0
     1ee:	1c1d      	adds	r5, r3, #0
     1f0:	18a4      	adds	r4, r4, r2
     1f2:	415d      	adcs	r5, r3
     1f4:	1c22      	adds	r2, r4, #0
     1f6:	1c2b      	adds	r3, r5, #0
     1f8:	465e      	mov	r6, fp
     1fa:	4647      	mov	r7, r8
     1fc:	423e      	tst	r6, r7
     1fe:	d003      	beq.n	208 <_sercom_get_async_baud_val+0x90>
     200:	1c0e      	adds	r6, r1, #0
     202:	4326      	orrs	r6, r4
     204:	1c32      	adds	r2, r6, #0
     206:	1c2b      	adds	r3, r5, #0
     208:	9c01      	ldr	r4, [sp, #4]
     20a:	429c      	cmp	r4, r3
     20c:	d810      	bhi.n	230 <_sercom_get_async_baud_val+0xb8>
     20e:	d102      	bne.n	216 <_sercom_get_async_baud_val+0x9e>
     210:	9c00      	ldr	r4, [sp, #0]
     212:	4294      	cmp	r4, r2
     214:	d80c      	bhi.n	230 <_sercom_get_async_baud_val+0xb8>
     216:	9c00      	ldr	r4, [sp, #0]
     218:	9d01      	ldr	r5, [sp, #4]
     21a:	1b12      	subs	r2, r2, r4
     21c:	41ab      	sbcs	r3, r5
     21e:	464d      	mov	r5, r9
     220:	9e02      	ldr	r6, [sp, #8]
     222:	9f03      	ldr	r7, [sp, #12]
     224:	4335      	orrs	r5, r6
     226:	1c3c      	adds	r4, r7, #0
     228:	4646      	mov	r6, r8
     22a:	4334      	orrs	r4, r6
     22c:	9502      	str	r5, [sp, #8]
     22e:	9403      	str	r4, [sp, #12]
     230:	3801      	subs	r0, #1
     232:	d2cb      	bcs.n	1cc <_sercom_get_async_baud_val+0x54>
     234:	2200      	movs	r2, #0
     236:	2301      	movs	r3, #1
     238:	9802      	ldr	r0, [sp, #8]
     23a:	9903      	ldr	r1, [sp, #12]
     23c:	1a12      	subs	r2, r2, r0
     23e:	418b      	sbcs	r3, r1
     240:	0c11      	lsrs	r1, r2, #16
     242:	041b      	lsls	r3, r3, #16
     244:	4319      	orrs	r1, r3
     246:	e06c      	b.n	322 <_sercom_get_async_baud_val+0x1aa>
     248:	2100      	movs	r1, #0
     24a:	2d01      	cmp	r5, #1
     24c:	d169      	bne.n	322 <_sercom_get_async_baud_val+0x1aa>
     24e:	0f61      	lsrs	r1, r4, #29
     250:	1c0f      	adds	r7, r1, #0
     252:	00e1      	lsls	r1, r4, #3
     254:	4688      	mov	r8, r1
     256:	1c18      	adds	r0, r3, #0
     258:	2100      	movs	r1, #0
     25a:	2300      	movs	r3, #0
     25c:	4c36      	ldr	r4, [pc, #216]	; (338 <_sercom_get_async_baud_val+0x1c0>)
     25e:	47a0      	blx	r4
     260:	1c04      	adds	r4, r0, #0
     262:	1c0d      	adds	r5, r1, #0
     264:	2300      	movs	r3, #0
     266:	469c      	mov	ip, r3
     268:	3320      	adds	r3, #32
     26a:	469b      	mov	fp, r3
     26c:	2601      	movs	r6, #1
     26e:	4663      	mov	r3, ip
     270:	9305      	str	r3, [sp, #20]
     272:	46b9      	mov	r9, r7
     274:	466b      	mov	r3, sp
     276:	7d1b      	ldrb	r3, [r3, #20]
     278:	9306      	str	r3, [sp, #24]
     27a:	2300      	movs	r3, #0
     27c:	469c      	mov	ip, r3
     27e:	2000      	movs	r0, #0
     280:	2100      	movs	r1, #0
     282:	223f      	movs	r2, #63	; 0x3f
     284:	9400      	str	r4, [sp, #0]
     286:	9501      	str	r5, [sp, #4]
     288:	2320      	movs	r3, #32
     28a:	425b      	negs	r3, r3
     28c:	18d3      	adds	r3, r2, r3
     28e:	d403      	bmi.n	298 <_sercom_get_async_baud_val+0x120>
     290:	1c34      	adds	r4, r6, #0
     292:	409c      	lsls	r4, r3
     294:	1c23      	adds	r3, r4, #0
     296:	e004      	b.n	2a2 <_sercom_get_async_baud_val+0x12a>
     298:	465b      	mov	r3, fp
     29a:	1a9b      	subs	r3, r3, r2
     29c:	1c34      	adds	r4, r6, #0
     29e:	40dc      	lsrs	r4, r3
     2a0:	1c23      	adds	r3, r4, #0
     2a2:	1c37      	adds	r7, r6, #0
     2a4:	4097      	lsls	r7, r2
     2a6:	1c04      	adds	r4, r0, #0
     2a8:	1c0d      	adds	r5, r1, #0
     2aa:	1824      	adds	r4, r4, r0
     2ac:	414d      	adcs	r5, r1
     2ae:	1c20      	adds	r0, r4, #0
     2b0:	1c29      	adds	r1, r5, #0
     2b2:	9002      	str	r0, [sp, #8]
     2b4:	9103      	str	r1, [sp, #12]
     2b6:	4644      	mov	r4, r8
     2b8:	403c      	ands	r4, r7
     2ba:	46a2      	mov	sl, r4
     2bc:	464c      	mov	r4, r9
     2be:	4023      	ands	r3, r4
     2c0:	4654      	mov	r4, sl
     2c2:	4323      	orrs	r3, r4
     2c4:	d005      	beq.n	2d2 <_sercom_get_async_baud_val+0x15a>
     2c6:	9b02      	ldr	r3, [sp, #8]
     2c8:	9c03      	ldr	r4, [sp, #12]
     2ca:	1c1d      	adds	r5, r3, #0
     2cc:	4335      	orrs	r5, r6
     2ce:	1c28      	adds	r0, r5, #0
     2d0:	1c21      	adds	r1, r4, #0
     2d2:	9b01      	ldr	r3, [sp, #4]
     2d4:	428b      	cmp	r3, r1
     2d6:	d80a      	bhi.n	2ee <_sercom_get_async_baud_val+0x176>
     2d8:	d102      	bne.n	2e0 <_sercom_get_async_baud_val+0x168>
     2da:	9b00      	ldr	r3, [sp, #0]
     2dc:	4283      	cmp	r3, r0
     2de:	d806      	bhi.n	2ee <_sercom_get_async_baud_val+0x176>
     2e0:	9b00      	ldr	r3, [sp, #0]
     2e2:	9c01      	ldr	r4, [sp, #4]
     2e4:	1ac0      	subs	r0, r0, r3
     2e6:	41a1      	sbcs	r1, r4
     2e8:	4663      	mov	r3, ip
     2ea:	433b      	orrs	r3, r7
     2ec:	469c      	mov	ip, r3
     2ee:	3a01      	subs	r2, #1
     2f0:	d2ca      	bcs.n	288 <_sercom_get_async_baud_val+0x110>
     2f2:	9c00      	ldr	r4, [sp, #0]
     2f4:	9d01      	ldr	r5, [sp, #4]
     2f6:	4662      	mov	r2, ip
     2f8:	9905      	ldr	r1, [sp, #20]
     2fa:	1a53      	subs	r3, r2, r1
     2fc:	08db      	lsrs	r3, r3, #3
     2fe:	4a0f      	ldr	r2, [pc, #60]	; (33c <_sercom_get_async_baud_val+0x1c4>)
     300:	4293      	cmp	r3, r2
     302:	d908      	bls.n	316 <_sercom_get_async_baud_val+0x19e>
     304:	9a06      	ldr	r2, [sp, #24]
     306:	3201      	adds	r2, #1
     308:	b2d2      	uxtb	r2, r2
     30a:	9206      	str	r2, [sp, #24]
     30c:	1c0a      	adds	r2, r1, #0
     30e:	3201      	adds	r2, #1
     310:	9205      	str	r2, [sp, #20]
     312:	2a08      	cmp	r2, #8
     314:	d1ae      	bne.n	274 <_sercom_get_async_baud_val+0xfc>
     316:	2540      	movs	r5, #64	; 0x40
     318:	9a06      	ldr	r2, [sp, #24]
     31a:	2a08      	cmp	r2, #8
     31c:	d004      	beq.n	328 <_sercom_get_async_baud_val+0x1b0>
     31e:	0351      	lsls	r1, r2, #13
     320:	4319      	orrs	r1, r3
     322:	9b07      	ldr	r3, [sp, #28]
     324:	8019      	strh	r1, [r3, #0]
     326:	2500      	movs	r5, #0
     328:	1c28      	adds	r0, r5, #0
     32a:	b009      	add	sp, #36	; 0x24
     32c:	bc3c      	pop	{r2, r3, r4, r5}
     32e:	4690      	mov	r8, r2
     330:	4699      	mov	r9, r3
     332:	46a2      	mov	sl, r4
     334:	46ab      	mov	fp, r5
     336:	bdf0      	pop	{r4, r5, r6, r7, pc}
     338:	00001d1d 	.word	0x00001d1d
     33c:	00001fff 	.word	0x00001fff

00000340 <sercom_set_gclk_generator>:
     340:	b510      	push	{r4, lr}
     342:	b082      	sub	sp, #8
     344:	1c04      	adds	r4, r0, #0
     346:	4b0e      	ldr	r3, [pc, #56]	; (380 <sercom_set_gclk_generator+0x40>)
     348:	781b      	ldrb	r3, [r3, #0]
     34a:	2b00      	cmp	r3, #0
     34c:	d001      	beq.n	352 <sercom_set_gclk_generator+0x12>
     34e:	2900      	cmp	r1, #0
     350:	d00d      	beq.n	36e <sercom_set_gclk_generator+0x2e>
     352:	a901      	add	r1, sp, #4
     354:	700c      	strb	r4, [r1, #0]
     356:	2013      	movs	r0, #19
     358:	4b0a      	ldr	r3, [pc, #40]	; (384 <sercom_set_gclk_generator+0x44>)
     35a:	4798      	blx	r3
     35c:	2013      	movs	r0, #19
     35e:	4b0a      	ldr	r3, [pc, #40]	; (388 <sercom_set_gclk_generator+0x48>)
     360:	4798      	blx	r3
     362:	4b07      	ldr	r3, [pc, #28]	; (380 <sercom_set_gclk_generator+0x40>)
     364:	705c      	strb	r4, [r3, #1]
     366:	2201      	movs	r2, #1
     368:	701a      	strb	r2, [r3, #0]
     36a:	2000      	movs	r0, #0
     36c:	e006      	b.n	37c <sercom_set_gclk_generator+0x3c>
     36e:	4b04      	ldr	r3, [pc, #16]	; (380 <sercom_set_gclk_generator+0x40>)
     370:	785b      	ldrb	r3, [r3, #1]
     372:	4283      	cmp	r3, r0
     374:	d001      	beq.n	37a <sercom_set_gclk_generator+0x3a>
     376:	201d      	movs	r0, #29
     378:	e000      	b.n	37c <sercom_set_gclk_generator+0x3c>
     37a:	2000      	movs	r0, #0
     37c:	b002      	add	sp, #8
     37e:	bd10      	pop	{r4, pc}
     380:	2000008c 	.word	0x2000008c
     384:	0000177d 	.word	0x0000177d
     388:	000016f1 	.word	0x000016f1

0000038c <_sercom_get_default_pad>:
     38c:	4b44      	ldr	r3, [pc, #272]	; (4a0 <_sercom_get_default_pad+0x114>)
     38e:	4298      	cmp	r0, r3
     390:	d033      	beq.n	3fa <_sercom_get_default_pad+0x6e>
     392:	d806      	bhi.n	3a2 <_sercom_get_default_pad+0x16>
     394:	4b43      	ldr	r3, [pc, #268]	; (4a4 <_sercom_get_default_pad+0x118>)
     396:	4298      	cmp	r0, r3
     398:	d00d      	beq.n	3b6 <_sercom_get_default_pad+0x2a>
     39a:	4b43      	ldr	r3, [pc, #268]	; (4a8 <_sercom_get_default_pad+0x11c>)
     39c:	4298      	cmp	r0, r3
     39e:	d01b      	beq.n	3d8 <_sercom_get_default_pad+0x4c>
     3a0:	e06f      	b.n	482 <_sercom_get_default_pad+0xf6>
     3a2:	4b42      	ldr	r3, [pc, #264]	; (4ac <_sercom_get_default_pad+0x120>)
     3a4:	4298      	cmp	r0, r3
     3a6:	d04a      	beq.n	43e <_sercom_get_default_pad+0xb2>
     3a8:	4b41      	ldr	r3, [pc, #260]	; (4b0 <_sercom_get_default_pad+0x124>)
     3aa:	4298      	cmp	r0, r3
     3ac:	d058      	beq.n	460 <_sercom_get_default_pad+0xd4>
     3ae:	4b41      	ldr	r3, [pc, #260]	; (4b4 <_sercom_get_default_pad+0x128>)
     3b0:	4298      	cmp	r0, r3
     3b2:	d166      	bne.n	482 <_sercom_get_default_pad+0xf6>
     3b4:	e032      	b.n	41c <_sercom_get_default_pad+0x90>
     3b6:	2901      	cmp	r1, #1
     3b8:	d006      	beq.n	3c8 <_sercom_get_default_pad+0x3c>
     3ba:	2900      	cmp	r1, #0
     3bc:	d063      	beq.n	486 <_sercom_get_default_pad+0xfa>
     3be:	2902      	cmp	r1, #2
     3c0:	d006      	beq.n	3d0 <_sercom_get_default_pad+0x44>
     3c2:	2903      	cmp	r1, #3
     3c4:	d006      	beq.n	3d4 <_sercom_get_default_pad+0x48>
     3c6:	e001      	b.n	3cc <_sercom_get_default_pad+0x40>
     3c8:	483b      	ldr	r0, [pc, #236]	; (4b8 <_sercom_get_default_pad+0x12c>)
     3ca:	e067      	b.n	49c <_sercom_get_default_pad+0x110>
     3cc:	2000      	movs	r0, #0
     3ce:	e065      	b.n	49c <_sercom_get_default_pad+0x110>
     3d0:	483a      	ldr	r0, [pc, #232]	; (4bc <_sercom_get_default_pad+0x130>)
     3d2:	e063      	b.n	49c <_sercom_get_default_pad+0x110>
     3d4:	483a      	ldr	r0, [pc, #232]	; (4c0 <_sercom_get_default_pad+0x134>)
     3d6:	e061      	b.n	49c <_sercom_get_default_pad+0x110>
     3d8:	2901      	cmp	r1, #1
     3da:	d006      	beq.n	3ea <_sercom_get_default_pad+0x5e>
     3dc:	2900      	cmp	r1, #0
     3de:	d054      	beq.n	48a <_sercom_get_default_pad+0xfe>
     3e0:	2902      	cmp	r1, #2
     3e2:	d006      	beq.n	3f2 <_sercom_get_default_pad+0x66>
     3e4:	2903      	cmp	r1, #3
     3e6:	d006      	beq.n	3f6 <_sercom_get_default_pad+0x6a>
     3e8:	e001      	b.n	3ee <_sercom_get_default_pad+0x62>
     3ea:	4836      	ldr	r0, [pc, #216]	; (4c4 <_sercom_get_default_pad+0x138>)
     3ec:	e056      	b.n	49c <_sercom_get_default_pad+0x110>
     3ee:	2000      	movs	r0, #0
     3f0:	e054      	b.n	49c <_sercom_get_default_pad+0x110>
     3f2:	4835      	ldr	r0, [pc, #212]	; (4c8 <_sercom_get_default_pad+0x13c>)
     3f4:	e052      	b.n	49c <_sercom_get_default_pad+0x110>
     3f6:	4835      	ldr	r0, [pc, #212]	; (4cc <_sercom_get_default_pad+0x140>)
     3f8:	e050      	b.n	49c <_sercom_get_default_pad+0x110>
     3fa:	2901      	cmp	r1, #1
     3fc:	d006      	beq.n	40c <_sercom_get_default_pad+0x80>
     3fe:	2900      	cmp	r1, #0
     400:	d045      	beq.n	48e <_sercom_get_default_pad+0x102>
     402:	2902      	cmp	r1, #2
     404:	d006      	beq.n	414 <_sercom_get_default_pad+0x88>
     406:	2903      	cmp	r1, #3
     408:	d006      	beq.n	418 <_sercom_get_default_pad+0x8c>
     40a:	e001      	b.n	410 <_sercom_get_default_pad+0x84>
     40c:	4830      	ldr	r0, [pc, #192]	; (4d0 <_sercom_get_default_pad+0x144>)
     40e:	e045      	b.n	49c <_sercom_get_default_pad+0x110>
     410:	2000      	movs	r0, #0
     412:	e043      	b.n	49c <_sercom_get_default_pad+0x110>
     414:	482f      	ldr	r0, [pc, #188]	; (4d4 <_sercom_get_default_pad+0x148>)
     416:	e041      	b.n	49c <_sercom_get_default_pad+0x110>
     418:	482f      	ldr	r0, [pc, #188]	; (4d8 <_sercom_get_default_pad+0x14c>)
     41a:	e03f      	b.n	49c <_sercom_get_default_pad+0x110>
     41c:	2901      	cmp	r1, #1
     41e:	d006      	beq.n	42e <_sercom_get_default_pad+0xa2>
     420:	2900      	cmp	r1, #0
     422:	d036      	beq.n	492 <_sercom_get_default_pad+0x106>
     424:	2902      	cmp	r1, #2
     426:	d006      	beq.n	436 <_sercom_get_default_pad+0xaa>
     428:	2903      	cmp	r1, #3
     42a:	d006      	beq.n	43a <_sercom_get_default_pad+0xae>
     42c:	e001      	b.n	432 <_sercom_get_default_pad+0xa6>
     42e:	482b      	ldr	r0, [pc, #172]	; (4dc <_sercom_get_default_pad+0x150>)
     430:	e034      	b.n	49c <_sercom_get_default_pad+0x110>
     432:	2000      	movs	r0, #0
     434:	e032      	b.n	49c <_sercom_get_default_pad+0x110>
     436:	482a      	ldr	r0, [pc, #168]	; (4e0 <_sercom_get_default_pad+0x154>)
     438:	e030      	b.n	49c <_sercom_get_default_pad+0x110>
     43a:	482a      	ldr	r0, [pc, #168]	; (4e4 <_sercom_get_default_pad+0x158>)
     43c:	e02e      	b.n	49c <_sercom_get_default_pad+0x110>
     43e:	2901      	cmp	r1, #1
     440:	d006      	beq.n	450 <_sercom_get_default_pad+0xc4>
     442:	2900      	cmp	r1, #0
     444:	d027      	beq.n	496 <_sercom_get_default_pad+0x10a>
     446:	2902      	cmp	r1, #2
     448:	d006      	beq.n	458 <_sercom_get_default_pad+0xcc>
     44a:	2903      	cmp	r1, #3
     44c:	d006      	beq.n	45c <_sercom_get_default_pad+0xd0>
     44e:	e001      	b.n	454 <_sercom_get_default_pad+0xc8>
     450:	4825      	ldr	r0, [pc, #148]	; (4e8 <_sercom_get_default_pad+0x15c>)
     452:	e023      	b.n	49c <_sercom_get_default_pad+0x110>
     454:	2000      	movs	r0, #0
     456:	e021      	b.n	49c <_sercom_get_default_pad+0x110>
     458:	4824      	ldr	r0, [pc, #144]	; (4ec <_sercom_get_default_pad+0x160>)
     45a:	e01f      	b.n	49c <_sercom_get_default_pad+0x110>
     45c:	4824      	ldr	r0, [pc, #144]	; (4f0 <_sercom_get_default_pad+0x164>)
     45e:	e01d      	b.n	49c <_sercom_get_default_pad+0x110>
     460:	2901      	cmp	r1, #1
     462:	d006      	beq.n	472 <_sercom_get_default_pad+0xe6>
     464:	2900      	cmp	r1, #0
     466:	d018      	beq.n	49a <_sercom_get_default_pad+0x10e>
     468:	2902      	cmp	r1, #2
     46a:	d006      	beq.n	47a <_sercom_get_default_pad+0xee>
     46c:	2903      	cmp	r1, #3
     46e:	d006      	beq.n	47e <_sercom_get_default_pad+0xf2>
     470:	e001      	b.n	476 <_sercom_get_default_pad+0xea>
     472:	4820      	ldr	r0, [pc, #128]	; (4f4 <_sercom_get_default_pad+0x168>)
     474:	e012      	b.n	49c <_sercom_get_default_pad+0x110>
     476:	2000      	movs	r0, #0
     478:	e010      	b.n	49c <_sercom_get_default_pad+0x110>
     47a:	481f      	ldr	r0, [pc, #124]	; (4f8 <_sercom_get_default_pad+0x16c>)
     47c:	e00e      	b.n	49c <_sercom_get_default_pad+0x110>
     47e:	481f      	ldr	r0, [pc, #124]	; (4fc <_sercom_get_default_pad+0x170>)
     480:	e00c      	b.n	49c <_sercom_get_default_pad+0x110>
     482:	2000      	movs	r0, #0
     484:	e00a      	b.n	49c <_sercom_get_default_pad+0x110>
     486:	481e      	ldr	r0, [pc, #120]	; (500 <_sercom_get_default_pad+0x174>)
     488:	e008      	b.n	49c <_sercom_get_default_pad+0x110>
     48a:	2003      	movs	r0, #3
     48c:	e006      	b.n	49c <_sercom_get_default_pad+0x110>
     48e:	481d      	ldr	r0, [pc, #116]	; (504 <_sercom_get_default_pad+0x178>)
     490:	e004      	b.n	49c <_sercom_get_default_pad+0x110>
     492:	481d      	ldr	r0, [pc, #116]	; (508 <_sercom_get_default_pad+0x17c>)
     494:	e002      	b.n	49c <_sercom_get_default_pad+0x110>
     496:	481d      	ldr	r0, [pc, #116]	; (50c <_sercom_get_default_pad+0x180>)
     498:	e000      	b.n	49c <_sercom_get_default_pad+0x110>
     49a:	481d      	ldr	r0, [pc, #116]	; (510 <_sercom_get_default_pad+0x184>)
     49c:	4770      	bx	lr
     49e:	46c0      	nop			; (mov r8, r8)
     4a0:	42001000 	.word	0x42001000
     4a4:	42000800 	.word	0x42000800
     4a8:	42000c00 	.word	0x42000c00
     4ac:	42001800 	.word	0x42001800
     4b0:	42001c00 	.word	0x42001c00
     4b4:	42001400 	.word	0x42001400
     4b8:	00050003 	.word	0x00050003
     4bc:	00060003 	.word	0x00060003
     4c0:	00070003 	.word	0x00070003
     4c4:	00010003 	.word	0x00010003
     4c8:	001e0003 	.word	0x001e0003
     4cc:	001f0003 	.word	0x001f0003
     4d0:	000d0002 	.word	0x000d0002
     4d4:	000e0002 	.word	0x000e0002
     4d8:	000f0002 	.word	0x000f0002
     4dc:	00110003 	.word	0x00110003
     4e0:	00120003 	.word	0x00120003
     4e4:	00130003 	.word	0x00130003
     4e8:	003f0005 	.word	0x003f0005
     4ec:	003e0005 	.word	0x003e0005
     4f0:	00520005 	.word	0x00520005
     4f4:	00170003 	.word	0x00170003
     4f8:	00180003 	.word	0x00180003
     4fc:	00190003 	.word	0x00190003
     500:	00040003 	.word	0x00040003
     504:	000c0002 	.word	0x000c0002
     508:	00100003 	.word	0x00100003
     50c:	00530005 	.word	0x00530005
     510:	00160003 	.word	0x00160003

00000514 <_sercom_get_sercom_inst_index>:
     514:	b530      	push	{r4, r5, lr}
     516:	b087      	sub	sp, #28
     518:	4b0c      	ldr	r3, [pc, #48]	; (54c <_sercom_get_sercom_inst_index+0x38>)
     51a:	466a      	mov	r2, sp
     51c:	cb32      	ldmia	r3!, {r1, r4, r5}
     51e:	c232      	stmia	r2!, {r1, r4, r5}
     520:	cb32      	ldmia	r3!, {r1, r4, r5}
     522:	c232      	stmia	r2!, {r1, r4, r5}
     524:	9b00      	ldr	r3, [sp, #0]
     526:	4283      	cmp	r3, r0
     528:	d006      	beq.n	538 <_sercom_get_sercom_inst_index+0x24>
     52a:	2301      	movs	r3, #1
     52c:	009a      	lsls	r2, r3, #2
     52e:	4669      	mov	r1, sp
     530:	5852      	ldr	r2, [r2, r1]
     532:	4282      	cmp	r2, r0
     534:	d103      	bne.n	53e <_sercom_get_sercom_inst_index+0x2a>
     536:	e000      	b.n	53a <_sercom_get_sercom_inst_index+0x26>
     538:	2300      	movs	r3, #0
     53a:	b2d8      	uxtb	r0, r3
     53c:	e003      	b.n	546 <_sercom_get_sercom_inst_index+0x32>
     53e:	3301      	adds	r3, #1
     540:	2b06      	cmp	r3, #6
     542:	d1f3      	bne.n	52c <_sercom_get_sercom_inst_index+0x18>
     544:	2000      	movs	r0, #0
     546:	b007      	add	sp, #28
     548:	bd30      	pop	{r4, r5, pc}
     54a:	46c0      	nop			; (mov r8, r8)
     54c:	00002d14 	.word	0x00002d14

00000550 <_read>:
     550:	b5f0      	push	{r4, r5, r6, r7, lr}
     552:	4647      	mov	r7, r8
     554:	b480      	push	{r7}
     556:	1c0c      	adds	r4, r1, #0
     558:	4690      	mov	r8, r2
     55a:	2800      	cmp	r0, #0
     55c:	d110      	bne.n	580 <_read+0x30>
     55e:	2a00      	cmp	r2, #0
     560:	dd0a      	ble.n	578 <_read+0x28>
     562:	188f      	adds	r7, r1, r2
     564:	4e09      	ldr	r6, [pc, #36]	; (58c <_read+0x3c>)
     566:	4d0a      	ldr	r5, [pc, #40]	; (590 <_read+0x40>)
     568:	6830      	ldr	r0, [r6, #0]
     56a:	1c21      	adds	r1, r4, #0
     56c:	682b      	ldr	r3, [r5, #0]
     56e:	4798      	blx	r3
     570:	3401      	adds	r4, #1
     572:	42bc      	cmp	r4, r7
     574:	d1f8      	bne.n	568 <_read+0x18>
     576:	e001      	b.n	57c <_read+0x2c>
     578:	2300      	movs	r3, #0
     57a:	4698      	mov	r8, r3
     57c:	4640      	mov	r0, r8
     57e:	e001      	b.n	584 <_read+0x34>
     580:	2001      	movs	r0, #1
     582:	4240      	negs	r0, r0
     584:	bc04      	pop	{r2}
     586:	4690      	mov	r8, r2
     588:	bdf0      	pop	{r4, r5, r6, r7, pc}
     58a:	46c0      	nop			; (mov r8, r8)
     58c:	200001b0 	.word	0x200001b0
     590:	200001a8 	.word	0x200001a8

00000594 <_write>:
     594:	b5f0      	push	{r4, r5, r6, r7, lr}
     596:	4647      	mov	r7, r8
     598:	b480      	push	{r7}
     59a:	3801      	subs	r0, #1
     59c:	2802      	cmp	r0, #2
     59e:	d815      	bhi.n	5cc <_write+0x38>
     5a0:	2a00      	cmp	r2, #0
     5a2:	d010      	beq.n	5c6 <_write+0x32>
     5a4:	1c15      	adds	r5, r2, #0
     5a6:	1c0e      	adds	r6, r1, #0
     5a8:	2400      	movs	r4, #0
     5aa:	4b0c      	ldr	r3, [pc, #48]	; (5dc <_write+0x48>)
     5ac:	4698      	mov	r8, r3
     5ae:	4f0c      	ldr	r7, [pc, #48]	; (5e0 <_write+0x4c>)
     5b0:	4643      	mov	r3, r8
     5b2:	6818      	ldr	r0, [r3, #0]
     5b4:	5d31      	ldrb	r1, [r6, r4]
     5b6:	683b      	ldr	r3, [r7, #0]
     5b8:	4798      	blx	r3
     5ba:	2800      	cmp	r0, #0
     5bc:	db09      	blt.n	5d2 <_write+0x3e>
     5be:	3401      	adds	r4, #1
     5c0:	42a5      	cmp	r5, r4
     5c2:	d1f5      	bne.n	5b0 <_write+0x1c>
     5c4:	e000      	b.n	5c8 <_write+0x34>
     5c6:	2400      	movs	r4, #0
     5c8:	1c20      	adds	r0, r4, #0
     5ca:	e004      	b.n	5d6 <_write+0x42>
     5cc:	2001      	movs	r0, #1
     5ce:	4240      	negs	r0, r0
     5d0:	e001      	b.n	5d6 <_write+0x42>
     5d2:	2001      	movs	r0, #1
     5d4:	4240      	negs	r0, r0
     5d6:	bc04      	pop	{r2}
     5d8:	4690      	mov	r8, r2
     5da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5dc:	200001b0 	.word	0x200001b0
     5e0:	200001ac 	.word	0x200001ac

000005e4 <usart_serial_getchar>:
     5e4:	b570      	push	{r4, r5, r6, lr}
     5e6:	b082      	sub	sp, #8
     5e8:	1c05      	adds	r5, r0, #0
     5ea:	1c0e      	adds	r6, r1, #0
     5ec:	2200      	movs	r2, #0
     5ee:	466b      	mov	r3, sp
     5f0:	80da      	strh	r2, [r3, #6]
     5f2:	4c06      	ldr	r4, [pc, #24]	; (60c <usart_serial_getchar+0x28>)
     5f4:	1c28      	adds	r0, r5, #0
     5f6:	466b      	mov	r3, sp
     5f8:	1d99      	adds	r1, r3, #6
     5fa:	47a0      	blx	r4
     5fc:	2800      	cmp	r0, #0
     5fe:	d1f9      	bne.n	5f4 <usart_serial_getchar+0x10>
     600:	466b      	mov	r3, sp
     602:	3306      	adds	r3, #6
     604:	881b      	ldrh	r3, [r3, #0]
     606:	7033      	strb	r3, [r6, #0]
     608:	b002      	add	sp, #8
     60a:	bd70      	pop	{r4, r5, r6, pc}
     60c:	00000b3d 	.word	0x00000b3d

00000610 <usart_serial_putchar>:
     610:	b570      	push	{r4, r5, r6, lr}
     612:	1c05      	adds	r5, r0, #0
     614:	b28c      	uxth	r4, r1
     616:	4e03      	ldr	r6, [pc, #12]	; (624 <usart_serial_putchar+0x14>)
     618:	1c28      	adds	r0, r5, #0
     61a:	1c21      	adds	r1, r4, #0
     61c:	47b0      	blx	r6
     61e:	2800      	cmp	r0, #0
     620:	d1fa      	bne.n	618 <usart_serial_putchar+0x8>
     622:	bd70      	pop	{r4, r5, r6, pc}
     624:	00000b11 	.word	0x00000b11

00000628 <USART_HOST_ISR_VECT>:
     628:	b510      	push	{r4, lr}
     62a:	b082      	sub	sp, #8
     62c:	466b      	mov	r3, sp
     62e:	1ddc      	adds	r4, r3, #7
     630:	4810      	ldr	r0, [pc, #64]	; (674 <USART_HOST_ISR_VECT+0x4c>)
     632:	1c21      	adds	r1, r4, #0
     634:	2201      	movs	r2, #1
     636:	4b10      	ldr	r3, [pc, #64]	; (678 <USART_HOST_ISR_VECT+0x50>)
     638:	4798      	blx	r3
     63a:	b672      	cpsid	i
     63c:	f3bf 8f5f 	dmb	sy
     640:	2200      	movs	r2, #0
     642:	4b0e      	ldr	r3, [pc, #56]	; (67c <USART_HOST_ISR_VECT+0x54>)
     644:	701a      	strb	r2, [r3, #0]
     646:	4b0e      	ldr	r3, [pc, #56]	; (680 <USART_HOST_ISR_VECT+0x58>)
     648:	781b      	ldrb	r3, [r3, #0]
     64a:	7821      	ldrb	r1, [r4, #0]
     64c:	4a0d      	ldr	r2, [pc, #52]	; (684 <USART_HOST_ISR_VECT+0x5c>)
     64e:	54d1      	strb	r1, [r2, r3]
     650:	2b9b      	cmp	r3, #155	; 0x9b
     652:	d103      	bne.n	65c <USART_HOST_ISR_VECT+0x34>
     654:	2200      	movs	r2, #0
     656:	4b0a      	ldr	r3, [pc, #40]	; (680 <USART_HOST_ISR_VECT+0x58>)
     658:	701a      	strb	r2, [r3, #0]
     65a:	e002      	b.n	662 <USART_HOST_ISR_VECT+0x3a>
     65c:	3301      	adds	r3, #1
     65e:	4a08      	ldr	r2, [pc, #32]	; (680 <USART_HOST_ISR_VECT+0x58>)
     660:	7013      	strb	r3, [r2, #0]
     662:	2201      	movs	r2, #1
     664:	4b05      	ldr	r3, [pc, #20]	; (67c <USART_HOST_ISR_VECT+0x54>)
     666:	701a      	strb	r2, [r3, #0]
     668:	f3bf 8f5f 	dmb	sy
     66c:	b662      	cpsie	i
     66e:	b002      	add	sp, #8
     670:	bd10      	pop	{r4, pc}
     672:	46c0      	nop			; (mov r8, r8)
     674:	2000012c 	.word	0x2000012c
     678:	00000bb5 	.word	0x00000bb5
     67c:	20000008 	.word	0x20000008
     680:	20000160 	.word	0x20000160
     684:	20000090 	.word	0x20000090

00000688 <sio2host_init>:
     688:	b5f0      	push	{r4, r5, r6, r7, lr}
     68a:	b091      	sub	sp, #68	; 0x44
     68c:	2380      	movs	r3, #128	; 0x80
     68e:	05db      	lsls	r3, r3, #23
     690:	9300      	str	r3, [sp, #0]
     692:	2300      	movs	r3, #0
     694:	9301      	str	r3, [sp, #4]
     696:	22ff      	movs	r2, #255	; 0xff
     698:	4669      	mov	r1, sp
     69a:	810a      	strh	r2, [r1, #8]
     69c:	2200      	movs	r2, #0
     69e:	728b      	strb	r3, [r1, #10]
     6a0:	72cb      	strb	r3, [r1, #11]
     6a2:	2401      	movs	r4, #1
     6a4:	2124      	movs	r1, #36	; 0x24
     6a6:	4668      	mov	r0, sp
     6a8:	5444      	strb	r4, [r0, r1]
     6aa:	3101      	adds	r1, #1
     6ac:	5444      	strb	r4, [r0, r1]
     6ae:	3101      	adds	r1, #1
     6b0:	5443      	strb	r3, [r0, r1]
     6b2:	3101      	adds	r1, #1
     6b4:	5443      	strb	r3, [r0, r1]
     6b6:	930a      	str	r3, [sp, #40]	; 0x28
     6b8:	3105      	adds	r1, #5
     6ba:	5443      	strb	r3, [r0, r1]
     6bc:	3101      	adds	r1, #1
     6be:	5443      	strb	r3, [r0, r1]
     6c0:	9305      	str	r3, [sp, #20]
     6c2:	8203      	strh	r3, [r0, #16]
     6c4:	76c3      	strb	r3, [r0, #27]
     6c6:	7602      	strb	r2, [r0, #24]
     6c8:	7702      	strb	r2, [r0, #28]
     6ca:	7642      	strb	r2, [r0, #25]
     6cc:	2313      	movs	r3, #19
     6ce:	7683      	strb	r3, [r0, #26]
     6d0:	7742      	strb	r2, [r0, #29]
     6d2:	2380      	movs	r3, #128	; 0x80
     6d4:	035b      	lsls	r3, r3, #13
     6d6:	9303      	str	r3, [sp, #12]
     6d8:	4b2f      	ldr	r3, [pc, #188]	; (798 <sio2host_init+0x110>)
     6da:	930c      	str	r3, [sp, #48]	; 0x30
     6dc:	4b2f      	ldr	r3, [pc, #188]	; (79c <sio2host_init+0x114>)
     6de:	930d      	str	r3, [sp, #52]	; 0x34
     6e0:	2301      	movs	r3, #1
     6e2:	425b      	negs	r3, r3
     6e4:	930e      	str	r3, [sp, #56]	; 0x38
     6e6:	930f      	str	r3, [sp, #60]	; 0x3c
     6e8:	23e1      	movs	r3, #225	; 0xe1
     6ea:	025b      	lsls	r3, r3, #9
     6ec:	9308      	str	r3, [sp, #32]
     6ee:	4d2c      	ldr	r5, [pc, #176]	; (7a0 <sio2host_init+0x118>)
     6f0:	4b2c      	ldr	r3, [pc, #176]	; (7a4 <sio2host_init+0x11c>)
     6f2:	601d      	str	r5, [r3, #0]
     6f4:	4a2c      	ldr	r2, [pc, #176]	; (7a8 <sio2host_init+0x120>)
     6f6:	4b2d      	ldr	r3, [pc, #180]	; (7ac <sio2host_init+0x124>)
     6f8:	601a      	str	r2, [r3, #0]
     6fa:	4a2d      	ldr	r2, [pc, #180]	; (7b0 <sio2host_init+0x128>)
     6fc:	4b2d      	ldr	r3, [pc, #180]	; (7b4 <sio2host_init+0x12c>)
     6fe:	601a      	str	r2, [r3, #0]
     700:	1c28      	adds	r0, r5, #0
     702:	492d      	ldr	r1, [pc, #180]	; (7b8 <sio2host_init+0x130>)
     704:	466a      	mov	r2, sp
     706:	4b2d      	ldr	r3, [pc, #180]	; (7bc <sio2host_init+0x134>)
     708:	4798      	blx	r3
     70a:	4f2d      	ldr	r7, [pc, #180]	; (7c0 <sio2host_init+0x138>)
     70c:	683b      	ldr	r3, [r7, #0]
     70e:	6898      	ldr	r0, [r3, #8]
     710:	2100      	movs	r1, #0
     712:	4e2c      	ldr	r6, [pc, #176]	; (7c4 <sio2host_init+0x13c>)
     714:	47b0      	blx	r6
     716:	683b      	ldr	r3, [r7, #0]
     718:	6858      	ldr	r0, [r3, #4]
     71a:	2100      	movs	r1, #0
     71c:	47b0      	blx	r6
     71e:	682e      	ldr	r6, [r5, #0]
     720:	1c30      	adds	r0, r6, #0
     722:	4b29      	ldr	r3, [pc, #164]	; (7c8 <sio2host_init+0x140>)
     724:	4798      	blx	r3
     726:	231f      	movs	r3, #31
     728:	4018      	ands	r0, r3
     72a:	4084      	lsls	r4, r0
     72c:	4b27      	ldr	r3, [pc, #156]	; (7cc <sio2host_init+0x144>)
     72e:	601c      	str	r4, [r3, #0]
     730:	682a      	ldr	r2, [r5, #0]
     732:	69d3      	ldr	r3, [r2, #28]
     734:	2b00      	cmp	r3, #0
     736:	d1fc      	bne.n	732 <sio2host_init+0xaa>
     738:	6832      	ldr	r2, [r6, #0]
     73a:	3302      	adds	r3, #2
     73c:	4313      	orrs	r3, r2
     73e:	6033      	str	r3, [r6, #0]
     740:	4b17      	ldr	r3, [pc, #92]	; (7a0 <sio2host_init+0x118>)
     742:	681b      	ldr	r3, [r3, #0]
     744:	69da      	ldr	r2, [r3, #28]
     746:	2a00      	cmp	r2, #0
     748:	d1fc      	bne.n	744 <sio2host_init+0xbc>
     74a:	685a      	ldr	r2, [r3, #4]
     74c:	2180      	movs	r1, #128	; 0x80
     74e:	0249      	lsls	r1, r1, #9
     750:	430a      	orrs	r2, r1
     752:	605a      	str	r2, [r3, #4]
     754:	2101      	movs	r1, #1
     756:	4a12      	ldr	r2, [pc, #72]	; (7a0 <sio2host_init+0x118>)
     758:	71d1      	strb	r1, [r2, #7]
     75a:	69da      	ldr	r2, [r3, #28]
     75c:	2a00      	cmp	r2, #0
     75e:	d1fc      	bne.n	75a <sio2host_init+0xd2>
     760:	69da      	ldr	r2, [r3, #28]
     762:	2a00      	cmp	r2, #0
     764:	d1fc      	bne.n	760 <sio2host_init+0xd8>
     766:	685a      	ldr	r2, [r3, #4]
     768:	2180      	movs	r1, #128	; 0x80
     76a:	0289      	lsls	r1, r1, #10
     76c:	430a      	orrs	r2, r1
     76e:	605a      	str	r2, [r3, #4]
     770:	2101      	movs	r1, #1
     772:	4a0b      	ldr	r2, [pc, #44]	; (7a0 <sio2host_init+0x118>)
     774:	7191      	strb	r1, [r2, #6]
     776:	69da      	ldr	r2, [r3, #28]
     778:	2a00      	cmp	r2, #0
     77a:	d1fc      	bne.n	776 <sio2host_init+0xee>
     77c:	2000      	movs	r0, #0
     77e:	4914      	ldr	r1, [pc, #80]	; (7d0 <sio2host_init+0x148>)
     780:	4b14      	ldr	r3, [pc, #80]	; (7d4 <sio2host_init+0x14c>)
     782:	4798      	blx	r3
     784:	2204      	movs	r2, #4
     786:	4b0c      	ldr	r3, [pc, #48]	; (7b8 <sio2host_init+0x130>)
     788:	759a      	strb	r2, [r3, #22]
     78a:	32fd      	adds	r2, #253	; 0xfd
     78c:	32ff      	adds	r2, #255	; 0xff
     78e:	4b0f      	ldr	r3, [pc, #60]	; (7cc <sio2host_init+0x144>)
     790:	601a      	str	r2, [r3, #0]
     792:	b011      	add	sp, #68	; 0x44
     794:	bdf0      	pop	{r4, r5, r6, r7, pc}
     796:	46c0      	nop			; (mov r8, r8)
     798:	00040003 	.word	0x00040003
     79c:	00050003 	.word	0x00050003
     7a0:	2000012c 	.word	0x2000012c
     7a4:	200001b0 	.word	0x200001b0
     7a8:	00000611 	.word	0x00000611
     7ac:	200001ac 	.word	0x200001ac
     7b0:	000005e5 	.word	0x000005e5
     7b4:	200001a8 	.word	0x200001a8
     7b8:	42000800 	.word	0x42000800
     7bc:	000007d9 	.word	0x000007d9
     7c0:	2000006c 	.word	0x2000006c
     7c4:	00001e15 	.word	0x00001e15
     7c8:	00000e35 	.word	0x00000e35
     7cc:	e000e100 	.word	0xe000e100
     7d0:	00000629 	.word	0x00000629
     7d4:	00000df9 	.word	0x00000df9

000007d8 <usart_init>:
     7d8:	b5f0      	push	{r4, r5, r6, r7, lr}
     7da:	465f      	mov	r7, fp
     7dc:	4656      	mov	r6, sl
     7de:	464d      	mov	r5, r9
     7e0:	4644      	mov	r4, r8
     7e2:	b4f0      	push	{r4, r5, r6, r7}
     7e4:	b091      	sub	sp, #68	; 0x44
     7e6:	1c05      	adds	r5, r0, #0
     7e8:	1c0c      	adds	r4, r1, #0
     7ea:	1c16      	adds	r6, r2, #0
     7ec:	6029      	str	r1, [r5, #0]
     7ee:	1c08      	adds	r0, r1, #0
     7f0:	4bb9      	ldr	r3, [pc, #740]	; (ad8 <usart_init+0x300>)
     7f2:	4798      	blx	r3
     7f4:	6822      	ldr	r2, [r4, #0]
     7f6:	2305      	movs	r3, #5
     7f8:	07d2      	lsls	r2, r2, #31
     7fa:	d500      	bpl.n	7fe <usart_init+0x26>
     7fc:	e163      	b.n	ac6 <usart_init+0x2ee>
     7fe:	6822      	ldr	r2, [r4, #0]
     800:	3317      	adds	r3, #23
     802:	0792      	lsls	r2, r2, #30
     804:	d500      	bpl.n	808 <usart_init+0x30>
     806:	e15e      	b.n	ac6 <usart_init+0x2ee>
     808:	49b4      	ldr	r1, [pc, #720]	; (adc <usart_init+0x304>)
     80a:	6a0a      	ldr	r2, [r1, #32]
     80c:	1c87      	adds	r7, r0, #2
     80e:	3b1b      	subs	r3, #27
     810:	40bb      	lsls	r3, r7
     812:	4313      	orrs	r3, r2
     814:	620b      	str	r3, [r1, #32]
     816:	a90f      	add	r1, sp, #60	; 0x3c
     818:	272d      	movs	r7, #45	; 0x2d
     81a:	5df3      	ldrb	r3, [r6, r7]
     81c:	700b      	strb	r3, [r1, #0]
     81e:	3014      	adds	r0, #20
     820:	b2c3      	uxtb	r3, r0
     822:	9302      	str	r3, [sp, #8]
     824:	1c18      	adds	r0, r3, #0
     826:	4bae      	ldr	r3, [pc, #696]	; (ae0 <usart_init+0x308>)
     828:	4798      	blx	r3
     82a:	9802      	ldr	r0, [sp, #8]
     82c:	4bad      	ldr	r3, [pc, #692]	; (ae4 <usart_init+0x30c>)
     82e:	4798      	blx	r3
     830:	5df0      	ldrb	r0, [r6, r7]
     832:	2100      	movs	r1, #0
     834:	4bac      	ldr	r3, [pc, #688]	; (ae8 <usart_init+0x310>)
     836:	4798      	blx	r3
     838:	7af3      	ldrb	r3, [r6, #11]
     83a:	716b      	strb	r3, [r5, #5]
     83c:	2324      	movs	r3, #36	; 0x24
     83e:	5cf3      	ldrb	r3, [r6, r3]
     840:	71ab      	strb	r3, [r5, #6]
     842:	2325      	movs	r3, #37	; 0x25
     844:	5cf3      	ldrb	r3, [r6, r3]
     846:	71eb      	strb	r3, [r5, #7]
     848:	7ef3      	ldrb	r3, [r6, #27]
     84a:	722b      	strb	r3, [r5, #8]
     84c:	7f33      	ldrb	r3, [r6, #28]
     84e:	726b      	strb	r3, [r5, #9]
     850:	682b      	ldr	r3, [r5, #0]
     852:	469a      	mov	sl, r3
     854:	1c18      	adds	r0, r3, #0
     856:	4ba0      	ldr	r3, [pc, #640]	; (ad8 <usart_init+0x300>)
     858:	4798      	blx	r3
     85a:	3014      	adds	r0, #20
     85c:	2200      	movs	r2, #0
     85e:	230e      	movs	r3, #14
     860:	a906      	add	r1, sp, #24
     862:	468c      	mov	ip, r1
     864:	4463      	add	r3, ip
     866:	801a      	strh	r2, [r3, #0]
     868:	8a33      	ldrh	r3, [r6, #16]
     86a:	4699      	mov	r9, r3
     86c:	2380      	movs	r3, #128	; 0x80
     86e:	01db      	lsls	r3, r3, #7
     870:	4599      	cmp	r9, r3
     872:	d019      	beq.n	8a8 <usart_init+0xd0>
     874:	d804      	bhi.n	880 <usart_init+0xa8>
     876:	2380      	movs	r3, #128	; 0x80
     878:	019b      	lsls	r3, r3, #6
     87a:	4599      	cmp	r9, r3
     87c:	d00a      	beq.n	894 <usart_init+0xbc>
     87e:	e103      	b.n	a88 <usart_init+0x2b0>
     880:	23c0      	movs	r3, #192	; 0xc0
     882:	01db      	lsls	r3, r3, #7
     884:	4599      	cmp	r9, r3
     886:	d00a      	beq.n	89e <usart_init+0xc6>
     888:	2380      	movs	r3, #128	; 0x80
     88a:	021b      	lsls	r3, r3, #8
     88c:	4599      	cmp	r9, r3
     88e:	d100      	bne.n	892 <usart_init+0xba>
     890:	e0ff      	b.n	a92 <usart_init+0x2ba>
     892:	e0f9      	b.n	a88 <usart_init+0x2b0>
     894:	2310      	movs	r3, #16
     896:	4698      	mov	r8, r3
     898:	3b0f      	subs	r3, #15
     89a:	9307      	str	r3, [sp, #28]
     89c:	e0fd      	b.n	a9a <usart_init+0x2c2>
     89e:	2308      	movs	r3, #8
     8a0:	4698      	mov	r8, r3
     8a2:	3b07      	subs	r3, #7
     8a4:	9307      	str	r3, [sp, #28]
     8a6:	e0f8      	b.n	a9a <usart_init+0x2c2>
     8a8:	6833      	ldr	r3, [r6, #0]
     8aa:	469b      	mov	fp, r3
     8ac:	68f3      	ldr	r3, [r6, #12]
     8ae:	9302      	str	r3, [sp, #8]
     8b0:	6973      	ldr	r3, [r6, #20]
     8b2:	9303      	str	r3, [sp, #12]
     8b4:	7e33      	ldrb	r3, [r6, #24]
     8b6:	9304      	str	r3, [sp, #16]
     8b8:	2326      	movs	r3, #38	; 0x26
     8ba:	5cf3      	ldrb	r3, [r6, r3]
     8bc:	9305      	str	r3, [sp, #20]
     8be:	6872      	ldr	r2, [r6, #4]
     8c0:	9206      	str	r2, [sp, #24]
     8c2:	2a00      	cmp	r2, #0
     8c4:	d015      	beq.n	8f2 <usart_init+0x11a>
     8c6:	2380      	movs	r3, #128	; 0x80
     8c8:	055b      	lsls	r3, r3, #21
     8ca:	429a      	cmp	r2, r3
     8cc:	d136      	bne.n	93c <usart_init+0x164>
     8ce:	2327      	movs	r3, #39	; 0x27
     8d0:	5cf3      	ldrb	r3, [r6, r3]
     8d2:	2b00      	cmp	r3, #0
     8d4:	d136      	bne.n	944 <usart_init+0x16c>
     8d6:	6a33      	ldr	r3, [r6, #32]
     8d8:	4698      	mov	r8, r3
     8da:	b2c0      	uxtb	r0, r0
     8dc:	4b83      	ldr	r3, [pc, #524]	; (aec <usart_init+0x314>)
     8de:	4798      	blx	r3
     8e0:	1c01      	adds	r1, r0, #0
     8e2:	4640      	mov	r0, r8
     8e4:	220e      	movs	r2, #14
     8e6:	ab06      	add	r3, sp, #24
     8e8:	469c      	mov	ip, r3
     8ea:	4462      	add	r2, ip
     8ec:	4b80      	ldr	r3, [pc, #512]	; (af0 <usart_init+0x318>)
     8ee:	4798      	blx	r3
     8f0:	e025      	b.n	93e <usart_init+0x166>
     8f2:	2308      	movs	r3, #8
     8f4:	4698      	mov	r8, r3
     8f6:	2300      	movs	r3, #0
     8f8:	9307      	str	r3, [sp, #28]
     8fa:	2327      	movs	r3, #39	; 0x27
     8fc:	5cf3      	ldrb	r3, [r6, r3]
     8fe:	2b00      	cmp	r3, #0
     900:	d00b      	beq.n	91a <usart_init+0x142>
     902:	4643      	mov	r3, r8
     904:	9300      	str	r3, [sp, #0]
     906:	6a30      	ldr	r0, [r6, #32]
     908:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     90a:	220e      	movs	r2, #14
     90c:	ab06      	add	r3, sp, #24
     90e:	469c      	mov	ip, r3
     910:	4462      	add	r2, ip
     912:	9b07      	ldr	r3, [sp, #28]
     914:	4f77      	ldr	r7, [pc, #476]	; (af4 <usart_init+0x31c>)
     916:	47b8      	blx	r7
     918:	e011      	b.n	93e <usart_init+0x166>
     91a:	6a33      	ldr	r3, [r6, #32]
     91c:	1c1f      	adds	r7, r3, #0
     91e:	b2c0      	uxtb	r0, r0
     920:	4b72      	ldr	r3, [pc, #456]	; (aec <usart_init+0x314>)
     922:	4798      	blx	r3
     924:	1c01      	adds	r1, r0, #0
     926:	4643      	mov	r3, r8
     928:	9300      	str	r3, [sp, #0]
     92a:	1c38      	adds	r0, r7, #0
     92c:	220e      	movs	r2, #14
     92e:	ab06      	add	r3, sp, #24
     930:	469c      	mov	ip, r3
     932:	4462      	add	r2, ip
     934:	9b07      	ldr	r3, [sp, #28]
     936:	4f6f      	ldr	r7, [pc, #444]	; (af4 <usart_init+0x31c>)
     938:	47b8      	blx	r7
     93a:	e000      	b.n	93e <usart_init+0x166>
     93c:	2000      	movs	r0, #0
     93e:	1e03      	subs	r3, r0, #0
     940:	d000      	beq.n	944 <usart_init+0x16c>
     942:	e0c0      	b.n	ac6 <usart_init+0x2ee>
     944:	7e73      	ldrb	r3, [r6, #25]
     946:	2b00      	cmp	r3, #0
     948:	d002      	beq.n	950 <usart_init+0x178>
     94a:	7eb3      	ldrb	r3, [r6, #26]
     94c:	4652      	mov	r2, sl
     94e:	7393      	strb	r3, [r2, #14]
     950:	682a      	ldr	r2, [r5, #0]
     952:	9f06      	ldr	r7, [sp, #24]
     954:	69d3      	ldr	r3, [r2, #28]
     956:	2b00      	cmp	r3, #0
     958:	d1fc      	bne.n	954 <usart_init+0x17c>
     95a:	330e      	adds	r3, #14
     95c:	aa06      	add	r2, sp, #24
     95e:	4694      	mov	ip, r2
     960:	4463      	add	r3, ip
     962:	881b      	ldrh	r3, [r3, #0]
     964:	4652      	mov	r2, sl
     966:	8193      	strh	r3, [r2, #12]
     968:	9b02      	ldr	r3, [sp, #8]
     96a:	465a      	mov	r2, fp
     96c:	4313      	orrs	r3, r2
     96e:	9a03      	ldr	r2, [sp, #12]
     970:	4313      	orrs	r3, r2
     972:	433b      	orrs	r3, r7
     974:	464a      	mov	r2, r9
     976:	4313      	orrs	r3, r2
     978:	9a04      	ldr	r2, [sp, #16]
     97a:	0212      	lsls	r2, r2, #8
     97c:	4313      	orrs	r3, r2
     97e:	9a05      	ldr	r2, [sp, #20]
     980:	0757      	lsls	r7, r2, #29
     982:	431f      	orrs	r7, r3
     984:	2327      	movs	r3, #39	; 0x27
     986:	5cf3      	ldrb	r3, [r6, r3]
     988:	2b00      	cmp	r3, #0
     98a:	d101      	bne.n	990 <usart_init+0x1b8>
     98c:	3304      	adds	r3, #4
     98e:	431f      	orrs	r7, r3
     990:	7f33      	ldrb	r3, [r6, #28]
     992:	0259      	lsls	r1, r3, #9
     994:	7e72      	ldrb	r2, [r6, #25]
     996:	0293      	lsls	r3, r2, #10
     998:	430b      	orrs	r3, r1
     99a:	7f72      	ldrb	r2, [r6, #29]
     99c:	0212      	lsls	r2, r2, #8
     99e:	4313      	orrs	r3, r2
     9a0:	2224      	movs	r2, #36	; 0x24
     9a2:	5cb2      	ldrb	r2, [r6, r2]
     9a4:	0452      	lsls	r2, r2, #17
     9a6:	4313      	orrs	r3, r2
     9a8:	2225      	movs	r2, #37	; 0x25
     9aa:	5cb2      	ldrb	r2, [r6, r2]
     9ac:	0412      	lsls	r2, r2, #16
     9ae:	4313      	orrs	r3, r2
     9b0:	7af1      	ldrb	r1, [r6, #11]
     9b2:	4319      	orrs	r1, r3
     9b4:	8933      	ldrh	r3, [r6, #8]
     9b6:	2bff      	cmp	r3, #255	; 0xff
     9b8:	d004      	beq.n	9c4 <usart_init+0x1ec>
     9ba:	2280      	movs	r2, #128	; 0x80
     9bc:	0452      	lsls	r2, r2, #17
     9be:	4317      	orrs	r7, r2
     9c0:	4319      	orrs	r1, r3
     9c2:	e005      	b.n	9d0 <usart_init+0x1f8>
     9c4:	7ef3      	ldrb	r3, [r6, #27]
     9c6:	2b00      	cmp	r3, #0
     9c8:	d002      	beq.n	9d0 <usart_init+0x1f8>
     9ca:	2380      	movs	r3, #128	; 0x80
     9cc:	04db      	lsls	r3, r3, #19
     9ce:	431f      	orrs	r7, r3
     9d0:	232c      	movs	r3, #44	; 0x2c
     9d2:	5cf3      	ldrb	r3, [r6, r3]
     9d4:	2b00      	cmp	r3, #0
     9d6:	d103      	bne.n	9e0 <usart_init+0x208>
     9d8:	4b47      	ldr	r3, [pc, #284]	; (af8 <usart_init+0x320>)
     9da:	789b      	ldrb	r3, [r3, #2]
     9dc:	079b      	lsls	r3, r3, #30
     9de:	d501      	bpl.n	9e4 <usart_init+0x20c>
     9e0:	2380      	movs	r3, #128	; 0x80
     9e2:	431f      	orrs	r7, r3
     9e4:	682a      	ldr	r2, [r5, #0]
     9e6:	69d3      	ldr	r3, [r2, #28]
     9e8:	2b00      	cmp	r3, #0
     9ea:	d1fc      	bne.n	9e6 <usart_init+0x20e>
     9ec:	4653      	mov	r3, sl
     9ee:	6059      	str	r1, [r3, #4]
     9f0:	682a      	ldr	r2, [r5, #0]
     9f2:	69d3      	ldr	r3, [r2, #28]
     9f4:	2b00      	cmp	r3, #0
     9f6:	d1fc      	bne.n	9f2 <usart_init+0x21a>
     9f8:	4653      	mov	r3, sl
     9fa:	601f      	str	r7, [r3, #0]
     9fc:	ab0e      	add	r3, sp, #56	; 0x38
     9fe:	2280      	movs	r2, #128	; 0x80
     a00:	701a      	strb	r2, [r3, #0]
     a02:	2200      	movs	r2, #0
     a04:	705a      	strb	r2, [r3, #1]
     a06:	70da      	strb	r2, [r3, #3]
     a08:	709a      	strb	r2, [r3, #2]
     a0a:	6b33      	ldr	r3, [r6, #48]	; 0x30
     a0c:	930a      	str	r3, [sp, #40]	; 0x28
     a0e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     a10:	930b      	str	r3, [sp, #44]	; 0x2c
     a12:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     a14:	930c      	str	r3, [sp, #48]	; 0x30
     a16:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     a18:	9302      	str	r3, [sp, #8]
     a1a:	930d      	str	r3, [sp, #52]	; 0x34
     a1c:	2700      	movs	r7, #0
     a1e:	ae0e      	add	r6, sp, #56	; 0x38
     a20:	b2f9      	uxtb	r1, r7
     a22:	00bb      	lsls	r3, r7, #2
     a24:	aa0a      	add	r2, sp, #40	; 0x28
     a26:	5898      	ldr	r0, [r3, r2]
     a28:	2800      	cmp	r0, #0
     a2a:	d102      	bne.n	a32 <usart_init+0x25a>
     a2c:	1c20      	adds	r0, r4, #0
     a2e:	4b33      	ldr	r3, [pc, #204]	; (afc <usart_init+0x324>)
     a30:	4798      	blx	r3
     a32:	1c43      	adds	r3, r0, #1
     a34:	d005      	beq.n	a42 <usart_init+0x26a>
     a36:	7030      	strb	r0, [r6, #0]
     a38:	0c00      	lsrs	r0, r0, #16
     a3a:	b2c0      	uxtb	r0, r0
     a3c:	1c31      	adds	r1, r6, #0
     a3e:	4b30      	ldr	r3, [pc, #192]	; (b00 <usart_init+0x328>)
     a40:	4798      	blx	r3
     a42:	3701      	adds	r7, #1
     a44:	2f04      	cmp	r7, #4
     a46:	d1eb      	bne.n	a20 <usart_init+0x248>
     a48:	2300      	movs	r3, #0
     a4a:	60eb      	str	r3, [r5, #12]
     a4c:	612b      	str	r3, [r5, #16]
     a4e:	616b      	str	r3, [r5, #20]
     a50:	61ab      	str	r3, [r5, #24]
     a52:	61eb      	str	r3, [r5, #28]
     a54:	622b      	str	r3, [r5, #32]
     a56:	62ab      	str	r3, [r5, #40]	; 0x28
     a58:	626b      	str	r3, [r5, #36]	; 0x24
     a5a:	2200      	movs	r2, #0
     a5c:	85eb      	strh	r3, [r5, #46]	; 0x2e
     a5e:	85ab      	strh	r3, [r5, #44]	; 0x2c
     a60:	3330      	adds	r3, #48	; 0x30
     a62:	54ea      	strb	r2, [r5, r3]
     a64:	3301      	adds	r3, #1
     a66:	54ea      	strb	r2, [r5, r3]
     a68:	3301      	adds	r3, #1
     a6a:	54ea      	strb	r2, [r5, r3]
     a6c:	3301      	adds	r3, #1
     a6e:	54ea      	strb	r2, [r5, r3]
     a70:	6828      	ldr	r0, [r5, #0]
     a72:	4b19      	ldr	r3, [pc, #100]	; (ad8 <usart_init+0x300>)
     a74:	4798      	blx	r3
     a76:	1c04      	adds	r4, r0, #0
     a78:	4922      	ldr	r1, [pc, #136]	; (b04 <usart_init+0x32c>)
     a7a:	4b23      	ldr	r3, [pc, #140]	; (b08 <usart_init+0x330>)
     a7c:	4798      	blx	r3
     a7e:	00a4      	lsls	r4, r4, #2
     a80:	4b22      	ldr	r3, [pc, #136]	; (b0c <usart_init+0x334>)
     a82:	50e5      	str	r5, [r4, r3]
     a84:	2300      	movs	r3, #0
     a86:	e01e      	b.n	ac6 <usart_init+0x2ee>
     a88:	2310      	movs	r3, #16
     a8a:	4698      	mov	r8, r3
     a8c:	2300      	movs	r3, #0
     a8e:	9307      	str	r3, [sp, #28]
     a90:	e003      	b.n	a9a <usart_init+0x2c2>
     a92:	2303      	movs	r3, #3
     a94:	4698      	mov	r8, r3
     a96:	2300      	movs	r3, #0
     a98:	9307      	str	r3, [sp, #28]
     a9a:	6833      	ldr	r3, [r6, #0]
     a9c:	469b      	mov	fp, r3
     a9e:	68f3      	ldr	r3, [r6, #12]
     aa0:	9302      	str	r3, [sp, #8]
     aa2:	6973      	ldr	r3, [r6, #20]
     aa4:	9303      	str	r3, [sp, #12]
     aa6:	7e33      	ldrb	r3, [r6, #24]
     aa8:	9304      	str	r3, [sp, #16]
     aaa:	2326      	movs	r3, #38	; 0x26
     aac:	5cf3      	ldrb	r3, [r6, r3]
     aae:	9305      	str	r3, [sp, #20]
     ab0:	6872      	ldr	r2, [r6, #4]
     ab2:	9206      	str	r2, [sp, #24]
     ab4:	2a00      	cmp	r2, #0
     ab6:	d100      	bne.n	aba <usart_init+0x2e2>
     ab8:	e71f      	b.n	8fa <usart_init+0x122>
     aba:	2380      	movs	r3, #128	; 0x80
     abc:	055b      	lsls	r3, r3, #21
     abe:	429a      	cmp	r2, r3
     ac0:	d100      	bne.n	ac4 <usart_init+0x2ec>
     ac2:	e704      	b.n	8ce <usart_init+0xf6>
     ac4:	e73e      	b.n	944 <usart_init+0x16c>
     ac6:	1c18      	adds	r0, r3, #0
     ac8:	b011      	add	sp, #68	; 0x44
     aca:	bc3c      	pop	{r2, r3, r4, r5}
     acc:	4690      	mov	r8, r2
     ace:	4699      	mov	r9, r3
     ad0:	46a2      	mov	sl, r4
     ad2:	46ab      	mov	fp, r5
     ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ad6:	46c0      	nop			; (mov r8, r8)
     ad8:	00000515 	.word	0x00000515
     adc:	40000400 	.word	0x40000400
     ae0:	0000177d 	.word	0x0000177d
     ae4:	000016f1 	.word	0x000016f1
     ae8:	00000341 	.word	0x00000341
     aec:	00001799 	.word	0x00001799
     af0:	00000151 	.word	0x00000151
     af4:	00000179 	.word	0x00000179
     af8:	41002000 	.word	0x41002000
     afc:	0000038d 	.word	0x0000038d
     b00:	00001875 	.word	0x00001875
     b04:	00000c55 	.word	0x00000c55
     b08:	00000df9 	.word	0x00000df9
     b0c:	200001b4 	.word	0x200001b4

00000b10 <usart_write_wait>:
     b10:	b510      	push	{r4, lr}
     b12:	6803      	ldr	r3, [r0, #0]
     b14:	79c4      	ldrb	r4, [r0, #7]
     b16:	221c      	movs	r2, #28
     b18:	2c00      	cmp	r4, #0
     b1a:	d00d      	beq.n	b38 <usart_write_wait+0x28>
     b1c:	8dc0      	ldrh	r0, [r0, #46]	; 0x2e
     b1e:	b280      	uxth	r0, r0
     b20:	3a17      	subs	r2, #23
     b22:	2800      	cmp	r0, #0
     b24:	d108      	bne.n	b38 <usart_write_wait+0x28>
     b26:	69da      	ldr	r2, [r3, #28]
     b28:	2a00      	cmp	r2, #0
     b2a:	d1fc      	bne.n	b26 <usart_write_wait+0x16>
     b2c:	8519      	strh	r1, [r3, #40]	; 0x28
     b2e:	2102      	movs	r1, #2
     b30:	7e1a      	ldrb	r2, [r3, #24]
     b32:	420a      	tst	r2, r1
     b34:	d0fc      	beq.n	b30 <usart_write_wait+0x20>
     b36:	2200      	movs	r2, #0
     b38:	1c10      	adds	r0, r2, #0
     b3a:	bd10      	pop	{r4, pc}

00000b3c <usart_read_wait>:
     b3c:	b510      	push	{r4, lr}
     b3e:	6804      	ldr	r4, [r0, #0]
     b40:	7982      	ldrb	r2, [r0, #6]
     b42:	231c      	movs	r3, #28
     b44:	2a00      	cmp	r2, #0
     b46:	d033      	beq.n	bb0 <usart_read_wait+0x74>
     b48:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
     b4a:	b292      	uxth	r2, r2
     b4c:	3b17      	subs	r3, #23
     b4e:	2a00      	cmp	r2, #0
     b50:	d12e      	bne.n	bb0 <usart_read_wait+0x74>
     b52:	7e22      	ldrb	r2, [r4, #24]
     b54:	0752      	lsls	r2, r2, #29
     b56:	d52b      	bpl.n	bb0 <usart_read_wait+0x74>
     b58:	69e3      	ldr	r3, [r4, #28]
     b5a:	2b00      	cmp	r3, #0
     b5c:	d1fc      	bne.n	b58 <usart_read_wait+0x1c>
     b5e:	8b63      	ldrh	r3, [r4, #26]
     b60:	b2db      	uxtb	r3, r3
     b62:	069a      	lsls	r2, r3, #26
     b64:	d021      	beq.n	baa <usart_read_wait+0x6e>
     b66:	079a      	lsls	r2, r3, #30
     b68:	d503      	bpl.n	b72 <usart_read_wait+0x36>
     b6a:	2302      	movs	r3, #2
     b6c:	8363      	strh	r3, [r4, #26]
     b6e:	3318      	adds	r3, #24
     b70:	e01e      	b.n	bb0 <usart_read_wait+0x74>
     b72:	075a      	lsls	r2, r3, #29
     b74:	d503      	bpl.n	b7e <usart_read_wait+0x42>
     b76:	2304      	movs	r3, #4
     b78:	8363      	strh	r3, [r4, #26]
     b7a:	331a      	adds	r3, #26
     b7c:	e018      	b.n	bb0 <usart_read_wait+0x74>
     b7e:	07da      	lsls	r2, r3, #31
     b80:	d503      	bpl.n	b8a <usart_read_wait+0x4e>
     b82:	2301      	movs	r3, #1
     b84:	8363      	strh	r3, [r4, #26]
     b86:	3312      	adds	r3, #18
     b88:	e012      	b.n	bb0 <usart_read_wait+0x74>
     b8a:	06da      	lsls	r2, r3, #27
     b8c:	d505      	bpl.n	b9a <usart_read_wait+0x5e>
     b8e:	8b62      	ldrh	r2, [r4, #26]
     b90:	2310      	movs	r3, #16
     b92:	4313      	orrs	r3, r2
     b94:	8363      	strh	r3, [r4, #26]
     b96:	2342      	movs	r3, #66	; 0x42
     b98:	e00a      	b.n	bb0 <usart_read_wait+0x74>
     b9a:	069b      	lsls	r3, r3, #26
     b9c:	d505      	bpl.n	baa <usart_read_wait+0x6e>
     b9e:	8b62      	ldrh	r2, [r4, #26]
     ba0:	2320      	movs	r3, #32
     ba2:	4313      	orrs	r3, r2
     ba4:	8363      	strh	r3, [r4, #26]
     ba6:	2341      	movs	r3, #65	; 0x41
     ba8:	e002      	b.n	bb0 <usart_read_wait+0x74>
     baa:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     bac:	800b      	strh	r3, [r1, #0]
     bae:	2300      	movs	r3, #0
     bb0:	1c18      	adds	r0, r3, #0
     bb2:	bd10      	pop	{r4, pc}

00000bb4 <usart_read_buffer_wait>:
     bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
     bb6:	4657      	mov	r7, sl
     bb8:	464e      	mov	r6, r9
     bba:	b4c0      	push	{r6, r7}
     bbc:	b083      	sub	sp, #12
     bbe:	2317      	movs	r3, #23
     bc0:	2a00      	cmp	r2, #0
     bc2:	d03c      	beq.n	c3e <usart_read_buffer_wait+0x8a>
     bc4:	7984      	ldrb	r4, [r0, #6]
     bc6:	3305      	adds	r3, #5
     bc8:	2c00      	cmp	r4, #0
     bca:	d038      	beq.n	c3e <usart_read_buffer_wait+0x8a>
     bcc:	468a      	mov	sl, r1
     bce:	4681      	mov	r9, r0
     bd0:	6805      	ldr	r5, [r0, #0]
     bd2:	1c17      	adds	r7, r2, #0
     bd4:	2600      	movs	r6, #0
     bd6:	2404      	movs	r4, #4
     bd8:	e02c      	b.n	c34 <usart_read_buffer_wait+0x80>
     bda:	7e2a      	ldrb	r2, [r5, #24]
     bdc:	4222      	tst	r2, r4
     bde:	d104      	bne.n	bea <usart_read_buffer_wait+0x36>
     be0:	2b01      	cmp	r3, #1
     be2:	d023      	beq.n	c2c <usart_read_buffer_wait+0x78>
     be4:	3b01      	subs	r3, #1
     be6:	2b00      	cmp	r3, #0
     be8:	d1f7      	bne.n	bda <usart_read_buffer_wait+0x26>
     bea:	466b      	mov	r3, sp
     bec:	1d99      	adds	r1, r3, #6
     bee:	2300      	movs	r3, #0
     bf0:	800b      	strh	r3, [r1, #0]
     bf2:	4648      	mov	r0, r9
     bf4:	4b15      	ldr	r3, [pc, #84]	; (c4c <usart_read_buffer_wait+0x98>)
     bf6:	4798      	blx	r3
     bf8:	2800      	cmp	r0, #0
     bfa:	d119      	bne.n	c30 <usart_read_buffer_wait+0x7c>
     bfc:	1c73      	adds	r3, r6, #1
     bfe:	b299      	uxth	r1, r3
     c00:	466b      	mov	r3, sp
     c02:	3306      	adds	r3, #6
     c04:	881b      	ldrh	r3, [r3, #0]
     c06:	4652      	mov	r2, sl
     c08:	5593      	strb	r3, [r2, r6]
     c0a:	464a      	mov	r2, r9
     c0c:	7952      	ldrb	r2, [r2, #5]
     c0e:	2a01      	cmp	r2, #1
     c10:	d105      	bne.n	c1e <usart_read_buffer_wait+0x6a>
     c12:	1cb2      	adds	r2, r6, #2
     c14:	b296      	uxth	r6, r2
     c16:	0a1b      	lsrs	r3, r3, #8
     c18:	4652      	mov	r2, sl
     c1a:	5453      	strb	r3, [r2, r1]
     c1c:	e000      	b.n	c20 <usart_read_buffer_wait+0x6c>
     c1e:	1c0e      	adds	r6, r1, #0
     c20:	1e7a      	subs	r2, r7, #1
     c22:	b297      	uxth	r7, r2
     c24:	2f00      	cmp	r7, #0
     c26:	d105      	bne.n	c34 <usart_read_buffer_wait+0x80>
     c28:	2300      	movs	r3, #0
     c2a:	e008      	b.n	c3e <usart_read_buffer_wait+0x8a>
     c2c:	2312      	movs	r3, #18
     c2e:	e006      	b.n	c3e <usart_read_buffer_wait+0x8a>
     c30:	1c03      	adds	r3, r0, #0
     c32:	e004      	b.n	c3e <usart_read_buffer_wait+0x8a>
     c34:	7e2b      	ldrb	r3, [r5, #24]
     c36:	4223      	tst	r3, r4
     c38:	d1d7      	bne.n	bea <usart_read_buffer_wait+0x36>
     c3a:	4b05      	ldr	r3, [pc, #20]	; (c50 <usart_read_buffer_wait+0x9c>)
     c3c:	e7cd      	b.n	bda <usart_read_buffer_wait+0x26>
     c3e:	1c18      	adds	r0, r3, #0
     c40:	b003      	add	sp, #12
     c42:	bc0c      	pop	{r2, r3}
     c44:	4691      	mov	r9, r2
     c46:	469a      	mov	sl, r3
     c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c4a:	46c0      	nop			; (mov r8, r8)
     c4c:	00000b3d 	.word	0x00000b3d
     c50:	0000ffff 	.word	0x0000ffff

00000c54 <_usart_interrupt_handler>:
     c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     c56:	0080      	lsls	r0, r0, #2
     c58:	4b65      	ldr	r3, [pc, #404]	; (df0 <_usart_interrupt_handler+0x19c>)
     c5a:	58c5      	ldr	r5, [r0, r3]
     c5c:	682c      	ldr	r4, [r5, #0]
     c5e:	69e3      	ldr	r3, [r4, #28]
     c60:	2b00      	cmp	r3, #0
     c62:	d1fc      	bne.n	c5e <_usart_interrupt_handler+0xa>
     c64:	7e23      	ldrb	r3, [r4, #24]
     c66:	7da6      	ldrb	r6, [r4, #22]
     c68:	401e      	ands	r6, r3
     c6a:	2331      	movs	r3, #49	; 0x31
     c6c:	5ceb      	ldrb	r3, [r5, r3]
     c6e:	2230      	movs	r2, #48	; 0x30
     c70:	5caf      	ldrb	r7, [r5, r2]
     c72:	401f      	ands	r7, r3
     c74:	07f3      	lsls	r3, r6, #31
     c76:	d522      	bpl.n	cbe <_usart_interrupt_handler+0x6a>
     c78:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     c7a:	b29b      	uxth	r3, r3
     c7c:	2b00      	cmp	r3, #0
     c7e:	d01c      	beq.n	cba <_usart_interrupt_handler+0x66>
     c80:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     c82:	7813      	ldrb	r3, [r2, #0]
     c84:	b2db      	uxtb	r3, r3
     c86:	1c51      	adds	r1, r2, #1
     c88:	62a9      	str	r1, [r5, #40]	; 0x28
     c8a:	7969      	ldrb	r1, [r5, #5]
     c8c:	2901      	cmp	r1, #1
     c8e:	d001      	beq.n	c94 <_usart_interrupt_handler+0x40>
     c90:	b29b      	uxth	r3, r3
     c92:	e004      	b.n	c9e <_usart_interrupt_handler+0x4a>
     c94:	7851      	ldrb	r1, [r2, #1]
     c96:	0209      	lsls	r1, r1, #8
     c98:	430b      	orrs	r3, r1
     c9a:	3202      	adds	r2, #2
     c9c:	62aa      	str	r2, [r5, #40]	; 0x28
     c9e:	05db      	lsls	r3, r3, #23
     ca0:	0ddb      	lsrs	r3, r3, #23
     ca2:	8523      	strh	r3, [r4, #40]	; 0x28
     ca4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     ca6:	3b01      	subs	r3, #1
     ca8:	b29b      	uxth	r3, r3
     caa:	85eb      	strh	r3, [r5, #46]	; 0x2e
     cac:	2b00      	cmp	r3, #0
     cae:	d106      	bne.n	cbe <_usart_interrupt_handler+0x6a>
     cb0:	3301      	adds	r3, #1
     cb2:	7523      	strb	r3, [r4, #20]
     cb4:	3301      	adds	r3, #1
     cb6:	75a3      	strb	r3, [r4, #22]
     cb8:	e001      	b.n	cbe <_usart_interrupt_handler+0x6a>
     cba:	2301      	movs	r3, #1
     cbc:	7523      	strb	r3, [r4, #20]
     cbe:	07b3      	lsls	r3, r6, #30
     cc0:	d509      	bpl.n	cd6 <_usart_interrupt_handler+0x82>
     cc2:	2302      	movs	r3, #2
     cc4:	7523      	strb	r3, [r4, #20]
     cc6:	2200      	movs	r2, #0
     cc8:	3331      	adds	r3, #49	; 0x31
     cca:	54ea      	strb	r2, [r5, r3]
     ccc:	07fb      	lsls	r3, r7, #31
     cce:	d502      	bpl.n	cd6 <_usart_interrupt_handler+0x82>
     cd0:	1c28      	adds	r0, r5, #0
     cd2:	68eb      	ldr	r3, [r5, #12]
     cd4:	4798      	blx	r3
     cd6:	0773      	lsls	r3, r6, #29
     cd8:	d56a      	bpl.n	db0 <_usart_interrupt_handler+0x15c>
     cda:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     cdc:	b29b      	uxth	r3, r3
     cde:	2b00      	cmp	r3, #0
     ce0:	d064      	beq.n	dac <_usart_interrupt_handler+0x158>
     ce2:	8b63      	ldrh	r3, [r4, #26]
     ce4:	b2db      	uxtb	r3, r3
     ce6:	071a      	lsls	r2, r3, #28
     ce8:	d402      	bmi.n	cf0 <_usart_interrupt_handler+0x9c>
     cea:	223f      	movs	r2, #63	; 0x3f
     cec:	4013      	ands	r3, r2
     cee:	e001      	b.n	cf4 <_usart_interrupt_handler+0xa0>
     cf0:	2237      	movs	r2, #55	; 0x37
     cf2:	4013      	ands	r3, r2
     cf4:	2b00      	cmp	r3, #0
     cf6:	d037      	beq.n	d68 <_usart_interrupt_handler+0x114>
     cf8:	079a      	lsls	r2, r3, #30
     cfa:	d507      	bpl.n	d0c <_usart_interrupt_handler+0xb8>
     cfc:	221a      	movs	r2, #26
     cfe:	2332      	movs	r3, #50	; 0x32
     d00:	54ea      	strb	r2, [r5, r3]
     d02:	8b62      	ldrh	r2, [r4, #26]
     d04:	3b30      	subs	r3, #48	; 0x30
     d06:	4313      	orrs	r3, r2
     d08:	8363      	strh	r3, [r4, #26]
     d0a:	e027      	b.n	d5c <_usart_interrupt_handler+0x108>
     d0c:	075a      	lsls	r2, r3, #29
     d0e:	d507      	bpl.n	d20 <_usart_interrupt_handler+0xcc>
     d10:	221e      	movs	r2, #30
     d12:	2332      	movs	r3, #50	; 0x32
     d14:	54ea      	strb	r2, [r5, r3]
     d16:	8b62      	ldrh	r2, [r4, #26]
     d18:	3b2e      	subs	r3, #46	; 0x2e
     d1a:	4313      	orrs	r3, r2
     d1c:	8363      	strh	r3, [r4, #26]
     d1e:	e01d      	b.n	d5c <_usart_interrupt_handler+0x108>
     d20:	07da      	lsls	r2, r3, #31
     d22:	d507      	bpl.n	d34 <_usart_interrupt_handler+0xe0>
     d24:	2213      	movs	r2, #19
     d26:	2332      	movs	r3, #50	; 0x32
     d28:	54ea      	strb	r2, [r5, r3]
     d2a:	8b62      	ldrh	r2, [r4, #26]
     d2c:	3b31      	subs	r3, #49	; 0x31
     d2e:	4313      	orrs	r3, r2
     d30:	8363      	strh	r3, [r4, #26]
     d32:	e013      	b.n	d5c <_usart_interrupt_handler+0x108>
     d34:	06da      	lsls	r2, r3, #27
     d36:	d507      	bpl.n	d48 <_usart_interrupt_handler+0xf4>
     d38:	2242      	movs	r2, #66	; 0x42
     d3a:	2332      	movs	r3, #50	; 0x32
     d3c:	54ea      	strb	r2, [r5, r3]
     d3e:	8b62      	ldrh	r2, [r4, #26]
     d40:	3b22      	subs	r3, #34	; 0x22
     d42:	4313      	orrs	r3, r2
     d44:	8363      	strh	r3, [r4, #26]
     d46:	e009      	b.n	d5c <_usart_interrupt_handler+0x108>
     d48:	2220      	movs	r2, #32
     d4a:	421a      	tst	r2, r3
     d4c:	d006      	beq.n	d5c <_usart_interrupt_handler+0x108>
     d4e:	3221      	adds	r2, #33	; 0x21
     d50:	2332      	movs	r3, #50	; 0x32
     d52:	54ea      	strb	r2, [r5, r3]
     d54:	8b62      	ldrh	r2, [r4, #26]
     d56:	3b12      	subs	r3, #18
     d58:	4313      	orrs	r3, r2
     d5a:	8363      	strh	r3, [r4, #26]
     d5c:	077b      	lsls	r3, r7, #29
     d5e:	d527      	bpl.n	db0 <_usart_interrupt_handler+0x15c>
     d60:	1c28      	adds	r0, r5, #0
     d62:	696b      	ldr	r3, [r5, #20]
     d64:	4798      	blx	r3
     d66:	e023      	b.n	db0 <_usart_interrupt_handler+0x15c>
     d68:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     d6a:	05db      	lsls	r3, r3, #23
     d6c:	0ddb      	lsrs	r3, r3, #23
     d6e:	b2da      	uxtb	r2, r3
     d70:	6a69      	ldr	r1, [r5, #36]	; 0x24
     d72:	700a      	strb	r2, [r1, #0]
     d74:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     d76:	1c51      	adds	r1, r2, #1
     d78:	6269      	str	r1, [r5, #36]	; 0x24
     d7a:	7969      	ldrb	r1, [r5, #5]
     d7c:	2901      	cmp	r1, #1
     d7e:	d104      	bne.n	d8a <_usart_interrupt_handler+0x136>
     d80:	0a1b      	lsrs	r3, r3, #8
     d82:	7053      	strb	r3, [r2, #1]
     d84:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     d86:	3301      	adds	r3, #1
     d88:	626b      	str	r3, [r5, #36]	; 0x24
     d8a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     d8c:	3b01      	subs	r3, #1
     d8e:	b29b      	uxth	r3, r3
     d90:	85ab      	strh	r3, [r5, #44]	; 0x2c
     d92:	2b00      	cmp	r3, #0
     d94:	d10c      	bne.n	db0 <_usart_interrupt_handler+0x15c>
     d96:	3304      	adds	r3, #4
     d98:	7523      	strb	r3, [r4, #20]
     d9a:	2200      	movs	r2, #0
     d9c:	332e      	adds	r3, #46	; 0x2e
     d9e:	54ea      	strb	r2, [r5, r3]
     da0:	07bb      	lsls	r3, r7, #30
     da2:	d505      	bpl.n	db0 <_usart_interrupt_handler+0x15c>
     da4:	1c28      	adds	r0, r5, #0
     da6:	692b      	ldr	r3, [r5, #16]
     da8:	4798      	blx	r3
     daa:	e001      	b.n	db0 <_usart_interrupt_handler+0x15c>
     dac:	2304      	movs	r3, #4
     dae:	7523      	strb	r3, [r4, #20]
     db0:	06f3      	lsls	r3, r6, #27
     db2:	d507      	bpl.n	dc4 <_usart_interrupt_handler+0x170>
     db4:	2310      	movs	r3, #16
     db6:	7523      	strb	r3, [r4, #20]
     db8:	7623      	strb	r3, [r4, #24]
     dba:	06fb      	lsls	r3, r7, #27
     dbc:	d502      	bpl.n	dc4 <_usart_interrupt_handler+0x170>
     dbe:	1c28      	adds	r0, r5, #0
     dc0:	69eb      	ldr	r3, [r5, #28]
     dc2:	4798      	blx	r3
     dc4:	06b3      	lsls	r3, r6, #26
     dc6:	d507      	bpl.n	dd8 <_usart_interrupt_handler+0x184>
     dc8:	2320      	movs	r3, #32
     dca:	7523      	strb	r3, [r4, #20]
     dcc:	7623      	strb	r3, [r4, #24]
     dce:	073b      	lsls	r3, r7, #28
     dd0:	d502      	bpl.n	dd8 <_usart_interrupt_handler+0x184>
     dd2:	1c28      	adds	r0, r5, #0
     dd4:	69ab      	ldr	r3, [r5, #24]
     dd6:	4798      	blx	r3
     dd8:	0733      	lsls	r3, r6, #28
     dda:	d507      	bpl.n	dec <_usart_interrupt_handler+0x198>
     ddc:	2308      	movs	r3, #8
     dde:	7523      	strb	r3, [r4, #20]
     de0:	7623      	strb	r3, [r4, #24]
     de2:	06bb      	lsls	r3, r7, #26
     de4:	d502      	bpl.n	dec <_usart_interrupt_handler+0x198>
     de6:	6a2b      	ldr	r3, [r5, #32]
     de8:	1c28      	adds	r0, r5, #0
     dea:	4798      	blx	r3
     dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     dee:	46c0      	nop			; (mov r8, r8)
     df0:	200001b4 	.word	0x200001b4

00000df4 <_sercom_default_handler>:
     df4:	4770      	bx	lr
     df6:	46c0      	nop			; (mov r8, r8)

00000df8 <_sercom_set_handler>:
     df8:	b5f0      	push	{r4, r5, r6, r7, lr}
     dfa:	4b0a      	ldr	r3, [pc, #40]	; (e24 <_sercom_set_handler+0x2c>)
     dfc:	781b      	ldrb	r3, [r3, #0]
     dfe:	2b00      	cmp	r3, #0
     e00:	d10c      	bne.n	e1c <_sercom_set_handler+0x24>
     e02:	4f09      	ldr	r7, [pc, #36]	; (e28 <_sercom_set_handler+0x30>)
     e04:	4e09      	ldr	r6, [pc, #36]	; (e2c <_sercom_set_handler+0x34>)
     e06:	4d0a      	ldr	r5, [pc, #40]	; (e30 <_sercom_set_handler+0x38>)
     e08:	2400      	movs	r4, #0
     e0a:	51de      	str	r6, [r3, r7]
     e0c:	195a      	adds	r2, r3, r5
     e0e:	6014      	str	r4, [r2, #0]
     e10:	3304      	adds	r3, #4
     e12:	2b18      	cmp	r3, #24
     e14:	d1f9      	bne.n	e0a <_sercom_set_handler+0x12>
     e16:	2201      	movs	r2, #1
     e18:	4b02      	ldr	r3, [pc, #8]	; (e24 <_sercom_set_handler+0x2c>)
     e1a:	701a      	strb	r2, [r3, #0]
     e1c:	0080      	lsls	r0, r0, #2
     e1e:	4b02      	ldr	r3, [pc, #8]	; (e28 <_sercom_set_handler+0x30>)
     e20:	50c1      	str	r1, [r0, r3]
     e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e24:	20000161 	.word	0x20000161
     e28:	20000164 	.word	0x20000164
     e2c:	00000df5 	.word	0x00000df5
     e30:	200001b4 	.word	0x200001b4

00000e34 <_sercom_get_interrupt_vector>:
     e34:	b510      	push	{r4, lr}
     e36:	b082      	sub	sp, #8
     e38:	1c04      	adds	r4, r0, #0
     e3a:	4668      	mov	r0, sp
     e3c:	4905      	ldr	r1, [pc, #20]	; (e54 <_sercom_get_interrupt_vector+0x20>)
     e3e:	2206      	movs	r2, #6
     e40:	4b05      	ldr	r3, [pc, #20]	; (e58 <_sercom_get_interrupt_vector+0x24>)
     e42:	4798      	blx	r3
     e44:	1c20      	adds	r0, r4, #0
     e46:	4b05      	ldr	r3, [pc, #20]	; (e5c <_sercom_get_interrupt_vector+0x28>)
     e48:	4798      	blx	r3
     e4a:	466b      	mov	r3, sp
     e4c:	5618      	ldrsb	r0, [r3, r0]
     e4e:	b002      	add	sp, #8
     e50:	bd10      	pop	{r4, pc}
     e52:	46c0      	nop			; (mov r8, r8)
     e54:	00002d2c 	.word	0x00002d2c
     e58:	00001dbd 	.word	0x00001dbd
     e5c:	00000515 	.word	0x00000515

00000e60 <SERCOM0_Handler>:
     e60:	b508      	push	{r3, lr}
     e62:	4b02      	ldr	r3, [pc, #8]	; (e6c <SERCOM0_Handler+0xc>)
     e64:	681b      	ldr	r3, [r3, #0]
     e66:	2000      	movs	r0, #0
     e68:	4798      	blx	r3
     e6a:	bd08      	pop	{r3, pc}
     e6c:	20000164 	.word	0x20000164

00000e70 <SERCOM1_Handler>:
     e70:	b508      	push	{r3, lr}
     e72:	4b02      	ldr	r3, [pc, #8]	; (e7c <SERCOM1_Handler+0xc>)
     e74:	685b      	ldr	r3, [r3, #4]
     e76:	2001      	movs	r0, #1
     e78:	4798      	blx	r3
     e7a:	bd08      	pop	{r3, pc}
     e7c:	20000164 	.word	0x20000164

00000e80 <SERCOM2_Handler>:
     e80:	b508      	push	{r3, lr}
     e82:	4b02      	ldr	r3, [pc, #8]	; (e8c <SERCOM2_Handler+0xc>)
     e84:	689b      	ldr	r3, [r3, #8]
     e86:	2002      	movs	r0, #2
     e88:	4798      	blx	r3
     e8a:	bd08      	pop	{r3, pc}
     e8c:	20000164 	.word	0x20000164

00000e90 <SERCOM3_Handler>:
     e90:	b508      	push	{r3, lr}
     e92:	4b02      	ldr	r3, [pc, #8]	; (e9c <SERCOM3_Handler+0xc>)
     e94:	68db      	ldr	r3, [r3, #12]
     e96:	2003      	movs	r0, #3
     e98:	4798      	blx	r3
     e9a:	bd08      	pop	{r3, pc}
     e9c:	20000164 	.word	0x20000164

00000ea0 <SERCOM4_Handler>:
     ea0:	b508      	push	{r3, lr}
     ea2:	4b02      	ldr	r3, [pc, #8]	; (eac <SERCOM4_Handler+0xc>)
     ea4:	691b      	ldr	r3, [r3, #16]
     ea6:	2004      	movs	r0, #4
     ea8:	4798      	blx	r3
     eaa:	bd08      	pop	{r3, pc}
     eac:	20000164 	.word	0x20000164

00000eb0 <SERCOM5_Handler>:
     eb0:	b508      	push	{r3, lr}
     eb2:	4b02      	ldr	r3, [pc, #8]	; (ebc <SERCOM5_Handler+0xc>)
     eb4:	695b      	ldr	r3, [r3, #20]
     eb6:	2005      	movs	r0, #5
     eb8:	4798      	blx	r3
     eba:	bd08      	pop	{r3, pc}
     ebc:	20000164 	.word	0x20000164

00000ec0 <_tcc_interrupt_handler>:
     ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
     ec2:	4647      	mov	r7, r8
     ec4:	b480      	push	{r7}
     ec6:	0080      	lsls	r0, r0, #2
     ec8:	4b0d      	ldr	r3, [pc, #52]	; (f00 <_tcc_interrupt_handler+0x40>)
     eca:	58c7      	ldr	r7, [r0, r3]
     ecc:	683b      	ldr	r3, [r7, #0]
     ece:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     ed2:	401e      	ands	r6, r3
     ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ed6:	401e      	ands	r6, r3
     ed8:	2400      	movs	r4, #0
     eda:	4b0a      	ldr	r3, [pc, #40]	; (f04 <_tcc_interrupt_handler+0x44>)
     edc:	4698      	mov	r8, r3
     ede:	4643      	mov	r3, r8
     ee0:	58e5      	ldr	r5, [r4, r3]
     ee2:	422e      	tst	r6, r5
     ee4:	d005      	beq.n	ef2 <_tcc_interrupt_handler+0x32>
     ee6:	193b      	adds	r3, r7, r4
     ee8:	685b      	ldr	r3, [r3, #4]
     eea:	1c38      	adds	r0, r7, #0
     eec:	4798      	blx	r3
     eee:	683b      	ldr	r3, [r7, #0]
     ef0:	62dd      	str	r5, [r3, #44]	; 0x2c
     ef2:	3404      	adds	r4, #4
     ef4:	2c30      	cmp	r4, #48	; 0x30
     ef6:	d1f2      	bne.n	ede <_tcc_interrupt_handler+0x1e>
     ef8:	bc04      	pop	{r2}
     efa:	4690      	mov	r8, r2
     efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     efe:	46c0      	nop			; (mov r8, r8)
     f00:	200001cc 	.word	0x200001cc
     f04:	00002d34 	.word	0x00002d34

00000f08 <TCC0_Handler>:
     f08:	b508      	push	{r3, lr}
     f0a:	2000      	movs	r0, #0
     f0c:	4b01      	ldr	r3, [pc, #4]	; (f14 <TCC0_Handler+0xc>)
     f0e:	4798      	blx	r3
     f10:	bd08      	pop	{r3, pc}
     f12:	46c0      	nop			; (mov r8, r8)
     f14:	00000ec1 	.word	0x00000ec1

00000f18 <TCC1_Handler>:
     f18:	b508      	push	{r3, lr}
     f1a:	2001      	movs	r0, #1
     f1c:	4b01      	ldr	r3, [pc, #4]	; (f24 <TCC1_Handler+0xc>)
     f1e:	4798      	blx	r3
     f20:	bd08      	pop	{r3, pc}
     f22:	46c0      	nop			; (mov r8, r8)
     f24:	00000ec1 	.word	0x00000ec1

00000f28 <TCC2_Handler>:
     f28:	b508      	push	{r3, lr}
     f2a:	2002      	movs	r0, #2
     f2c:	4b01      	ldr	r3, [pc, #4]	; (f34 <TCC2_Handler+0xc>)
     f2e:	4798      	blx	r3
     f30:	bd08      	pop	{r3, pc}
     f32:	46c0      	nop			; (mov r8, r8)
     f34:	00000ec1 	.word	0x00000ec1

00000f38 <cpu_irq_enter_critical>:
     f38:	4b0c      	ldr	r3, [pc, #48]	; (f6c <cpu_irq_enter_critical+0x34>)
     f3a:	681b      	ldr	r3, [r3, #0]
     f3c:	2b00      	cmp	r3, #0
     f3e:	d110      	bne.n	f62 <cpu_irq_enter_critical+0x2a>
     f40:	f3ef 8310 	mrs	r3, PRIMASK
     f44:	2b00      	cmp	r3, #0
     f46:	d109      	bne.n	f5c <cpu_irq_enter_critical+0x24>
     f48:	b672      	cpsid	i
     f4a:	f3bf 8f5f 	dmb	sy
     f4e:	2200      	movs	r2, #0
     f50:	4b07      	ldr	r3, [pc, #28]	; (f70 <cpu_irq_enter_critical+0x38>)
     f52:	701a      	strb	r2, [r3, #0]
     f54:	3201      	adds	r2, #1
     f56:	4b07      	ldr	r3, [pc, #28]	; (f74 <cpu_irq_enter_critical+0x3c>)
     f58:	701a      	strb	r2, [r3, #0]
     f5a:	e002      	b.n	f62 <cpu_irq_enter_critical+0x2a>
     f5c:	2200      	movs	r2, #0
     f5e:	4b05      	ldr	r3, [pc, #20]	; (f74 <cpu_irq_enter_critical+0x3c>)
     f60:	701a      	strb	r2, [r3, #0]
     f62:	4a02      	ldr	r2, [pc, #8]	; (f6c <cpu_irq_enter_critical+0x34>)
     f64:	6813      	ldr	r3, [r2, #0]
     f66:	3301      	adds	r3, #1
     f68:	6013      	str	r3, [r2, #0]
     f6a:	4770      	bx	lr
     f6c:	2000017c 	.word	0x2000017c
     f70:	20000008 	.word	0x20000008
     f74:	20000180 	.word	0x20000180

00000f78 <cpu_irq_leave_critical>:
     f78:	4b08      	ldr	r3, [pc, #32]	; (f9c <cpu_irq_leave_critical+0x24>)
     f7a:	681a      	ldr	r2, [r3, #0]
     f7c:	3a01      	subs	r2, #1
     f7e:	601a      	str	r2, [r3, #0]
     f80:	681b      	ldr	r3, [r3, #0]
     f82:	2b00      	cmp	r3, #0
     f84:	d109      	bne.n	f9a <cpu_irq_leave_critical+0x22>
     f86:	4b06      	ldr	r3, [pc, #24]	; (fa0 <cpu_irq_leave_critical+0x28>)
     f88:	781b      	ldrb	r3, [r3, #0]
     f8a:	2b00      	cmp	r3, #0
     f8c:	d005      	beq.n	f9a <cpu_irq_leave_critical+0x22>
     f8e:	2201      	movs	r2, #1
     f90:	4b04      	ldr	r3, [pc, #16]	; (fa4 <cpu_irq_leave_critical+0x2c>)
     f92:	701a      	strb	r2, [r3, #0]
     f94:	f3bf 8f5f 	dmb	sy
     f98:	b662      	cpsie	i
     f9a:	4770      	bx	lr
     f9c:	2000017c 	.word	0x2000017c
     fa0:	20000180 	.word	0x20000180
     fa4:	20000008 	.word	0x20000008

00000fa8 <system_board_init>:
     fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
     faa:	4647      	mov	r7, r8
     fac:	b480      	push	{r7}
     fae:	b082      	sub	sp, #8
     fb0:	ac01      	add	r4, sp, #4
     fb2:	2601      	movs	r6, #1
     fb4:	7066      	strb	r6, [r4, #1]
     fb6:	2700      	movs	r7, #0
     fb8:	70a7      	strb	r7, [r4, #2]
     fba:	7026      	strb	r6, [r4, #0]
     fbc:	2013      	movs	r0, #19
     fbe:	1c21      	adds	r1, r4, #0
     fc0:	4d0b      	ldr	r5, [pc, #44]	; (ff0 <system_board_init+0x48>)
     fc2:	47a8      	blx	r5
     fc4:	4b0b      	ldr	r3, [pc, #44]	; (ff4 <system_board_init+0x4c>)
     fc6:	4698      	mov	r8, r3
     fc8:	2380      	movs	r3, #128	; 0x80
     fca:	031b      	lsls	r3, r3, #12
     fcc:	4642      	mov	r2, r8
     fce:	6193      	str	r3, [r2, #24]
     fd0:	200d      	movs	r0, #13
     fd2:	1c21      	adds	r1, r4, #0
     fd4:	47a8      	blx	r5
     fd6:	2380      	movs	r3, #128	; 0x80
     fd8:	019b      	lsls	r3, r3, #6
     fda:	4642      	mov	r2, r8
     fdc:	6153      	str	r3, [r2, #20]
     fde:	7027      	strb	r7, [r4, #0]
     fe0:	7066      	strb	r6, [r4, #1]
     fe2:	201c      	movs	r0, #28
     fe4:	1c21      	adds	r1, r4, #0
     fe6:	47a8      	blx	r5
     fe8:	b002      	add	sp, #8
     fea:	bc04      	pop	{r2}
     fec:	4690      	mov	r8, r2
     fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ff0:	00000ff9 	.word	0x00000ff9
     ff4:	41004400 	.word	0x41004400

00000ff8 <port_pin_set_config>:
     ff8:	b500      	push	{lr}
     ffa:	b083      	sub	sp, #12
     ffc:	ab01      	add	r3, sp, #4
     ffe:	2280      	movs	r2, #128	; 0x80
    1000:	701a      	strb	r2, [r3, #0]
    1002:	780a      	ldrb	r2, [r1, #0]
    1004:	705a      	strb	r2, [r3, #1]
    1006:	784a      	ldrb	r2, [r1, #1]
    1008:	709a      	strb	r2, [r3, #2]
    100a:	788a      	ldrb	r2, [r1, #2]
    100c:	70da      	strb	r2, [r3, #3]
    100e:	1c19      	adds	r1, r3, #0
    1010:	4b01      	ldr	r3, [pc, #4]	; (1018 <port_pin_set_config+0x20>)
    1012:	4798      	blx	r3
    1014:	b003      	add	sp, #12
    1016:	bd00      	pop	{pc}
    1018:	00001875 	.word	0x00001875

0000101c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    101c:	b508      	push	{r3, lr}
	switch (clock_source) {
    101e:	2808      	cmp	r0, #8
    1020:	d803      	bhi.n	102a <system_clock_source_get_hz+0xe>
    1022:	0080      	lsls	r0, r0, #2
    1024:	4b1b      	ldr	r3, [pc, #108]	; (1094 <system_clock_source_get_hz+0x78>)
    1026:	581b      	ldr	r3, [r3, r0]
    1028:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    102a:	2000      	movs	r0, #0
    102c:	e031      	b.n	1092 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    102e:	4b1a      	ldr	r3, [pc, #104]	; (1098 <system_clock_source_get_hz+0x7c>)
    1030:	6918      	ldr	r0, [r3, #16]
    1032:	e02e      	b.n	1092 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1034:	4b19      	ldr	r3, [pc, #100]	; (109c <system_clock_source_get_hz+0x80>)
    1036:	6a18      	ldr	r0, [r3, #32]
    1038:	0580      	lsls	r0, r0, #22
    103a:	0f80      	lsrs	r0, r0, #30
    103c:	4b18      	ldr	r3, [pc, #96]	; (10a0 <system_clock_source_get_hz+0x84>)
    103e:	40c3      	lsrs	r3, r0
    1040:	1c18      	adds	r0, r3, #0
    1042:	e026      	b.n	1092 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1044:	4b14      	ldr	r3, [pc, #80]	; (1098 <system_clock_source_get_hz+0x7c>)
    1046:	6958      	ldr	r0, [r3, #20]
    1048:	e023      	b.n	1092 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    104a:	4b13      	ldr	r3, [pc, #76]	; (1098 <system_clock_source_get_hz+0x7c>)
    104c:	681b      	ldr	r3, [r3, #0]
    104e:	2002      	movs	r0, #2
    1050:	4018      	ands	r0, r3
    1052:	d01e      	beq.n	1092 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1054:	4911      	ldr	r1, [pc, #68]	; (109c <system_clock_source_get_hz+0x80>)
    1056:	2210      	movs	r2, #16
    1058:	68cb      	ldr	r3, [r1, #12]
    105a:	421a      	tst	r2, r3
    105c:	d0fc      	beq.n	1058 <system_clock_source_get_hz+0x3c>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    105e:	4b0e      	ldr	r3, [pc, #56]	; (1098 <system_clock_source_get_hz+0x7c>)
    1060:	681b      	ldr	r3, [r3, #0]
    1062:	075b      	lsls	r3, r3, #29
    1064:	d514      	bpl.n	1090 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1066:	2000      	movs	r0, #0
    1068:	4b0e      	ldr	r3, [pc, #56]	; (10a4 <system_clock_source_get_hz+0x88>)
    106a:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    106c:	4b0a      	ldr	r3, [pc, #40]	; (1098 <system_clock_source_get_hz+0x7c>)
    106e:	689b      	ldr	r3, [r3, #8]
    1070:	041b      	lsls	r3, r3, #16
    1072:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1074:	4358      	muls	r0, r3
    1076:	e00c      	b.n	1092 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1078:	2350      	movs	r3, #80	; 0x50
    107a:	4a08      	ldr	r2, [pc, #32]	; (109c <system_clock_source_get_hz+0x80>)
    107c:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    107e:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1080:	075b      	lsls	r3, r3, #29
    1082:	d506      	bpl.n	1092 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    1084:	4b04      	ldr	r3, [pc, #16]	; (1098 <system_clock_source_get_hz+0x7c>)
    1086:	68d8      	ldr	r0, [r3, #12]
    1088:	e003      	b.n	1092 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    108a:	2080      	movs	r0, #128	; 0x80
    108c:	0200      	lsls	r0, r0, #8
    108e:	e000      	b.n	1092 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    1090:	4805      	ldr	r0, [pc, #20]	; (10a8 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    1092:	bd08      	pop	{r3, pc}
    1094:	00002d64 	.word	0x00002d64
    1098:	20000184 	.word	0x20000184
    109c:	40000800 	.word	0x40000800
    10a0:	007a1200 	.word	0x007a1200
    10a4:	00001799 	.word	0x00001799
    10a8:	02dc6c00 	.word	0x02dc6c00

000010ac <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    10ac:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    10ae:	4c0c      	ldr	r4, [pc, #48]	; (10e0 <system_clock_source_osc8m_set_config+0x34>)
    10b0:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    10b2:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    10b4:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    10b6:	7842      	ldrb	r2, [r0, #1]
    10b8:	2001      	movs	r0, #1
    10ba:	4002      	ands	r2, r0
    10bc:	0192      	lsls	r2, r2, #6
    10be:	2640      	movs	r6, #64	; 0x40
    10c0:	43b3      	bics	r3, r6
    10c2:	4313      	orrs	r3, r2
    10c4:	1c02      	adds	r2, r0, #0
    10c6:	402a      	ands	r2, r5
    10c8:	01d2      	lsls	r2, r2, #7
    10ca:	307f      	adds	r0, #127	; 0x7f
    10cc:	4383      	bics	r3, r0
    10ce:	4313      	orrs	r3, r2
    10d0:	2203      	movs	r2, #3
    10d2:	400a      	ands	r2, r1
    10d4:	0212      	lsls	r2, r2, #8
    10d6:	4903      	ldr	r1, [pc, #12]	; (10e4 <system_clock_source_osc8m_set_config+0x38>)
    10d8:	400b      	ands	r3, r1
    10da:	4313      	orrs	r3, r2
    10dc:	6223      	str	r3, [r4, #32]
}
    10de:	bd70      	pop	{r4, r5, r6, pc}
    10e0:	40000800 	.word	0x40000800
    10e4:	fffffcff 	.word	0xfffffcff

000010e8 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    10e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    10ea:	4657      	mov	r7, sl
    10ec:	464e      	mov	r6, r9
    10ee:	4645      	mov	r5, r8
    10f0:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    10f2:	4e1c      	ldr	r6, [pc, #112]	; (1164 <system_clock_source_osc32k_set_config+0x7c>)
    10f4:	69b3      	ldr	r3, [r6, #24]
    10f6:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    10f8:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    10fa:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    10fc:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    10fe:	78c3      	ldrb	r3, [r0, #3]
    1100:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    1102:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    1104:	7883      	ldrb	r3, [r0, #2]
    1106:	2001      	movs	r0, #1
    1108:	4003      	ands	r3, r0
    110a:	009b      	lsls	r3, r3, #2
    110c:	469a      	mov	sl, r3
    110e:	2204      	movs	r2, #4
    1110:	4690      	mov	r8, r2
    1112:	4662      	mov	r2, ip
    1114:	4643      	mov	r3, r8
    1116:	439a      	bics	r2, r3
    1118:	1c13      	adds	r3, r2, #0
    111a:	4652      	mov	r2, sl
    111c:	431a      	orrs	r2, r3
    111e:	1c13      	adds	r3, r2, #0
    1120:	4001      	ands	r1, r0
    1122:	00c9      	lsls	r1, r1, #3
    1124:	2208      	movs	r2, #8
    1126:	4393      	bics	r3, r2
    1128:	430b      	orrs	r3, r1
    112a:	464a      	mov	r2, r9
    112c:	4002      	ands	r2, r0
    112e:	0192      	lsls	r2, r2, #6
    1130:	2140      	movs	r1, #64	; 0x40
    1132:	438b      	bics	r3, r1
    1134:	4313      	orrs	r3, r2
    1136:	4007      	ands	r7, r0
    1138:	01ff      	lsls	r7, r7, #7
    113a:	2280      	movs	r2, #128	; 0x80
    113c:	4393      	bics	r3, r2
    113e:	433b      	orrs	r3, r7
    1140:	3a79      	subs	r2, #121	; 0x79
    1142:	4015      	ands	r5, r2
    1144:	022d      	lsls	r5, r5, #8
    1146:	4f08      	ldr	r7, [pc, #32]	; (1168 <system_clock_source_osc32k_set_config+0x80>)
    1148:	403b      	ands	r3, r7
    114a:	432b      	orrs	r3, r5
    114c:	4004      	ands	r4, r0
    114e:	0320      	lsls	r0, r4, #12
    1150:	4c06      	ldr	r4, [pc, #24]	; (116c <system_clock_source_osc32k_set_config+0x84>)
    1152:	401c      	ands	r4, r3
    1154:	4304      	orrs	r4, r0
    1156:	61b4      	str	r4, [r6, #24]
}
    1158:	bc1c      	pop	{r2, r3, r4}
    115a:	4690      	mov	r8, r2
    115c:	4699      	mov	r9, r3
    115e:	46a2      	mov	sl, r4
    1160:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1162:	46c0      	nop			; (mov r8, r8)
    1164:	40000800 	.word	0x40000800
    1168:	fffff8ff 	.word	0xfffff8ff
    116c:	ffffefff 	.word	0xffffefff

00001170 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    1170:	b5f0      	push	{r4, r5, r6, r7, lr}
    1172:	465f      	mov	r7, fp
    1174:	4656      	mov	r6, sl
    1176:	464d      	mov	r5, r9
    1178:	4644      	mov	r4, r8
    117a:	b4f0      	push	{r4, r5, r6, r7}
    117c:	b083      	sub	sp, #12
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    117e:	4e2e      	ldr	r6, [pc, #184]	; (1238 <system_clock_source_xosc32k_set_config+0xc8>)
    1180:	8ab3      	ldrh	r3, [r6, #20]
    1182:	469c      	mov	ip, r3

	temp.bit.STARTUP = config->startup_time;
    1184:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1186:	7803      	ldrb	r3, [r0, #0]
    1188:	425a      	negs	r2, r3
    118a:	415a      	adcs	r2, r3
    118c:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    118e:	7883      	ldrb	r3, [r0, #2]
    1190:	469b      	mov	fp, r3
	temp.bit.EN1K = config->enable_1khz_output;
    1192:	78c3      	ldrb	r3, [r0, #3]
	temp.bit.EN32K = config->enable_32khz_output;
    1194:	7902      	ldrb	r2, [r0, #4]
    1196:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    1198:	7b47      	ldrb	r7, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    119a:	7b02      	ldrb	r2, [r0, #12]
    119c:	9201      	str	r2, [sp, #4]
	temp.bit.WRTLOCK  = config->write_once;
    119e:	7b84      	ldrb	r4, [r0, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    11a0:	6882      	ldr	r2, [r0, #8]
    11a2:	4826      	ldr	r0, [pc, #152]	; (123c <system_clock_source_xosc32k_set_config+0xcc>)
    11a4:	6142      	str	r2, [r0, #20]

	SYSCTRL->XOSC32K = temp;
    11a6:	2001      	movs	r0, #1
    11a8:	464a      	mov	r2, r9
    11aa:	0092      	lsls	r2, r2, #2
    11ac:	4691      	mov	r9, r2
    11ae:	2204      	movs	r2, #4
    11b0:	4692      	mov	sl, r2
    11b2:	4662      	mov	r2, ip
    11b4:	4651      	mov	r1, sl
    11b6:	438a      	bics	r2, r1
    11b8:	4694      	mov	ip, r2
    11ba:	464a      	mov	r2, r9
    11bc:	4661      	mov	r1, ip
    11be:	430a      	orrs	r2, r1
    11c0:	4694      	mov	ip, r2
    11c2:	4642      	mov	r2, r8
    11c4:	4002      	ands	r2, r0
    11c6:	00d2      	lsls	r2, r2, #3
    11c8:	4690      	mov	r8, r2
    11ca:	2208      	movs	r2, #8
    11cc:	4691      	mov	r9, r2
    11ce:	4662      	mov	r2, ip
    11d0:	4649      	mov	r1, r9
    11d2:	438a      	bics	r2, r1
    11d4:	4694      	mov	ip, r2
    11d6:	4642      	mov	r2, r8
    11d8:	4661      	mov	r1, ip
    11da:	430a      	orrs	r2, r1
    11dc:	4694      	mov	ip, r2
    11de:	4003      	ands	r3, r0
    11e0:	011b      	lsls	r3, r3, #4
    11e2:	2210      	movs	r2, #16
    11e4:	4690      	mov	r8, r2
    11e6:	4662      	mov	r2, ip
    11e8:	4641      	mov	r1, r8
    11ea:	438a      	bics	r2, r1
    11ec:	4313      	orrs	r3, r2
    11ee:	4659      	mov	r1, fp
    11f0:	4001      	ands	r1, r0
    11f2:	0149      	lsls	r1, r1, #5
    11f4:	2220      	movs	r2, #32
    11f6:	4393      	bics	r3, r2
    11f8:	430b      	orrs	r3, r1
    11fa:	9a01      	ldr	r2, [sp, #4]
    11fc:	4002      	ands	r2, r0
    11fe:	0192      	lsls	r2, r2, #6
    1200:	2140      	movs	r1, #64	; 0x40
    1202:	438b      	bics	r3, r1
    1204:	4313      	orrs	r3, r2
    1206:	4007      	ands	r7, r0
    1208:	01ff      	lsls	r7, r7, #7
    120a:	2280      	movs	r2, #128	; 0x80
    120c:	4393      	bics	r3, r2
    120e:	433b      	orrs	r3, r7
    1210:	3a79      	subs	r2, #121	; 0x79
    1212:	4015      	ands	r5, r2
    1214:	022d      	lsls	r5, r5, #8
    1216:	4f0a      	ldr	r7, [pc, #40]	; (1240 <system_clock_source_xosc32k_set_config+0xd0>)
    1218:	403b      	ands	r3, r7
    121a:	432b      	orrs	r3, r5
    121c:	4004      	ands	r4, r0
    121e:	0320      	lsls	r0, r4, #12
    1220:	4c08      	ldr	r4, [pc, #32]	; (1244 <system_clock_source_xosc32k_set_config+0xd4>)
    1222:	401c      	ands	r4, r3
    1224:	4304      	orrs	r4, r0
    1226:	82b4      	strh	r4, [r6, #20]
}
    1228:	b003      	add	sp, #12
    122a:	bc3c      	pop	{r2, r3, r4, r5}
    122c:	4690      	mov	r8, r2
    122e:	4699      	mov	r9, r3
    1230:	46a2      	mov	sl, r4
    1232:	46ab      	mov	fp, r5
    1234:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1236:	46c0      	nop			; (mov r8, r8)
    1238:	40000800 	.word	0x40000800
    123c:	20000184 	.word	0x20000184
    1240:	fffff8ff 	.word	0xfffff8ff
    1244:	ffffefff 	.word	0xffffefff

00001248 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1248:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    124a:	7a03      	ldrb	r3, [r0, #8]
    124c:	069b      	lsls	r3, r3, #26
    124e:	0c1a      	lsrs	r2, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    1250:	8943      	ldrh	r3, [r0, #10]
    1252:	059b      	lsls	r3, r3, #22
    1254:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1256:	4313      	orrs	r3, r2
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    1258:	4c19      	ldr	r4, [pc, #100]	; (12c0 <system_clock_source_dfll_set_config+0x78>)
    125a:	6063      	str	r3, [r4, #4]
    125c:	8881      	ldrh	r1, [r0, #4]
    125e:	8843      	ldrh	r3, [r0, #2]
    1260:	4319      	orrs	r1, r3
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    1262:	79c3      	ldrb	r3, [r0, #7]
    1264:	7982      	ldrb	r2, [r0, #6]
    1266:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    1268:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    126a:	7842      	ldrb	r2, [r0, #1]
    126c:	01d2      	lsls	r2, r2, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    126e:	4313      	orrs	r3, r2
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    1270:	6023      	str	r3, [r4, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1272:	7803      	ldrb	r3, [r0, #0]
    1274:	2b04      	cmp	r3, #4
    1276:	d10f      	bne.n	1298 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1278:	7b03      	ldrb	r3, [r0, #12]
    127a:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    127c:	8a02      	ldrh	r2, [r0, #16]
    127e:	4313      	orrs	r3, r2
    1280:	1c19      	adds	r1, r3, #0

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1282:	89c3      	ldrh	r3, [r0, #14]
    1284:	041b      	lsls	r3, r3, #16
    1286:	4a0f      	ldr	r2, [pc, #60]	; (12c4 <system_clock_source_dfll_set_config+0x7c>)
    1288:	4013      	ands	r3, r2
    128a:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    128c:	60a3      	str	r3, [r4, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    128e:	6821      	ldr	r1, [r4, #0]
    1290:	2304      	movs	r3, #4
    1292:	430b      	orrs	r3, r1
    1294:	6023      	str	r3, [r4, #0]
    1296:	e011      	b.n	12bc <system_clock_source_dfll_set_config+0x74>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1298:	2b20      	cmp	r3, #32
    129a:	d10f      	bne.n	12bc <system_clock_source_dfll_set_config+0x74>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    129c:	7b03      	ldrb	r3, [r0, #12]
    129e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    12a0:	8a02      	ldrh	r2, [r0, #16]
    12a2:	4313      	orrs	r3, r2
    12a4:	1c19      	adds	r1, r3, #0
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    12a6:	89c3      	ldrh	r3, [r0, #14]
    12a8:	041b      	lsls	r3, r3, #16
    12aa:	4a06      	ldr	r2, [pc, #24]	; (12c4 <system_clock_source_dfll_set_config+0x7c>)
    12ac:	4013      	ands	r3, r2
    12ae:	430b      	orrs	r3, r1
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    12b0:	4a03      	ldr	r2, [pc, #12]	; (12c0 <system_clock_source_dfll_set_config+0x78>)
    12b2:	6093      	str	r3, [r2, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    12b4:	6813      	ldr	r3, [r2, #0]
    12b6:	4904      	ldr	r1, [pc, #16]	; (12c8 <system_clock_source_dfll_set_config+0x80>)
    12b8:	430b      	orrs	r3, r1
    12ba:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    12bc:	bd10      	pop	{r4, pc}
    12be:	46c0      	nop			; (mov r8, r8)
    12c0:	20000184 	.word	0x20000184
    12c4:	03ff0000 	.word	0x03ff0000
    12c8:	00000424 	.word	0x00000424

000012cc <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    12cc:	2808      	cmp	r0, #8
    12ce:	d803      	bhi.n	12d8 <system_clock_source_enable+0xc>
    12d0:	0080      	lsls	r0, r0, #2
    12d2:	4b25      	ldr	r3, [pc, #148]	; (1368 <system_clock_source_enable+0x9c>)
    12d4:	581b      	ldr	r3, [r3, r0]
    12d6:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    12d8:	2017      	movs	r0, #23
    12da:	e044      	b.n	1366 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    12dc:	4a23      	ldr	r2, [pc, #140]	; (136c <system_clock_source_enable+0xa0>)
    12de:	6a11      	ldr	r1, [r2, #32]
    12e0:	2302      	movs	r3, #2
    12e2:	430b      	orrs	r3, r1
    12e4:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    12e6:	2000      	movs	r0, #0
    12e8:	e03d      	b.n	1366 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    12ea:	4a20      	ldr	r2, [pc, #128]	; (136c <system_clock_source_enable+0xa0>)
    12ec:	6991      	ldr	r1, [r2, #24]
    12ee:	2302      	movs	r3, #2
    12f0:	430b      	orrs	r3, r1
    12f2:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    12f4:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    12f6:	e036      	b.n	1366 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    12f8:	4a1c      	ldr	r2, [pc, #112]	; (136c <system_clock_source_enable+0xa0>)
    12fa:	8a11      	ldrh	r1, [r2, #16]
    12fc:	2302      	movs	r3, #2
    12fe:	430b      	orrs	r3, r1
    1300:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1302:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1304:	e02f      	b.n	1366 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1306:	4a19      	ldr	r2, [pc, #100]	; (136c <system_clock_source_enable+0xa0>)
    1308:	8a91      	ldrh	r1, [r2, #20]
    130a:	2302      	movs	r3, #2
    130c:	430b      	orrs	r3, r1
    130e:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1310:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    1312:	e028      	b.n	1366 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1314:	4916      	ldr	r1, [pc, #88]	; (1370 <system_clock_source_enable+0xa4>)
    1316:	680b      	ldr	r3, [r1, #0]
    1318:	2202      	movs	r2, #2
    131a:	4313      	orrs	r3, r2
    131c:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    131e:	4b13      	ldr	r3, [pc, #76]	; (136c <system_clock_source_enable+0xa0>)
    1320:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1322:	1c19      	adds	r1, r3, #0
    1324:	320e      	adds	r2, #14
    1326:	68cb      	ldr	r3, [r1, #12]
    1328:	421a      	tst	r2, r3
    132a:	d0fc      	beq.n	1326 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    132c:	4a10      	ldr	r2, [pc, #64]	; (1370 <system_clock_source_enable+0xa4>)
    132e:	6891      	ldr	r1, [r2, #8]
    1330:	4b0e      	ldr	r3, [pc, #56]	; (136c <system_clock_source_enable+0xa0>)
    1332:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1334:	6852      	ldr	r2, [r2, #4]
    1336:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    1338:	2200      	movs	r2, #0
    133a:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    133c:	1c19      	adds	r1, r3, #0
    133e:	3210      	adds	r2, #16
    1340:	68cb      	ldr	r3, [r1, #12]
    1342:	421a      	tst	r2, r3
    1344:	d0fc      	beq.n	1340 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1346:	4b0a      	ldr	r3, [pc, #40]	; (1370 <system_clock_source_enable+0xa4>)
    1348:	681b      	ldr	r3, [r3, #0]
    134a:	b29b      	uxth	r3, r3
    134c:	4a07      	ldr	r2, [pc, #28]	; (136c <system_clock_source_enable+0xa0>)
    134e:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1350:	2000      	movs	r0, #0
    1352:	e008      	b.n	1366 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1354:	4905      	ldr	r1, [pc, #20]	; (136c <system_clock_source_enable+0xa0>)
    1356:	2244      	movs	r2, #68	; 0x44
    1358:	5c88      	ldrb	r0, [r1, r2]
    135a:	2302      	movs	r3, #2
    135c:	4303      	orrs	r3, r0
    135e:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1360:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    1362:	e000      	b.n	1366 <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1364:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    1366:	4770      	bx	lr
    1368:	00002d88 	.word	0x00002d88
    136c:	40000800 	.word	0x40000800
    1370:	20000184 	.word	0x20000184

00001374 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1374:	b5f0      	push	{r4, r5, r6, r7, lr}
    1376:	464f      	mov	r7, r9
    1378:	4646      	mov	r6, r8
    137a:	b4c0      	push	{r6, r7}
    137c:	b091      	sub	sp, #68	; 0x44
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    137e:	22c2      	movs	r2, #194	; 0xc2
    1380:	00d2      	lsls	r2, r2, #3
    1382:	4b61      	ldr	r3, [pc, #388]	; (1508 <system_clock_init+0x194>)
    1384:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1386:	4961      	ldr	r1, [pc, #388]	; (150c <system_clock_init+0x198>)
    1388:	684b      	ldr	r3, [r1, #4]
    138a:	221e      	movs	r2, #30
    138c:	4393      	bics	r3, r2
    138e:	3a1a      	subs	r2, #26
    1390:	4313      	orrs	r3, r2
    1392:	604b      	str	r3, [r1, #4]
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
#elif CONF_CLOCK_GCLK_4_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_4;
    1394:	ab01      	add	r3, sp, #4
    1396:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1398:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    139a:	4d5d      	ldr	r5, [pc, #372]	; (1510 <system_clock_init+0x19c>)
    139c:	b2e0      	uxtb	r0, r4
    139e:	a901      	add	r1, sp, #4
    13a0:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    13a2:	3401      	adds	r4, #1
    13a4:	2c25      	cmp	r4, #37	; 0x25
    13a6:	d1f9      	bne.n	139c <system_clock_init+0x28>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    13a8:	a80c      	add	r0, sp, #48	; 0x30
    13aa:	2300      	movs	r3, #0
    13ac:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
	config->frequency           = 32768UL;
    13ae:	2280      	movs	r2, #128	; 0x80
    13b0:	0212      	lsls	r2, r2, #8
    13b2:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    13b4:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    13b6:	2201      	movs	r2, #1
    13b8:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    13ba:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    13bc:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    13be:	2106      	movs	r1, #6
    13c0:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    13c2:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    13c4:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    13c6:	4b53      	ldr	r3, [pc, #332]	; (1514 <system_clock_init+0x1a0>)
    13c8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    13ca:	2005      	movs	r0, #5
    13cc:	4b52      	ldr	r3, [pc, #328]	; (1518 <system_clock_init+0x1a4>)
    13ce:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    13d0:	494d      	ldr	r1, [pc, #308]	; (1508 <system_clock_init+0x194>)
    13d2:	2202      	movs	r2, #2
    13d4:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    13d6:	421a      	tst	r2, r3
    13d8:	d0fc      	beq.n	13d4 <system_clock_init+0x60>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    13da:	494b      	ldr	r1, [pc, #300]	; (1508 <system_clock_init+0x194>)
    13dc:	8a8a      	ldrh	r2, [r1, #20]
    13de:	2380      	movs	r3, #128	; 0x80
    13e0:	4313      	orrs	r3, r2
    13e2:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    13e4:	4d4d      	ldr	r5, [pc, #308]	; (151c <system_clock_init+0x1a8>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    13e6:	682b      	ldr	r3, [r5, #0]
    13e8:	04db      	lsls	r3, r3, #19
    13ea:	0e5b      	lsrs	r3, r3, #25
    13ec:	041a      	lsls	r2, r3, #16
    13ee:	6988      	ldr	r0, [r1, #24]
    13f0:	4b4b      	ldr	r3, [pc, #300]	; (1520 <system_clock_init+0x1ac>)
    13f2:	4003      	ands	r3, r0
    13f4:	4313      	orrs	r3, r2
    13f6:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    13f8:	a80a      	add	r0, sp, #40	; 0x28
    13fa:	2301      	movs	r3, #1
    13fc:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    13fe:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
    1400:	2400      	movs	r4, #0
    1402:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    1404:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    1406:	3306      	adds	r3, #6
    1408:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    140a:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    140c:	4b45      	ldr	r3, [pc, #276]	; (1524 <system_clock_init+0x1b0>)
    140e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    1410:	2004      	movs	r0, #4
    1412:	4b41      	ldr	r3, [pc, #260]	; (1518 <system_clock_init+0x1a4>)
    1414:	4798      	blx	r3
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1416:	ab05      	add	r3, sp, #20
    1418:	2200      	movs	r2, #0
    141a:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    141c:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    141e:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    1420:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    1422:	213f      	movs	r1, #63	; 0x3f
    1424:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1426:	393b      	subs	r1, #59	; 0x3b
    1428:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    142a:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    142c:	682b      	ldr	r3, [r5, #0]
    142e:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1430:	2b3f      	cmp	r3, #63	; 0x3f
    1432:	d100      	bne.n	1436 <system_clock_init+0xc2>
		coarse = 0x1f;
    1434:	3b20      	subs	r3, #32
	}
	dfll_conf.coarse_value = coarse;
    1436:	a805      	add	r0, sp, #20
    1438:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    143a:	23b7      	movs	r3, #183	; 0xb7
    143c:	00db      	lsls	r3, r3, #3
    143e:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1440:	2307      	movs	r3, #7
    1442:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1444:	3338      	adds	r3, #56	; 0x38
    1446:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1448:	4b37      	ldr	r3, [pc, #220]	; (1528 <system_clock_init+0x1b4>)
    144a:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    144c:	a804      	add	r0, sp, #16
    144e:	2500      	movs	r5, #0
    1450:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    1452:	2601      	movs	r6, #1
    1454:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1456:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1458:	4b34      	ldr	r3, [pc, #208]	; (152c <system_clock_init+0x1b8>)
    145a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    145c:	2006      	movs	r0, #6
    145e:	4b2e      	ldr	r3, [pc, #184]	; (1518 <system_clock_init+0x1a4>)
    1460:	4699      	mov	r9, r3
    1462:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1464:	4b32      	ldr	r3, [pc, #200]	; (1530 <system_clock_init+0x1bc>)
    1466:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1468:	ac01      	add	r4, sp, #4
    146a:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    146c:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    146e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1470:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1472:	2305      	movs	r3, #5
    1474:	7023      	strb	r3, [r4, #0]
    1476:	2001      	movs	r0, #1
    1478:	1c21      	adds	r1, r4, #0
    147a:	4b2e      	ldr	r3, [pc, #184]	; (1534 <system_clock_init+0x1c0>)
    147c:	4698      	mov	r8, r3
    147e:	4798      	blx	r3
    1480:	2001      	movs	r0, #1
    1482:	4f2d      	ldr	r7, [pc, #180]	; (1538 <system_clock_init+0x1c4>)
    1484:	47b8      	blx	r7
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1486:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1488:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    148a:	7265      	strb	r5, [r4, #9]
    148c:	2304      	movs	r3, #4
    148e:	7023      	strb	r3, [r4, #0]
    1490:	331c      	adds	r3, #28
    1492:	6063      	str	r3, [r4, #4]
    1494:	2002      	movs	r0, #2
    1496:	1c21      	adds	r1, r4, #0
    1498:	47c0      	blx	r8
    149a:	2002      	movs	r0, #2
    149c:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    149e:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    14a0:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    14a2:	2306      	movs	r3, #6
    14a4:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    14a6:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    14a8:	7265      	strb	r5, [r4, #9]
    14aa:	2003      	movs	r0, #3
    14ac:	1c21      	adds	r1, r4, #0
    14ae:	47c0      	blx	r8
    14b0:	2003      	movs	r0, #3
    14b2:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    14b4:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    14b6:	2000      	movs	r0, #0
    14b8:	1c21      	adds	r1, r4, #0
    14ba:	4b15      	ldr	r3, [pc, #84]	; (1510 <system_clock_init+0x19c>)
    14bc:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    14be:	2000      	movs	r0, #0
    14c0:	4b1e      	ldr	r3, [pc, #120]	; (153c <system_clock_init+0x1c8>)
    14c2:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    14c4:	2007      	movs	r0, #7
    14c6:	47c8      	blx	r9

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    14c8:	490f      	ldr	r1, [pc, #60]	; (1508 <system_clock_init+0x194>)
    14ca:	22d0      	movs	r2, #208	; 0xd0
    14cc:	68cb      	ldr	r3, [r1, #12]
    14ce:	4013      	ands	r3, r2


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    14d0:	2bd0      	cmp	r3, #208	; 0xd0
    14d2:	d1fb      	bne.n	14cc <system_clock_init+0x158>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    14d4:	4a1a      	ldr	r2, [pc, #104]	; (1540 <system_clock_init+0x1cc>)
    14d6:	2300      	movs	r3, #0
    14d8:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    14da:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    14dc:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    14de:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    14e0:	a901      	add	r1, sp, #4
    14e2:	2201      	movs	r2, #1
    14e4:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    14e6:	704b      	strb	r3, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    14e8:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    14ea:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    14ec:	3307      	adds	r3, #7
    14ee:	700b      	strb	r3, [r1, #0]
    14f0:	2000      	movs	r0, #0
    14f2:	4b10      	ldr	r3, [pc, #64]	; (1534 <system_clock_init+0x1c0>)
    14f4:	4798      	blx	r3
    14f6:	2000      	movs	r0, #0
    14f8:	4b0f      	ldr	r3, [pc, #60]	; (1538 <system_clock_init+0x1c4>)
    14fa:	4798      	blx	r3
#endif
}
    14fc:	b011      	add	sp, #68	; 0x44
    14fe:	bc0c      	pop	{r2, r3}
    1500:	4690      	mov	r8, r2
    1502:	4699      	mov	r9, r3
    1504:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1506:	46c0      	nop			; (mov r8, r8)
    1508:	40000800 	.word	0x40000800
    150c:	41004000 	.word	0x41004000
    1510:	0000177d 	.word	0x0000177d
    1514:	00001171 	.word	0x00001171
    1518:	000012cd 	.word	0x000012cd
    151c:	00806024 	.word	0x00806024
    1520:	ff80ffff 	.word	0xff80ffff
    1524:	000010e9 	.word	0x000010e9
    1528:	00001249 	.word	0x00001249
    152c:	000010ad 	.word	0x000010ad
    1530:	00001545 	.word	0x00001545
    1534:	00001569 	.word	0x00001569
    1538:	00001621 	.word	0x00001621
    153c:	000016f1 	.word	0x000016f1
    1540:	40000400 	.word	0x40000400

00001544 <system_gclk_init>:
    1544:	4a06      	ldr	r2, [pc, #24]	; (1560 <system_gclk_init+0x1c>)
    1546:	6991      	ldr	r1, [r2, #24]
    1548:	2308      	movs	r3, #8
    154a:	430b      	orrs	r3, r1
    154c:	6193      	str	r3, [r2, #24]
    154e:	2201      	movs	r2, #1
    1550:	4b04      	ldr	r3, [pc, #16]	; (1564 <system_gclk_init+0x20>)
    1552:	701a      	strb	r2, [r3, #0]
    1554:	1c19      	adds	r1, r3, #0
    1556:	780b      	ldrb	r3, [r1, #0]
    1558:	4213      	tst	r3, r2
    155a:	d1fc      	bne.n	1556 <system_gclk_init+0x12>
    155c:	4770      	bx	lr
    155e:	46c0      	nop			; (mov r8, r8)
    1560:	40000400 	.word	0x40000400
    1564:	40000c00 	.word	0x40000c00

00001568 <system_gclk_gen_set_config>:
    1568:	b570      	push	{r4, r5, r6, lr}
    156a:	1c06      	adds	r6, r0, #0
    156c:	1c04      	adds	r4, r0, #0
    156e:	780d      	ldrb	r5, [r1, #0]
    1570:	022d      	lsls	r5, r5, #8
    1572:	4305      	orrs	r5, r0
    1574:	784b      	ldrb	r3, [r1, #1]
    1576:	2b00      	cmp	r3, #0
    1578:	d002      	beq.n	1580 <system_gclk_gen_set_config+0x18>
    157a:	2380      	movs	r3, #128	; 0x80
    157c:	02db      	lsls	r3, r3, #11
    157e:	431d      	orrs	r5, r3
    1580:	7a4b      	ldrb	r3, [r1, #9]
    1582:	2b00      	cmp	r3, #0
    1584:	d002      	beq.n	158c <system_gclk_gen_set_config+0x24>
    1586:	2380      	movs	r3, #128	; 0x80
    1588:	031b      	lsls	r3, r3, #12
    158a:	431d      	orrs	r5, r3
    158c:	6848      	ldr	r0, [r1, #4]
    158e:	2801      	cmp	r0, #1
    1590:	d918      	bls.n	15c4 <system_gclk_gen_set_config+0x5c>
    1592:	1e43      	subs	r3, r0, #1
    1594:	4218      	tst	r0, r3
    1596:	d110      	bne.n	15ba <system_gclk_gen_set_config+0x52>
    1598:	2802      	cmp	r0, #2
    159a:	d906      	bls.n	15aa <system_gclk_gen_set_config+0x42>
    159c:	2302      	movs	r3, #2
    159e:	2200      	movs	r2, #0
    15a0:	3201      	adds	r2, #1
    15a2:	005b      	lsls	r3, r3, #1
    15a4:	4298      	cmp	r0, r3
    15a6:	d8fb      	bhi.n	15a0 <system_gclk_gen_set_config+0x38>
    15a8:	e000      	b.n	15ac <system_gclk_gen_set_config+0x44>
    15aa:	2200      	movs	r2, #0
    15ac:	0212      	lsls	r2, r2, #8
    15ae:	4332      	orrs	r2, r6
    15b0:	1c14      	adds	r4, r2, #0
    15b2:	2380      	movs	r3, #128	; 0x80
    15b4:	035b      	lsls	r3, r3, #13
    15b6:	431d      	orrs	r5, r3
    15b8:	e004      	b.n	15c4 <system_gclk_gen_set_config+0x5c>
    15ba:	0204      	lsls	r4, r0, #8
    15bc:	4334      	orrs	r4, r6
    15be:	2380      	movs	r3, #128	; 0x80
    15c0:	029b      	lsls	r3, r3, #10
    15c2:	431d      	orrs	r5, r3
    15c4:	7a0b      	ldrb	r3, [r1, #8]
    15c6:	2b00      	cmp	r3, #0
    15c8:	d002      	beq.n	15d0 <system_gclk_gen_set_config+0x68>
    15ca:	2380      	movs	r3, #128	; 0x80
    15cc:	039b      	lsls	r3, r3, #14
    15ce:	431d      	orrs	r5, r3
    15d0:	4a0f      	ldr	r2, [pc, #60]	; (1610 <system_gclk_gen_set_config+0xa8>)
    15d2:	7853      	ldrb	r3, [r2, #1]
    15d4:	b25b      	sxtb	r3, r3
    15d6:	2b00      	cmp	r3, #0
    15d8:	dbfb      	blt.n	15d2 <system_gclk_gen_set_config+0x6a>
    15da:	4b0e      	ldr	r3, [pc, #56]	; (1614 <system_gclk_gen_set_config+0xac>)
    15dc:	4798      	blx	r3
    15de:	4b0e      	ldr	r3, [pc, #56]	; (1618 <system_gclk_gen_set_config+0xb0>)
    15e0:	701e      	strb	r6, [r3, #0]
    15e2:	4a0b      	ldr	r2, [pc, #44]	; (1610 <system_gclk_gen_set_config+0xa8>)
    15e4:	7853      	ldrb	r3, [r2, #1]
    15e6:	b25b      	sxtb	r3, r3
    15e8:	2b00      	cmp	r3, #0
    15ea:	dbfb      	blt.n	15e4 <system_gclk_gen_set_config+0x7c>
    15ec:	4b08      	ldr	r3, [pc, #32]	; (1610 <system_gclk_gen_set_config+0xa8>)
    15ee:	609c      	str	r4, [r3, #8]
    15f0:	1c1a      	adds	r2, r3, #0
    15f2:	7853      	ldrb	r3, [r2, #1]
    15f4:	b25b      	sxtb	r3, r3
    15f6:	2b00      	cmp	r3, #0
    15f8:	dbfb      	blt.n	15f2 <system_gclk_gen_set_config+0x8a>
    15fa:	4a05      	ldr	r2, [pc, #20]	; (1610 <system_gclk_gen_set_config+0xa8>)
    15fc:	6851      	ldr	r1, [r2, #4]
    15fe:	2380      	movs	r3, #128	; 0x80
    1600:	025b      	lsls	r3, r3, #9
    1602:	400b      	ands	r3, r1
    1604:	431d      	orrs	r5, r3
    1606:	6055      	str	r5, [r2, #4]
    1608:	4b04      	ldr	r3, [pc, #16]	; (161c <system_gclk_gen_set_config+0xb4>)
    160a:	4798      	blx	r3
    160c:	bd70      	pop	{r4, r5, r6, pc}
    160e:	46c0      	nop			; (mov r8, r8)
    1610:	40000c00 	.word	0x40000c00
    1614:	00000f39 	.word	0x00000f39
    1618:	40000c08 	.word	0x40000c08
    161c:	00000f79 	.word	0x00000f79

00001620 <system_gclk_gen_enable>:
    1620:	b510      	push	{r4, lr}
    1622:	1c04      	adds	r4, r0, #0
    1624:	4a0b      	ldr	r2, [pc, #44]	; (1654 <system_gclk_gen_enable+0x34>)
    1626:	7853      	ldrb	r3, [r2, #1]
    1628:	b25b      	sxtb	r3, r3
    162a:	2b00      	cmp	r3, #0
    162c:	dbfb      	blt.n	1626 <system_gclk_gen_enable+0x6>
    162e:	4b0a      	ldr	r3, [pc, #40]	; (1658 <system_gclk_gen_enable+0x38>)
    1630:	4798      	blx	r3
    1632:	4b0a      	ldr	r3, [pc, #40]	; (165c <system_gclk_gen_enable+0x3c>)
    1634:	701c      	strb	r4, [r3, #0]
    1636:	4a07      	ldr	r2, [pc, #28]	; (1654 <system_gclk_gen_enable+0x34>)
    1638:	7853      	ldrb	r3, [r2, #1]
    163a:	b25b      	sxtb	r3, r3
    163c:	2b00      	cmp	r3, #0
    163e:	dbfb      	blt.n	1638 <system_gclk_gen_enable+0x18>
    1640:	4a04      	ldr	r2, [pc, #16]	; (1654 <system_gclk_gen_enable+0x34>)
    1642:	6853      	ldr	r3, [r2, #4]
    1644:	2180      	movs	r1, #128	; 0x80
    1646:	0249      	lsls	r1, r1, #9
    1648:	430b      	orrs	r3, r1
    164a:	6053      	str	r3, [r2, #4]
    164c:	4b04      	ldr	r3, [pc, #16]	; (1660 <system_gclk_gen_enable+0x40>)
    164e:	4798      	blx	r3
    1650:	bd10      	pop	{r4, pc}
    1652:	46c0      	nop			; (mov r8, r8)
    1654:	40000c00 	.word	0x40000c00
    1658:	00000f39 	.word	0x00000f39
    165c:	40000c04 	.word	0x40000c04
    1660:	00000f79 	.word	0x00000f79

00001664 <system_gclk_gen_get_hz>:
    1664:	b570      	push	{r4, r5, r6, lr}
    1666:	1c04      	adds	r4, r0, #0
    1668:	4a1a      	ldr	r2, [pc, #104]	; (16d4 <system_gclk_gen_get_hz+0x70>)
    166a:	7853      	ldrb	r3, [r2, #1]
    166c:	b25b      	sxtb	r3, r3
    166e:	2b00      	cmp	r3, #0
    1670:	dbfb      	blt.n	166a <system_gclk_gen_get_hz+0x6>
    1672:	4b19      	ldr	r3, [pc, #100]	; (16d8 <system_gclk_gen_get_hz+0x74>)
    1674:	4798      	blx	r3
    1676:	4b19      	ldr	r3, [pc, #100]	; (16dc <system_gclk_gen_get_hz+0x78>)
    1678:	701c      	strb	r4, [r3, #0]
    167a:	4a16      	ldr	r2, [pc, #88]	; (16d4 <system_gclk_gen_get_hz+0x70>)
    167c:	7853      	ldrb	r3, [r2, #1]
    167e:	b25b      	sxtb	r3, r3
    1680:	2b00      	cmp	r3, #0
    1682:	dbfb      	blt.n	167c <system_gclk_gen_get_hz+0x18>
    1684:	4e13      	ldr	r6, [pc, #76]	; (16d4 <system_gclk_gen_get_hz+0x70>)
    1686:	6870      	ldr	r0, [r6, #4]
    1688:	04c0      	lsls	r0, r0, #19
    168a:	0ec0      	lsrs	r0, r0, #27
    168c:	4b14      	ldr	r3, [pc, #80]	; (16e0 <system_gclk_gen_get_hz+0x7c>)
    168e:	4798      	blx	r3
    1690:	1c05      	adds	r5, r0, #0
    1692:	4b12      	ldr	r3, [pc, #72]	; (16dc <system_gclk_gen_get_hz+0x78>)
    1694:	701c      	strb	r4, [r3, #0]
    1696:	6876      	ldr	r6, [r6, #4]
    1698:	02f6      	lsls	r6, r6, #11
    169a:	0ff6      	lsrs	r6, r6, #31
    169c:	4b11      	ldr	r3, [pc, #68]	; (16e4 <system_gclk_gen_get_hz+0x80>)
    169e:	701c      	strb	r4, [r3, #0]
    16a0:	4a0c      	ldr	r2, [pc, #48]	; (16d4 <system_gclk_gen_get_hz+0x70>)
    16a2:	7853      	ldrb	r3, [r2, #1]
    16a4:	b25b      	sxtb	r3, r3
    16a6:	2b00      	cmp	r3, #0
    16a8:	dbfb      	blt.n	16a2 <system_gclk_gen_get_hz+0x3e>
    16aa:	4b0a      	ldr	r3, [pc, #40]	; (16d4 <system_gclk_gen_get_hz+0x70>)
    16ac:	689c      	ldr	r4, [r3, #8]
    16ae:	0a24      	lsrs	r4, r4, #8
    16b0:	b2a4      	uxth	r4, r4
    16b2:	4b0d      	ldr	r3, [pc, #52]	; (16e8 <system_gclk_gen_get_hz+0x84>)
    16b4:	4798      	blx	r3
    16b6:	2e00      	cmp	r6, #0
    16b8:	d107      	bne.n	16ca <system_gclk_gen_get_hz+0x66>
    16ba:	2c01      	cmp	r4, #1
    16bc:	d907      	bls.n	16ce <system_gclk_gen_get_hz+0x6a>
    16be:	1c28      	adds	r0, r5, #0
    16c0:	1c21      	adds	r1, r4, #0
    16c2:	4b0a      	ldr	r3, [pc, #40]	; (16ec <system_gclk_gen_get_hz+0x88>)
    16c4:	4798      	blx	r3
    16c6:	1c05      	adds	r5, r0, #0
    16c8:	e001      	b.n	16ce <system_gclk_gen_get_hz+0x6a>
    16ca:	3401      	adds	r4, #1
    16cc:	40e5      	lsrs	r5, r4
    16ce:	1c28      	adds	r0, r5, #0
    16d0:	bd70      	pop	{r4, r5, r6, pc}
    16d2:	46c0      	nop			; (mov r8, r8)
    16d4:	40000c00 	.word	0x40000c00
    16d8:	00000f39 	.word	0x00000f39
    16dc:	40000c04 	.word	0x40000c04
    16e0:	0000101d 	.word	0x0000101d
    16e4:	40000c08 	.word	0x40000c08
    16e8:	00000f79 	.word	0x00000f79
    16ec:	00001bf9 	.word	0x00001bf9

000016f0 <system_gclk_chan_enable>:
    16f0:	b510      	push	{r4, lr}
    16f2:	1c04      	adds	r4, r0, #0
    16f4:	4b06      	ldr	r3, [pc, #24]	; (1710 <system_gclk_chan_enable+0x20>)
    16f6:	4798      	blx	r3
    16f8:	4b06      	ldr	r3, [pc, #24]	; (1714 <system_gclk_chan_enable+0x24>)
    16fa:	701c      	strb	r4, [r3, #0]
    16fc:	4a06      	ldr	r2, [pc, #24]	; (1718 <system_gclk_chan_enable+0x28>)
    16fe:	8851      	ldrh	r1, [r2, #2]
    1700:	2380      	movs	r3, #128	; 0x80
    1702:	01db      	lsls	r3, r3, #7
    1704:	430b      	orrs	r3, r1
    1706:	8053      	strh	r3, [r2, #2]
    1708:	4b04      	ldr	r3, [pc, #16]	; (171c <system_gclk_chan_enable+0x2c>)
    170a:	4798      	blx	r3
    170c:	bd10      	pop	{r4, pc}
    170e:	46c0      	nop			; (mov r8, r8)
    1710:	00000f39 	.word	0x00000f39
    1714:	40000c02 	.word	0x40000c02
    1718:	40000c00 	.word	0x40000c00
    171c:	00000f79 	.word	0x00000f79

00001720 <system_gclk_chan_disable>:
    1720:	b510      	push	{r4, lr}
    1722:	1c04      	adds	r4, r0, #0
    1724:	4b0f      	ldr	r3, [pc, #60]	; (1764 <system_gclk_chan_disable+0x44>)
    1726:	4798      	blx	r3
    1728:	4b0f      	ldr	r3, [pc, #60]	; (1768 <system_gclk_chan_disable+0x48>)
    172a:	701c      	strb	r4, [r3, #0]
    172c:	4b0f      	ldr	r3, [pc, #60]	; (176c <system_gclk_chan_disable+0x4c>)
    172e:	885a      	ldrh	r2, [r3, #2]
    1730:	0512      	lsls	r2, r2, #20
    1732:	0f10      	lsrs	r0, r2, #28
    1734:	8859      	ldrh	r1, [r3, #2]
    1736:	4a0e      	ldr	r2, [pc, #56]	; (1770 <system_gclk_chan_disable+0x50>)
    1738:	400a      	ands	r2, r1
    173a:	805a      	strh	r2, [r3, #2]
    173c:	8859      	ldrh	r1, [r3, #2]
    173e:	4a0d      	ldr	r2, [pc, #52]	; (1774 <system_gclk_chan_disable+0x54>)
    1740:	400a      	ands	r2, r1
    1742:	805a      	strh	r2, [r3, #2]
    1744:	1c19      	adds	r1, r3, #0
    1746:	2280      	movs	r2, #128	; 0x80
    1748:	01d2      	lsls	r2, r2, #7
    174a:	884b      	ldrh	r3, [r1, #2]
    174c:	4213      	tst	r3, r2
    174e:	d1fc      	bne.n	174a <system_gclk_chan_disable+0x2a>
    1750:	4906      	ldr	r1, [pc, #24]	; (176c <system_gclk_chan_disable+0x4c>)
    1752:	0202      	lsls	r2, r0, #8
    1754:	8848      	ldrh	r0, [r1, #2]
    1756:	4b06      	ldr	r3, [pc, #24]	; (1770 <system_gclk_chan_disable+0x50>)
    1758:	4003      	ands	r3, r0
    175a:	4313      	orrs	r3, r2
    175c:	804b      	strh	r3, [r1, #2]
    175e:	4b06      	ldr	r3, [pc, #24]	; (1778 <system_gclk_chan_disable+0x58>)
    1760:	4798      	blx	r3
    1762:	bd10      	pop	{r4, pc}
    1764:	00000f39 	.word	0x00000f39
    1768:	40000c02 	.word	0x40000c02
    176c:	40000c00 	.word	0x40000c00
    1770:	fffff0ff 	.word	0xfffff0ff
    1774:	ffffbfff 	.word	0xffffbfff
    1778:	00000f79 	.word	0x00000f79

0000177c <system_gclk_chan_set_config>:
    177c:	b510      	push	{r4, lr}
    177e:	780c      	ldrb	r4, [r1, #0]
    1780:	0224      	lsls	r4, r4, #8
    1782:	4304      	orrs	r4, r0
    1784:	4b02      	ldr	r3, [pc, #8]	; (1790 <system_gclk_chan_set_config+0x14>)
    1786:	4798      	blx	r3
    1788:	b2a4      	uxth	r4, r4
    178a:	4b02      	ldr	r3, [pc, #8]	; (1794 <system_gclk_chan_set_config+0x18>)
    178c:	805c      	strh	r4, [r3, #2]
    178e:	bd10      	pop	{r4, pc}
    1790:	00001721 	.word	0x00001721
    1794:	40000c00 	.word	0x40000c00

00001798 <system_gclk_chan_get_hz>:
    1798:	b510      	push	{r4, lr}
    179a:	1c04      	adds	r4, r0, #0
    179c:	4b06      	ldr	r3, [pc, #24]	; (17b8 <system_gclk_chan_get_hz+0x20>)
    179e:	4798      	blx	r3
    17a0:	4b06      	ldr	r3, [pc, #24]	; (17bc <system_gclk_chan_get_hz+0x24>)
    17a2:	701c      	strb	r4, [r3, #0]
    17a4:	4b06      	ldr	r3, [pc, #24]	; (17c0 <system_gclk_chan_get_hz+0x28>)
    17a6:	885c      	ldrh	r4, [r3, #2]
    17a8:	0524      	lsls	r4, r4, #20
    17aa:	0f24      	lsrs	r4, r4, #28
    17ac:	4b05      	ldr	r3, [pc, #20]	; (17c4 <system_gclk_chan_get_hz+0x2c>)
    17ae:	4798      	blx	r3
    17b0:	1c20      	adds	r0, r4, #0
    17b2:	4b05      	ldr	r3, [pc, #20]	; (17c8 <system_gclk_chan_get_hz+0x30>)
    17b4:	4798      	blx	r3
    17b6:	bd10      	pop	{r4, pc}
    17b8:	00000f39 	.word	0x00000f39
    17bc:	40000c02 	.word	0x40000c02
    17c0:	40000c00 	.word	0x40000c00
    17c4:	00000f79 	.word	0x00000f79
    17c8:	00001665 	.word	0x00001665

000017cc <_system_pinmux_config>:
    17cc:	b530      	push	{r4, r5, lr}
    17ce:	78d3      	ldrb	r3, [r2, #3]
    17d0:	2b00      	cmp	r3, #0
    17d2:	d11e      	bne.n	1812 <_system_pinmux_config+0x46>
    17d4:	7814      	ldrb	r4, [r2, #0]
    17d6:	2c80      	cmp	r4, #128	; 0x80
    17d8:	d004      	beq.n	17e4 <_system_pinmux_config+0x18>
    17da:	0624      	lsls	r4, r4, #24
    17dc:	2380      	movs	r3, #128	; 0x80
    17de:	025b      	lsls	r3, r3, #9
    17e0:	431c      	orrs	r4, r3
    17e2:	e000      	b.n	17e6 <_system_pinmux_config+0x1a>
    17e4:	2400      	movs	r4, #0
    17e6:	7853      	ldrb	r3, [r2, #1]
    17e8:	2502      	movs	r5, #2
    17ea:	43ab      	bics	r3, r5
    17ec:	d10a      	bne.n	1804 <_system_pinmux_config+0x38>
    17ee:	7893      	ldrb	r3, [r2, #2]
    17f0:	2b00      	cmp	r3, #0
    17f2:	d103      	bne.n	17fc <_system_pinmux_config+0x30>
    17f4:	2380      	movs	r3, #128	; 0x80
    17f6:	029b      	lsls	r3, r3, #10
    17f8:	431c      	orrs	r4, r3
    17fa:	e002      	b.n	1802 <_system_pinmux_config+0x36>
    17fc:	23c0      	movs	r3, #192	; 0xc0
    17fe:	02db      	lsls	r3, r3, #11
    1800:	431c      	orrs	r4, r3
    1802:	6041      	str	r1, [r0, #4]
    1804:	7853      	ldrb	r3, [r2, #1]
    1806:	3b01      	subs	r3, #1
    1808:	2b01      	cmp	r3, #1
    180a:	d812      	bhi.n	1832 <_system_pinmux_config+0x66>
    180c:	4b18      	ldr	r3, [pc, #96]	; (1870 <_system_pinmux_config+0xa4>)
    180e:	401c      	ands	r4, r3
    1810:	e00f      	b.n	1832 <_system_pinmux_config+0x66>
    1812:	6041      	str	r1, [r0, #4]
    1814:	040b      	lsls	r3, r1, #16
    1816:	0c1b      	lsrs	r3, r3, #16
    1818:	24a0      	movs	r4, #160	; 0xa0
    181a:	05e4      	lsls	r4, r4, #23
    181c:	4323      	orrs	r3, r4
    181e:	6283      	str	r3, [r0, #40]	; 0x28
    1820:	0c0b      	lsrs	r3, r1, #16
    1822:	24d0      	movs	r4, #208	; 0xd0
    1824:	0624      	lsls	r4, r4, #24
    1826:	4323      	orrs	r3, r4
    1828:	6283      	str	r3, [r0, #40]	; 0x28
    182a:	78d3      	ldrb	r3, [r2, #3]
    182c:	2b00      	cmp	r3, #0
    182e:	d018      	beq.n	1862 <_system_pinmux_config+0x96>
    1830:	e01c      	b.n	186c <_system_pinmux_config+0xa0>
    1832:	040b      	lsls	r3, r1, #16
    1834:	0c1b      	lsrs	r3, r3, #16
    1836:	25a0      	movs	r5, #160	; 0xa0
    1838:	05ed      	lsls	r5, r5, #23
    183a:	432b      	orrs	r3, r5
    183c:	4323      	orrs	r3, r4
    183e:	6283      	str	r3, [r0, #40]	; 0x28
    1840:	0c0b      	lsrs	r3, r1, #16
    1842:	25d0      	movs	r5, #208	; 0xd0
    1844:	062d      	lsls	r5, r5, #24
    1846:	432b      	orrs	r3, r5
    1848:	4323      	orrs	r3, r4
    184a:	6283      	str	r3, [r0, #40]	; 0x28
    184c:	78d3      	ldrb	r3, [r2, #3]
    184e:	2b00      	cmp	r3, #0
    1850:	d10c      	bne.n	186c <_system_pinmux_config+0xa0>
    1852:	0363      	lsls	r3, r4, #13
    1854:	d505      	bpl.n	1862 <_system_pinmux_config+0x96>
    1856:	7893      	ldrb	r3, [r2, #2]
    1858:	2b01      	cmp	r3, #1
    185a:	d101      	bne.n	1860 <_system_pinmux_config+0x94>
    185c:	6181      	str	r1, [r0, #24]
    185e:	e000      	b.n	1862 <_system_pinmux_config+0x96>
    1860:	6141      	str	r1, [r0, #20]
    1862:	7853      	ldrb	r3, [r2, #1]
    1864:	3b01      	subs	r3, #1
    1866:	2b01      	cmp	r3, #1
    1868:	d800      	bhi.n	186c <_system_pinmux_config+0xa0>
    186a:	6081      	str	r1, [r0, #8]
    186c:	bd30      	pop	{r4, r5, pc}
    186e:	46c0      	nop			; (mov r8, r8)
    1870:	fffbffff 	.word	0xfffbffff

00001874 <system_pinmux_pin_set_config>:
    1874:	b508      	push	{r3, lr}
    1876:	1c03      	adds	r3, r0, #0
    1878:	1c0a      	adds	r2, r1, #0
    187a:	09c1      	lsrs	r1, r0, #7
    187c:	2000      	movs	r0, #0
    187e:	2900      	cmp	r1, #0
    1880:	d104      	bne.n	188c <system_pinmux_pin_set_config+0x18>
    1882:	0958      	lsrs	r0, r3, #5
    1884:	01c0      	lsls	r0, r0, #7
    1886:	4905      	ldr	r1, [pc, #20]	; (189c <system_pinmux_pin_set_config+0x28>)
    1888:	468c      	mov	ip, r1
    188a:	4460      	add	r0, ip
    188c:	211f      	movs	r1, #31
    188e:	400b      	ands	r3, r1
    1890:	391e      	subs	r1, #30
    1892:	4099      	lsls	r1, r3
    1894:	4b02      	ldr	r3, [pc, #8]	; (18a0 <system_pinmux_pin_set_config+0x2c>)
    1896:	4798      	blx	r3
    1898:	bd08      	pop	{r3, pc}
    189a:	46c0      	nop			; (mov r8, r8)
    189c:	41004400 	.word	0x41004400
    18a0:	000017cd 	.word	0x000017cd

000018a4 <_system_dummy_init>:
    18a4:	4770      	bx	lr
    18a6:	46c0      	nop			; (mov r8, r8)

000018a8 <system_init>:
    18a8:	b508      	push	{r3, lr}
    18aa:	4b05      	ldr	r3, [pc, #20]	; (18c0 <system_init+0x18>)
    18ac:	4798      	blx	r3
    18ae:	4b05      	ldr	r3, [pc, #20]	; (18c4 <system_init+0x1c>)
    18b0:	4798      	blx	r3
    18b2:	4b05      	ldr	r3, [pc, #20]	; (18c8 <system_init+0x20>)
    18b4:	4798      	blx	r3
    18b6:	4b05      	ldr	r3, [pc, #20]	; (18cc <system_init+0x24>)
    18b8:	4798      	blx	r3
    18ba:	4b05      	ldr	r3, [pc, #20]	; (18d0 <system_init+0x28>)
    18bc:	4798      	blx	r3
    18be:	bd08      	pop	{r3, pc}
    18c0:	00001375 	.word	0x00001375
    18c4:	00000fa9 	.word	0x00000fa9
    18c8:	000018a5 	.word	0x000018a5
    18cc:	000018a5 	.word	0x000018a5
    18d0:	000018a5 	.word	0x000018a5

000018d4 <Dummy_Handler>:
    18d4:	e7fe      	b.n	18d4 <Dummy_Handler>
    18d6:	46c0      	nop			; (mov r8, r8)

000018d8 <Reset_Handler>:
    18d8:	b570      	push	{r4, r5, r6, lr}
    18da:	4b2e      	ldr	r3, [pc, #184]	; (1994 <Reset_Handler+0xbc>)
    18dc:	4a2e      	ldr	r2, [pc, #184]	; (1998 <Reset_Handler+0xc0>)
    18de:	429a      	cmp	r2, r3
    18e0:	d003      	beq.n	18ea <Reset_Handler+0x12>
    18e2:	4b2e      	ldr	r3, [pc, #184]	; (199c <Reset_Handler+0xc4>)
    18e4:	4a2b      	ldr	r2, [pc, #172]	; (1994 <Reset_Handler+0xbc>)
    18e6:	429a      	cmp	r2, r3
    18e8:	d304      	bcc.n	18f4 <Reset_Handler+0x1c>
    18ea:	4b2d      	ldr	r3, [pc, #180]	; (19a0 <Reset_Handler+0xc8>)
    18ec:	4a2d      	ldr	r2, [pc, #180]	; (19a4 <Reset_Handler+0xcc>)
    18ee:	429a      	cmp	r2, r3
    18f0:	d310      	bcc.n	1914 <Reset_Handler+0x3c>
    18f2:	e01e      	b.n	1932 <Reset_Handler+0x5a>
    18f4:	4a2c      	ldr	r2, [pc, #176]	; (19a8 <Reset_Handler+0xd0>)
    18f6:	4b29      	ldr	r3, [pc, #164]	; (199c <Reset_Handler+0xc4>)
    18f8:	3303      	adds	r3, #3
    18fa:	1a9b      	subs	r3, r3, r2
    18fc:	089b      	lsrs	r3, r3, #2
    18fe:	3301      	adds	r3, #1
    1900:	009b      	lsls	r3, r3, #2
    1902:	2200      	movs	r2, #0
    1904:	4823      	ldr	r0, [pc, #140]	; (1994 <Reset_Handler+0xbc>)
    1906:	4924      	ldr	r1, [pc, #144]	; (1998 <Reset_Handler+0xc0>)
    1908:	588c      	ldr	r4, [r1, r2]
    190a:	5084      	str	r4, [r0, r2]
    190c:	3204      	adds	r2, #4
    190e:	429a      	cmp	r2, r3
    1910:	d1fa      	bne.n	1908 <Reset_Handler+0x30>
    1912:	e7ea      	b.n	18ea <Reset_Handler+0x12>
    1914:	4a25      	ldr	r2, [pc, #148]	; (19ac <Reset_Handler+0xd4>)
    1916:	4b22      	ldr	r3, [pc, #136]	; (19a0 <Reset_Handler+0xc8>)
    1918:	3303      	adds	r3, #3
    191a:	1a9b      	subs	r3, r3, r2
    191c:	089b      	lsrs	r3, r3, #2
    191e:	3301      	adds	r3, #1
    1920:	009b      	lsls	r3, r3, #2
    1922:	2200      	movs	r2, #0
    1924:	481f      	ldr	r0, [pc, #124]	; (19a4 <Reset_Handler+0xcc>)
    1926:	2100      	movs	r1, #0
    1928:	1814      	adds	r4, r2, r0
    192a:	6021      	str	r1, [r4, #0]
    192c:	3204      	adds	r2, #4
    192e:	429a      	cmp	r2, r3
    1930:	d1fa      	bne.n	1928 <Reset_Handler+0x50>
    1932:	4a1f      	ldr	r2, [pc, #124]	; (19b0 <Reset_Handler+0xd8>)
    1934:	21ff      	movs	r1, #255	; 0xff
    1936:	4b1f      	ldr	r3, [pc, #124]	; (19b4 <Reset_Handler+0xdc>)
    1938:	438b      	bics	r3, r1
    193a:	6093      	str	r3, [r2, #8]
    193c:	39fd      	subs	r1, #253	; 0xfd
    193e:	2390      	movs	r3, #144	; 0x90
    1940:	005b      	lsls	r3, r3, #1
    1942:	4a1d      	ldr	r2, [pc, #116]	; (19b8 <Reset_Handler+0xe0>)
    1944:	50d1      	str	r1, [r2, r3]
    1946:	481d      	ldr	r0, [pc, #116]	; (19bc <Reset_Handler+0xe4>)
    1948:	78c3      	ldrb	r3, [r0, #3]
    194a:	2403      	movs	r4, #3
    194c:	43a3      	bics	r3, r4
    194e:	2202      	movs	r2, #2
    1950:	4313      	orrs	r3, r2
    1952:	70c3      	strb	r3, [r0, #3]
    1954:	78c3      	ldrb	r3, [r0, #3]
    1956:	260c      	movs	r6, #12
    1958:	43b3      	bics	r3, r6
    195a:	2108      	movs	r1, #8
    195c:	430b      	orrs	r3, r1
    195e:	70c3      	strb	r3, [r0, #3]
    1960:	4b17      	ldr	r3, [pc, #92]	; (19c0 <Reset_Handler+0xe8>)
    1962:	7b98      	ldrb	r0, [r3, #14]
    1964:	2530      	movs	r5, #48	; 0x30
    1966:	43a8      	bics	r0, r5
    1968:	1c05      	adds	r5, r0, #0
    196a:	2020      	movs	r0, #32
    196c:	4328      	orrs	r0, r5
    196e:	7398      	strb	r0, [r3, #14]
    1970:	7b98      	ldrb	r0, [r3, #14]
    1972:	43b0      	bics	r0, r6
    1974:	4301      	orrs	r1, r0
    1976:	7399      	strb	r1, [r3, #14]
    1978:	7b99      	ldrb	r1, [r3, #14]
    197a:	43a1      	bics	r1, r4
    197c:	430a      	orrs	r2, r1
    197e:	739a      	strb	r2, [r3, #14]
    1980:	4a10      	ldr	r2, [pc, #64]	; (19c4 <Reset_Handler+0xec>)
    1982:	6851      	ldr	r1, [r2, #4]
    1984:	2380      	movs	r3, #128	; 0x80
    1986:	430b      	orrs	r3, r1
    1988:	6053      	str	r3, [r2, #4]
    198a:	4b0f      	ldr	r3, [pc, #60]	; (19c8 <Reset_Handler+0xf0>)
    198c:	4798      	blx	r3
    198e:	4b0f      	ldr	r3, [pc, #60]	; (19cc <Reset_Handler+0xf4>)
    1990:	4798      	blx	r3
    1992:	e7fe      	b.n	1992 <Reset_Handler+0xba>
    1994:	20000000 	.word	0x20000000
    1998:	00002ec0 	.word	0x00002ec0
    199c:	20000070 	.word	0x20000070
    19a0:	200001dc 	.word	0x200001dc
    19a4:	20000070 	.word	0x20000070
    19a8:	20000004 	.word	0x20000004
    19ac:	20000074 	.word	0x20000074
    19b0:	e000ed00 	.word	0xe000ed00
    19b4:	00000000 	.word	0x00000000
    19b8:	41007000 	.word	0x41007000
    19bc:	41005000 	.word	0x41005000
    19c0:	41004800 	.word	0x41004800
    19c4:	41004000 	.word	0x41004000
    19c8:	00001d71 	.word	0x00001d71
    19cc:	00001b99 	.word	0x00001b99

000019d0 <_sbrk>:
    19d0:	1c03      	adds	r3, r0, #0
    19d2:	4a06      	ldr	r2, [pc, #24]	; (19ec <_sbrk+0x1c>)
    19d4:	6812      	ldr	r2, [r2, #0]
    19d6:	2a00      	cmp	r2, #0
    19d8:	d102      	bne.n	19e0 <_sbrk+0x10>
    19da:	4905      	ldr	r1, [pc, #20]	; (19f0 <_sbrk+0x20>)
    19dc:	4a03      	ldr	r2, [pc, #12]	; (19ec <_sbrk+0x1c>)
    19de:	6011      	str	r1, [r2, #0]
    19e0:	4a02      	ldr	r2, [pc, #8]	; (19ec <_sbrk+0x1c>)
    19e2:	6810      	ldr	r0, [r2, #0]
    19e4:	18c3      	adds	r3, r0, r3
    19e6:	6013      	str	r3, [r2, #0]
    19e8:	4770      	bx	lr
    19ea:	46c0      	nop			; (mov r8, r8)
    19ec:	2000019c 	.word	0x2000019c
    19f0:	200021e0 	.word	0x200021e0

000019f4 <_close>:
    19f4:	2001      	movs	r0, #1
    19f6:	4240      	negs	r0, r0
    19f8:	4770      	bx	lr
    19fa:	46c0      	nop			; (mov r8, r8)

000019fc <_fstat>:
    19fc:	2380      	movs	r3, #128	; 0x80
    19fe:	019b      	lsls	r3, r3, #6
    1a00:	604b      	str	r3, [r1, #4]
    1a02:	2000      	movs	r0, #0
    1a04:	4770      	bx	lr
    1a06:	46c0      	nop			; (mov r8, r8)

00001a08 <_isatty>:
    1a08:	2001      	movs	r0, #1
    1a0a:	4770      	bx	lr

00001a0c <_lseek>:
    1a0c:	2000      	movs	r0, #0
    1a0e:	4770      	bx	lr

00001a10 <Neopixel_showColor>:
#define NEOPIXEL_H_

uint16_t numBytes = 3;

void Neopixel_showColor(uint8_t red, uint8_t green, uint8_t blue)
{
    1a10:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a12:	4657      	mov	r7, sl
    1a14:	464e      	mov	r6, r9
    1a16:	4645      	mov	r5, r8
    1a18:	b4e0      	push	{r5, r6, r7}
    1a1a:	b084      	sub	sp, #16
    1a1c:	4680      	mov	r8, r0
    1a1e:	1c0f      	adds	r7, r1, #0
    1a20:	4692      	mov	sl, r2
	//system_interrupt_enter_critical_section(); // Need 100% focus on instruction timing

	volatile uint32_t
	c,    // 24-bit pixel color
	mask; // 8-bit mask
	volatile uint16_t i = numBytes; // Output loop counter
    1a22:	4b59      	ldr	r3, [pc, #356]	; (1b88 <Neopixel_showColor+0x178>)
    1a24:	881a      	ldrh	r2, [r3, #0]
    1a26:	466b      	mov	r3, sp
    1a28:	80da      	strh	r2, [r3, #6]
	g,              // Current green byte value
	r,              // Current red byte value
	b;              // Current blue byte value

	
		while(i) { // While bytes left... (3 bytes = 1 pixel)
    1a2a:	466b      	mov	r3, sp
    1a2c:	1d9c      	adds	r4, r3, #6
			i = i-3;      // decrement bytes remaining
			g = green;   // Next green byte value
			r = red;   // Next red byte value
			b = blue;   // Next blue byte value
			c = ((uint32_t)g << 16) | ((uint32_t)r <<  8) | b; // Pack the next 3 bytes to keep timing tight
			printf("Hexa: %04x\nBin: ", c);
    1a2e:	4b57      	ldr	r3, [pc, #348]	; (1b8c <Neopixel_showColor+0x17c>)
    1a30:	4699      	mov	r9, r3
	g,              // Current green byte value
	r,              // Current red byte value
	b;              // Current blue byte value

	
		while(i) { // While bytes left... (3 bytes = 1 pixel)
    1a32:	e09e      	b.n	1b72 <Neopixel_showColor+0x162>
			mask = 0x800000; // reset the mask
    1a34:	2380      	movs	r3, #128	; 0x80
    1a36:	041b      	lsls	r3, r3, #16
    1a38:	9302      	str	r3, [sp, #8]
			i = i-3;      // decrement bytes remaining
    1a3a:	8823      	ldrh	r3, [r4, #0]
    1a3c:	3b03      	subs	r3, #3
    1a3e:	b29b      	uxth	r3, r3
    1a40:	8023      	strh	r3, [r4, #0]
			g = green;   // Next green byte value
    1a42:	ab01      	add	r3, sp, #4
    1a44:	701f      	strb	r7, [r3, #0]
			r = red;   // Next red byte value
    1a46:	466a      	mov	r2, sp
    1a48:	4641      	mov	r1, r8
    1a4a:	70d1      	strb	r1, [r2, #3]
    1a4c:	3203      	adds	r2, #3
			b = blue;   // Next blue byte value
    1a4e:	4669      	mov	r1, sp
    1a50:	4650      	mov	r0, sl
    1a52:	7088      	strb	r0, [r1, #2]
    1a54:	3102      	adds	r1, #2
			c = ((uint32_t)g << 16) | ((uint32_t)r <<  8) | b; // Pack the next 3 bytes to keep timing tight
    1a56:	781b      	ldrb	r3, [r3, #0]
    1a58:	7812      	ldrb	r2, [r2, #0]
    1a5a:	7809      	ldrb	r1, [r1, #0]
    1a5c:	041b      	lsls	r3, r3, #16
    1a5e:	0212      	lsls	r2, r2, #8
    1a60:	4313      	orrs	r3, r2
    1a62:	430b      	orrs	r3, r1
    1a64:	9303      	str	r3, [sp, #12]
			printf("Hexa: %04x\nBin: ", c);
    1a66:	9903      	ldr	r1, [sp, #12]
    1a68:	4849      	ldr	r0, [pc, #292]	; (1b90 <Neopixel_showColor+0x180>)
    1a6a:	47c8      	blx	r9
			j = 0;        // reset the 24-bit counter
    1a6c:	2200      	movs	r2, #0
    1a6e:	466b      	mov	r3, sp
    1a70:	715a      	strb	r2, [r3, #5]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1a72:	4948      	ldr	r1, [pc, #288]	; (1b94 <Neopixel_showColor+0x184>)
    1a74:	2080      	movs	r0, #128	; 0x80
    1a76:	0180      	lsls	r0, r0, #6
    1a78:	1c05      	adds	r5, r0, #0
				mask >>= 1;
				
				//Delay between each bit
				//asm( "nop;nop;nop;nop;nop;nop;nop;nop;nop;nop;");
				
			} while ( ++j < 24 ); // ... pixel done
    1a7a:	466b      	mov	r3, sp
    1a7c:	1d5a      	adds	r2, r3, #5
    1a7e:	618d      	str	r5, [r1, #24]
			c = ((uint32_t)g << 16) | ((uint32_t)r <<  8) | b; // Pack the next 3 bytes to keep timing tight
			printf("Hexa: %04x\nBin: ", c);
			j = 0;        // reset the 24-bit counter
			do {
				port_pin_set_output_level(PIN_PA13, true);
				if (c & mask) { // if masked bit is high
    1a80:	9e03      	ldr	r6, [sp, #12]
    1a82:	9b02      	ldr	r3, [sp, #8]
    1a84:	421e      	tst	r6, r3
    1a86:	d035      	beq.n	1af4 <Neopixel_showColor+0xe4>
					// WS2812 spec             700ns HIGH
					// Adafruit on Arduino    (meas. 812ns)
					// This lib on Spark Core (meas. 804ns)
					// This lib on Photon     (meas. 792ns)
					//asm( "nop;nop;nop;nop;nop;nop;nop;nop;");
					asm( "nop;nop;nop;nop;nop;nop;nop;nop;nop;nop;"
    1a88:	46c0      	nop			; (mov r8, r8)
    1a8a:	46c0      	nop			; (mov r8, r8)
    1a8c:	46c0      	nop			; (mov r8, r8)
    1a8e:	46c0      	nop			; (mov r8, r8)
    1a90:	46c0      	nop			; (mov r8, r8)
    1a92:	46c0      	nop			; (mov r8, r8)
    1a94:	46c0      	nop			; (mov r8, r8)
    1a96:	46c0      	nop			; (mov r8, r8)
    1a98:	46c0      	nop			; (mov r8, r8)
    1a9a:	46c0      	nop			; (mov r8, r8)
    1a9c:	46c0      	nop			; (mov r8, r8)
    1a9e:	46c0      	nop			; (mov r8, r8)
    1aa0:	46c0      	nop			; (mov r8, r8)
    1aa2:	46c0      	nop			; (mov r8, r8)
    1aa4:	46c0      	nop			; (mov r8, r8)
    1aa6:	46c0      	nop			; (mov r8, r8)
    1aa8:	46c0      	nop			; (mov r8, r8)
    1aaa:	46c0      	nop			; (mov r8, r8)
    1aac:	46c0      	nop			; (mov r8, r8)
    1aae:	46c0      	nop			; (mov r8, r8)
    1ab0:	46c0      	nop			; (mov r8, r8)
    1ab2:	46c0      	nop			; (mov r8, r8)
    1ab4:	46c0      	nop			; (mov r8, r8)
    1ab6:	46c0      	nop			; (mov r8, r8)
    1ab8:	46c0      	nop			; (mov r8, r8)
    1aba:	46c0      	nop			; (mov r8, r8)
    1abc:	46c0      	nop			; (mov r8, r8)
    1abe:	46c0      	nop			; (mov r8, r8)
    1ac0:	46c0      	nop			; (mov r8, r8)
    1ac2:	46c0      	nop			; (mov r8, r8)
    1ac4:	46c0      	nop			; (mov r8, r8)
    1ac6:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1ac8:	6148      	str	r0, [r1, #20]
					// WS2812 spec             600ns LOW
					// Adafruit on Arduino    (meas. 436ns)
					// This lib on Spark Core (meas. 446ns)
					// This lib on Photon     (meas. 434ns)
					port_pin_set_output_level(PIN_PA13, false); //LOW
					asm( "nop;nop;nop;nop;nop;nop;nop;nop;nop;nop;"
    1aca:	46c0      	nop			; (mov r8, r8)
    1acc:	46c0      	nop			; (mov r8, r8)
    1ace:	46c0      	nop			; (mov r8, r8)
    1ad0:	46c0      	nop			; (mov r8, r8)
    1ad2:	46c0      	nop			; (mov r8, r8)
    1ad4:	46c0      	nop			; (mov r8, r8)
    1ad6:	46c0      	nop			; (mov r8, r8)
    1ad8:	46c0      	nop			; (mov r8, r8)
    1ada:	46c0      	nop			; (mov r8, r8)
    1adc:	46c0      	nop			; (mov r8, r8)
    1ade:	46c0      	nop			; (mov r8, r8)
    1ae0:	46c0      	nop			; (mov r8, r8)
    1ae2:	46c0      	nop			; (mov r8, r8)
    1ae4:	46c0      	nop			; (mov r8, r8)
    1ae6:	46c0      	nop			; (mov r8, r8)
    1ae8:	46c0      	nop			; (mov r8, r8)
    1aea:	46c0      	nop			; (mov r8, r8)
    1aec:	46c0      	nop			; (mov r8, r8)
    1aee:	46c0      	nop			; (mov r8, r8)
    1af0:	46c0      	nop			; (mov r8, r8)
    1af2:	e034      	b.n	1b5e <Neopixel_showColor+0x14e>
				else { // else masked bit is low
					// WS2812 spec             350ns HIGH
					// Adafruit on Arduino    (meas. 312ns)
					// This lib on Spark Core (meas. 318ns)
					// This lib on Photon     (meas. 308ns)
					asm( "nop;nop;nop;nop;nop;nop;nop;nop;nop;nop;"
    1af4:	46c0      	nop			; (mov r8, r8)
    1af6:	46c0      	nop			; (mov r8, r8)
    1af8:	46c0      	nop			; (mov r8, r8)
    1afa:	46c0      	nop			; (mov r8, r8)
    1afc:	46c0      	nop			; (mov r8, r8)
    1afe:	46c0      	nop			; (mov r8, r8)
    1b00:	46c0      	nop			; (mov r8, r8)
    1b02:	46c0      	nop			; (mov r8, r8)
    1b04:	46c0      	nop			; (mov r8, r8)
    1b06:	46c0      	nop			; (mov r8, r8)
    1b08:	46c0      	nop			; (mov r8, r8)
    1b0a:	46c0      	nop			; (mov r8, r8)
    1b0c:	46c0      	nop			; (mov r8, r8)
    1b0e:	6148      	str	r0, [r1, #20]
					// WS2812 spec             800ns LOW
					// Adafruit on Arduino    (meas. 938ns)
					// This lib on Spark Core (meas. 944ns)
					// This lib on Photon     (meas. 936ns)
					port_pin_set_output_level(PIN_PA13, false); // LOW
					asm( "nop;nop;nop;nop;nop;nop;nop;nop;nop;nop;"
    1b10:	46c0      	nop			; (mov r8, r8)
    1b12:	46c0      	nop			; (mov r8, r8)
    1b14:	46c0      	nop			; (mov r8, r8)
    1b16:	46c0      	nop			; (mov r8, r8)
    1b18:	46c0      	nop			; (mov r8, r8)
    1b1a:	46c0      	nop			; (mov r8, r8)
    1b1c:	46c0      	nop			; (mov r8, r8)
    1b1e:	46c0      	nop			; (mov r8, r8)
    1b20:	46c0      	nop			; (mov r8, r8)
    1b22:	46c0      	nop			; (mov r8, r8)
    1b24:	46c0      	nop			; (mov r8, r8)
    1b26:	46c0      	nop			; (mov r8, r8)
    1b28:	46c0      	nop			; (mov r8, r8)
    1b2a:	46c0      	nop			; (mov r8, r8)
    1b2c:	46c0      	nop			; (mov r8, r8)
    1b2e:	46c0      	nop			; (mov r8, r8)
    1b30:	46c0      	nop			; (mov r8, r8)
    1b32:	46c0      	nop			; (mov r8, r8)
    1b34:	46c0      	nop			; (mov r8, r8)
    1b36:	46c0      	nop			; (mov r8, r8)
    1b38:	46c0      	nop			; (mov r8, r8)
    1b3a:	46c0      	nop			; (mov r8, r8)
    1b3c:	46c0      	nop			; (mov r8, r8)
    1b3e:	46c0      	nop			; (mov r8, r8)
    1b40:	46c0      	nop			; (mov r8, r8)
    1b42:	46c0      	nop			; (mov r8, r8)
    1b44:	46c0      	nop			; (mov r8, r8)
    1b46:	46c0      	nop			; (mov r8, r8)
    1b48:	46c0      	nop			; (mov r8, r8)
    1b4a:	46c0      	nop			; (mov r8, r8)
    1b4c:	46c0      	nop			; (mov r8, r8)
    1b4e:	46c0      	nop			; (mov r8, r8)
    1b50:	46c0      	nop			; (mov r8, r8)
    1b52:	46c0      	nop			; (mov r8, r8)
    1b54:	46c0      	nop			; (mov r8, r8)
    1b56:	46c0      	nop			; (mov r8, r8)
    1b58:	46c0      	nop			; (mov r8, r8)
    1b5a:	46c0      	nop			; (mov r8, r8)
    1b5c:	46c0      	nop			; (mov r8, r8)
					"nop;nop;nop;nop;nop;nop;nop;nop;nop;nop;"
					"nop;nop;nop;nop;nop;nop;nop;nop;nop;"
					);
					//printf("0");
				}
				mask >>= 1;
    1b5e:	9b02      	ldr	r3, [sp, #8]
    1b60:	085b      	lsrs	r3, r3, #1
    1b62:	9302      	str	r3, [sp, #8]
				
				//Delay between each bit
				//asm( "nop;nop;nop;nop;nop;nop;nop;nop;nop;nop;");
				
			} while ( ++j < 24 ); // ... pixel done
    1b64:	7813      	ldrb	r3, [r2, #0]
    1b66:	3301      	adds	r3, #1
    1b68:	b2db      	uxtb	r3, r3
    1b6a:	7013      	strb	r3, [r2, #0]
    1b6c:	2b17      	cmp	r3, #23
    1b6e:	d800      	bhi.n	1b72 <Neopixel_showColor+0x162>
    1b70:	e785      	b.n	1a7e <Neopixel_showColor+0x6e>
	g,              // Current green byte value
	r,              // Current red byte value
	b;              // Current blue byte value

	
		while(i) { // While bytes left... (3 bytes = 1 pixel)
    1b72:	8823      	ldrh	r3, [r4, #0]
    1b74:	b29b      	uxth	r3, r3
    1b76:	2b00      	cmp	r3, #0
    1b78:	d000      	beq.n	1b7c <Neopixel_showColor+0x16c>
    1b7a:	e75b      	b.n	1a34 <Neopixel_showColor+0x24>
				
			} while ( ++j < 24 ); // ... pixel done
		} // end while(i) ... no more pixels
	
	//system_interrupt_leave_critical_section();
}
    1b7c:	b004      	add	sp, #16
    1b7e:	bc1c      	pop	{r2, r3, r4}
    1b80:	4690      	mov	r8, r2
    1b82:	4699      	mov	r9, r3
    1b84:	46a2      	mov	sl, r4
    1b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b88:	2000000a 	.word	0x2000000a
    1b8c:	00001de1 	.word	0x00001de1
    1b90:	00002dac 	.word	0x00002dac
    1b94:	41004400 	.word	0x41004400

00001b98 <main>:

}
	
	
int main (void)
{
    1b98:	b508      	push	{r3, lr}
	system_init();
    1b9a:	4b0e      	ldr	r3, [pc, #56]	; (1bd4 <main+0x3c>)
    1b9c:	4798      	blx	r3
	
	sio2host_init();
    1b9e:	4b0e      	ldr	r3, [pc, #56]	; (1bd8 <main+0x40>)
    1ba0:	4798      	blx	r3
	
	//configure_tc();
	
	delay_init();
    1ba2:	4b0e      	ldr	r3, [pc, #56]	; (1bdc <main+0x44>)
    1ba4:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    1ba6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1ba8:	f3bf 8f5f 	dmb	sy
	
	//system_interrupt_enable_global();
	
	cpu_irq_disable();
    1bac:	2200      	movs	r2, #0
    1bae:	4b0c      	ldr	r3, [pc, #48]	; (1be0 <main+0x48>)
    1bb0:	701a      	strb	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1bb2:	f3ef 8310 	mrs	r3, PRIMASK
	
	bool inter = false;
	
	inter = system_interrupt_is_global_enabled();
	printf(" Interrups state: %s ", inter?"1":"0");
    1bb6:	490b      	ldr	r1, [pc, #44]	; (1be4 <main+0x4c>)
    1bb8:	2b00      	cmp	r3, #0
    1bba:	d000      	beq.n	1bbe <main+0x26>
    1bbc:	490a      	ldr	r1, [pc, #40]	; (1be8 <main+0x50>)
    1bbe:	480b      	ldr	r0, [pc, #44]	; (1bec <main+0x54>)
    1bc0:	4b0b      	ldr	r3, [pc, #44]	; (1bf0 <main+0x58>)
    1bc2:	4798      	blx	r3
	}
	*/
	
	for(int i =0;i<1;i++) {
		
		Neopixel_showColor(20,0,0);
    1bc4:	2014      	movs	r0, #20
    1bc6:	2100      	movs	r1, #0
    1bc8:	2200      	movs	r2, #0
    1bca:	4b0a      	ldr	r3, [pc, #40]	; (1bf4 <main+0x5c>)
    1bcc:	4798      	blx	r3
		}
		*/
	
	
	
}
    1bce:	2000      	movs	r0, #0
    1bd0:	bd08      	pop	{r3, pc}
    1bd2:	46c0      	nop			; (mov r8, r8)
    1bd4:	000018a9 	.word	0x000018a9
    1bd8:	00000689 	.word	0x00000689
    1bdc:	00000115 	.word	0x00000115
    1be0:	20000008 	.word	0x20000008
    1be4:	00002de4 	.word	0x00002de4
    1be8:	00002de8 	.word	0x00002de8
    1bec:	00002dec 	.word	0x00002dec
    1bf0:	00001de1 	.word	0x00001de1
    1bf4:	00001a11 	.word	0x00001a11

00001bf8 <__aeabi_uidiv>:
    1bf8:	2200      	movs	r2, #0
    1bfa:	0843      	lsrs	r3, r0, #1
    1bfc:	428b      	cmp	r3, r1
    1bfe:	d374      	bcc.n	1cea <__aeabi_uidiv+0xf2>
    1c00:	0903      	lsrs	r3, r0, #4
    1c02:	428b      	cmp	r3, r1
    1c04:	d35f      	bcc.n	1cc6 <__aeabi_uidiv+0xce>
    1c06:	0a03      	lsrs	r3, r0, #8
    1c08:	428b      	cmp	r3, r1
    1c0a:	d344      	bcc.n	1c96 <__aeabi_uidiv+0x9e>
    1c0c:	0b03      	lsrs	r3, r0, #12
    1c0e:	428b      	cmp	r3, r1
    1c10:	d328      	bcc.n	1c64 <__aeabi_uidiv+0x6c>
    1c12:	0c03      	lsrs	r3, r0, #16
    1c14:	428b      	cmp	r3, r1
    1c16:	d30d      	bcc.n	1c34 <__aeabi_uidiv+0x3c>
    1c18:	22ff      	movs	r2, #255	; 0xff
    1c1a:	0209      	lsls	r1, r1, #8
    1c1c:	ba12      	rev	r2, r2
    1c1e:	0c03      	lsrs	r3, r0, #16
    1c20:	428b      	cmp	r3, r1
    1c22:	d302      	bcc.n	1c2a <__aeabi_uidiv+0x32>
    1c24:	1212      	asrs	r2, r2, #8
    1c26:	0209      	lsls	r1, r1, #8
    1c28:	d065      	beq.n	1cf6 <__aeabi_uidiv+0xfe>
    1c2a:	0b03      	lsrs	r3, r0, #12
    1c2c:	428b      	cmp	r3, r1
    1c2e:	d319      	bcc.n	1c64 <__aeabi_uidiv+0x6c>
    1c30:	e000      	b.n	1c34 <__aeabi_uidiv+0x3c>
    1c32:	0a09      	lsrs	r1, r1, #8
    1c34:	0bc3      	lsrs	r3, r0, #15
    1c36:	428b      	cmp	r3, r1
    1c38:	d301      	bcc.n	1c3e <__aeabi_uidiv+0x46>
    1c3a:	03cb      	lsls	r3, r1, #15
    1c3c:	1ac0      	subs	r0, r0, r3
    1c3e:	4152      	adcs	r2, r2
    1c40:	0b83      	lsrs	r3, r0, #14
    1c42:	428b      	cmp	r3, r1
    1c44:	d301      	bcc.n	1c4a <__aeabi_uidiv+0x52>
    1c46:	038b      	lsls	r3, r1, #14
    1c48:	1ac0      	subs	r0, r0, r3
    1c4a:	4152      	adcs	r2, r2
    1c4c:	0b43      	lsrs	r3, r0, #13
    1c4e:	428b      	cmp	r3, r1
    1c50:	d301      	bcc.n	1c56 <__aeabi_uidiv+0x5e>
    1c52:	034b      	lsls	r3, r1, #13
    1c54:	1ac0      	subs	r0, r0, r3
    1c56:	4152      	adcs	r2, r2
    1c58:	0b03      	lsrs	r3, r0, #12
    1c5a:	428b      	cmp	r3, r1
    1c5c:	d301      	bcc.n	1c62 <__aeabi_uidiv+0x6a>
    1c5e:	030b      	lsls	r3, r1, #12
    1c60:	1ac0      	subs	r0, r0, r3
    1c62:	4152      	adcs	r2, r2
    1c64:	0ac3      	lsrs	r3, r0, #11
    1c66:	428b      	cmp	r3, r1
    1c68:	d301      	bcc.n	1c6e <__aeabi_uidiv+0x76>
    1c6a:	02cb      	lsls	r3, r1, #11
    1c6c:	1ac0      	subs	r0, r0, r3
    1c6e:	4152      	adcs	r2, r2
    1c70:	0a83      	lsrs	r3, r0, #10
    1c72:	428b      	cmp	r3, r1
    1c74:	d301      	bcc.n	1c7a <__aeabi_uidiv+0x82>
    1c76:	028b      	lsls	r3, r1, #10
    1c78:	1ac0      	subs	r0, r0, r3
    1c7a:	4152      	adcs	r2, r2
    1c7c:	0a43      	lsrs	r3, r0, #9
    1c7e:	428b      	cmp	r3, r1
    1c80:	d301      	bcc.n	1c86 <__aeabi_uidiv+0x8e>
    1c82:	024b      	lsls	r3, r1, #9
    1c84:	1ac0      	subs	r0, r0, r3
    1c86:	4152      	adcs	r2, r2
    1c88:	0a03      	lsrs	r3, r0, #8
    1c8a:	428b      	cmp	r3, r1
    1c8c:	d301      	bcc.n	1c92 <__aeabi_uidiv+0x9a>
    1c8e:	020b      	lsls	r3, r1, #8
    1c90:	1ac0      	subs	r0, r0, r3
    1c92:	4152      	adcs	r2, r2
    1c94:	d2cd      	bcs.n	1c32 <__aeabi_uidiv+0x3a>
    1c96:	09c3      	lsrs	r3, r0, #7
    1c98:	428b      	cmp	r3, r1
    1c9a:	d301      	bcc.n	1ca0 <__aeabi_uidiv+0xa8>
    1c9c:	01cb      	lsls	r3, r1, #7
    1c9e:	1ac0      	subs	r0, r0, r3
    1ca0:	4152      	adcs	r2, r2
    1ca2:	0983      	lsrs	r3, r0, #6
    1ca4:	428b      	cmp	r3, r1
    1ca6:	d301      	bcc.n	1cac <__aeabi_uidiv+0xb4>
    1ca8:	018b      	lsls	r3, r1, #6
    1caa:	1ac0      	subs	r0, r0, r3
    1cac:	4152      	adcs	r2, r2
    1cae:	0943      	lsrs	r3, r0, #5
    1cb0:	428b      	cmp	r3, r1
    1cb2:	d301      	bcc.n	1cb8 <__aeabi_uidiv+0xc0>
    1cb4:	014b      	lsls	r3, r1, #5
    1cb6:	1ac0      	subs	r0, r0, r3
    1cb8:	4152      	adcs	r2, r2
    1cba:	0903      	lsrs	r3, r0, #4
    1cbc:	428b      	cmp	r3, r1
    1cbe:	d301      	bcc.n	1cc4 <__aeabi_uidiv+0xcc>
    1cc0:	010b      	lsls	r3, r1, #4
    1cc2:	1ac0      	subs	r0, r0, r3
    1cc4:	4152      	adcs	r2, r2
    1cc6:	08c3      	lsrs	r3, r0, #3
    1cc8:	428b      	cmp	r3, r1
    1cca:	d301      	bcc.n	1cd0 <__aeabi_uidiv+0xd8>
    1ccc:	00cb      	lsls	r3, r1, #3
    1cce:	1ac0      	subs	r0, r0, r3
    1cd0:	4152      	adcs	r2, r2
    1cd2:	0883      	lsrs	r3, r0, #2
    1cd4:	428b      	cmp	r3, r1
    1cd6:	d301      	bcc.n	1cdc <__aeabi_uidiv+0xe4>
    1cd8:	008b      	lsls	r3, r1, #2
    1cda:	1ac0      	subs	r0, r0, r3
    1cdc:	4152      	adcs	r2, r2
    1cde:	0843      	lsrs	r3, r0, #1
    1ce0:	428b      	cmp	r3, r1
    1ce2:	d301      	bcc.n	1ce8 <__aeabi_uidiv+0xf0>
    1ce4:	004b      	lsls	r3, r1, #1
    1ce6:	1ac0      	subs	r0, r0, r3
    1ce8:	4152      	adcs	r2, r2
    1cea:	1a41      	subs	r1, r0, r1
    1cec:	d200      	bcs.n	1cf0 <__aeabi_uidiv+0xf8>
    1cee:	4601      	mov	r1, r0
    1cf0:	4152      	adcs	r2, r2
    1cf2:	4610      	mov	r0, r2
    1cf4:	4770      	bx	lr
    1cf6:	e7ff      	b.n	1cf8 <__aeabi_uidiv+0x100>
    1cf8:	b501      	push	{r0, lr}
    1cfa:	2000      	movs	r0, #0
    1cfc:	f000 f80c 	bl	1d18 <__aeabi_idiv0>
    1d00:	bd02      	pop	{r1, pc}
    1d02:	46c0      	nop			; (mov r8, r8)

00001d04 <__aeabi_uidivmod>:
    1d04:	2900      	cmp	r1, #0
    1d06:	d0f7      	beq.n	1cf8 <__aeabi_uidiv+0x100>
    1d08:	b503      	push	{r0, r1, lr}
    1d0a:	f7ff ff75 	bl	1bf8 <__aeabi_uidiv>
    1d0e:	bc0e      	pop	{r1, r2, r3}
    1d10:	4342      	muls	r2, r0
    1d12:	1a89      	subs	r1, r1, r2
    1d14:	4718      	bx	r3
    1d16:	46c0      	nop			; (mov r8, r8)

00001d18 <__aeabi_idiv0>:
    1d18:	4770      	bx	lr
    1d1a:	46c0      	nop			; (mov r8, r8)

00001d1c <__aeabi_lmul>:
    1d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d1e:	464f      	mov	r7, r9
    1d20:	4646      	mov	r6, r8
    1d22:	0405      	lsls	r5, r0, #16
    1d24:	0c2d      	lsrs	r5, r5, #16
    1d26:	1c2c      	adds	r4, r5, #0
    1d28:	b4c0      	push	{r6, r7}
    1d2a:	0417      	lsls	r7, r2, #16
    1d2c:	0c16      	lsrs	r6, r2, #16
    1d2e:	0c3f      	lsrs	r7, r7, #16
    1d30:	4699      	mov	r9, r3
    1d32:	0c03      	lsrs	r3, r0, #16
    1d34:	437c      	muls	r4, r7
    1d36:	4375      	muls	r5, r6
    1d38:	435f      	muls	r7, r3
    1d3a:	4373      	muls	r3, r6
    1d3c:	197d      	adds	r5, r7, r5
    1d3e:	0c26      	lsrs	r6, r4, #16
    1d40:	19ad      	adds	r5, r5, r6
    1d42:	469c      	mov	ip, r3
    1d44:	42af      	cmp	r7, r5
    1d46:	d903      	bls.n	1d50 <__aeabi_lmul+0x34>
    1d48:	2380      	movs	r3, #128	; 0x80
    1d4a:	025b      	lsls	r3, r3, #9
    1d4c:	4698      	mov	r8, r3
    1d4e:	44c4      	add	ip, r8
    1d50:	464b      	mov	r3, r9
    1d52:	4351      	muls	r1, r2
    1d54:	4343      	muls	r3, r0
    1d56:	0424      	lsls	r4, r4, #16
    1d58:	0c2e      	lsrs	r6, r5, #16
    1d5a:	0c24      	lsrs	r4, r4, #16
    1d5c:	042d      	lsls	r5, r5, #16
    1d5e:	4466      	add	r6, ip
    1d60:	192c      	adds	r4, r5, r4
    1d62:	1859      	adds	r1, r3, r1
    1d64:	1989      	adds	r1, r1, r6
    1d66:	1c20      	adds	r0, r4, #0
    1d68:	bc0c      	pop	{r2, r3}
    1d6a:	4690      	mov	r8, r2
    1d6c:	4699      	mov	r9, r3
    1d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001d70 <__libc_init_array>:
    1d70:	4b0e      	ldr	r3, [pc, #56]	; (1dac <__libc_init_array+0x3c>)
    1d72:	b570      	push	{r4, r5, r6, lr}
    1d74:	2500      	movs	r5, #0
    1d76:	1c1e      	adds	r6, r3, #0
    1d78:	4c0d      	ldr	r4, [pc, #52]	; (1db0 <__libc_init_array+0x40>)
    1d7a:	1ae4      	subs	r4, r4, r3
    1d7c:	10a4      	asrs	r4, r4, #2
    1d7e:	42a5      	cmp	r5, r4
    1d80:	d004      	beq.n	1d8c <__libc_init_array+0x1c>
    1d82:	00ab      	lsls	r3, r5, #2
    1d84:	58f3      	ldr	r3, [r6, r3]
    1d86:	4798      	blx	r3
    1d88:	3501      	adds	r5, #1
    1d8a:	e7f8      	b.n	1d7e <__libc_init_array+0xe>
    1d8c:	f001 f888 	bl	2ea0 <_init>
    1d90:	4b08      	ldr	r3, [pc, #32]	; (1db4 <__libc_init_array+0x44>)
    1d92:	2500      	movs	r5, #0
    1d94:	1c1e      	adds	r6, r3, #0
    1d96:	4c08      	ldr	r4, [pc, #32]	; (1db8 <__libc_init_array+0x48>)
    1d98:	1ae4      	subs	r4, r4, r3
    1d9a:	10a4      	asrs	r4, r4, #2
    1d9c:	42a5      	cmp	r5, r4
    1d9e:	d004      	beq.n	1daa <__libc_init_array+0x3a>
    1da0:	00ab      	lsls	r3, r5, #2
    1da2:	58f3      	ldr	r3, [r6, r3]
    1da4:	4798      	blx	r3
    1da6:	3501      	adds	r5, #1
    1da8:	e7f8      	b.n	1d9c <__libc_init_array+0x2c>
    1daa:	bd70      	pop	{r4, r5, r6, pc}
    1dac:	00002eac 	.word	0x00002eac
    1db0:	00002eac 	.word	0x00002eac
    1db4:	00002eac 	.word	0x00002eac
    1db8:	00002eb0 	.word	0x00002eb0

00001dbc <memcpy>:
    1dbc:	2300      	movs	r3, #0
    1dbe:	b510      	push	{r4, lr}
    1dc0:	4293      	cmp	r3, r2
    1dc2:	d003      	beq.n	1dcc <memcpy+0x10>
    1dc4:	5ccc      	ldrb	r4, [r1, r3]
    1dc6:	54c4      	strb	r4, [r0, r3]
    1dc8:	3301      	adds	r3, #1
    1dca:	e7f9      	b.n	1dc0 <memcpy+0x4>
    1dcc:	bd10      	pop	{r4, pc}

00001dce <memset>:
    1dce:	1c03      	adds	r3, r0, #0
    1dd0:	1882      	adds	r2, r0, r2
    1dd2:	4293      	cmp	r3, r2
    1dd4:	d002      	beq.n	1ddc <memset+0xe>
    1dd6:	7019      	strb	r1, [r3, #0]
    1dd8:	3301      	adds	r3, #1
    1dda:	e7fa      	b.n	1dd2 <memset+0x4>
    1ddc:	4770      	bx	lr
	...

00001de0 <iprintf>:
    1de0:	b40f      	push	{r0, r1, r2, r3}
    1de2:	4b0b      	ldr	r3, [pc, #44]	; (1e10 <iprintf+0x30>)
    1de4:	b513      	push	{r0, r1, r4, lr}
    1de6:	681c      	ldr	r4, [r3, #0]
    1de8:	2c00      	cmp	r4, #0
    1dea:	d005      	beq.n	1df8 <iprintf+0x18>
    1dec:	69a3      	ldr	r3, [r4, #24]
    1dee:	2b00      	cmp	r3, #0
    1df0:	d102      	bne.n	1df8 <iprintf+0x18>
    1df2:	1c20      	adds	r0, r4, #0
    1df4:	f000 f996 	bl	2124 <__sinit>
    1df8:	ab05      	add	r3, sp, #20
    1dfa:	1c20      	adds	r0, r4, #0
    1dfc:	68a1      	ldr	r1, [r4, #8]
    1dfe:	9a04      	ldr	r2, [sp, #16]
    1e00:	9301      	str	r3, [sp, #4]
    1e02:	f000 faf1 	bl	23e8 <_vfiprintf_r>
    1e06:	bc16      	pop	{r1, r2, r4}
    1e08:	bc08      	pop	{r3}
    1e0a:	b004      	add	sp, #16
    1e0c:	4718      	bx	r3
    1e0e:	46c0      	nop			; (mov r8, r8)
    1e10:	2000006c 	.word	0x2000006c

00001e14 <setbuf>:
    1e14:	b508      	push	{r3, lr}
    1e16:	424a      	negs	r2, r1
    1e18:	414a      	adcs	r2, r1
    1e1a:	2380      	movs	r3, #128	; 0x80
    1e1c:	0052      	lsls	r2, r2, #1
    1e1e:	00db      	lsls	r3, r3, #3
    1e20:	f000 f802 	bl	1e28 <setvbuf>
    1e24:	bd08      	pop	{r3, pc}
	...

00001e28 <setvbuf>:
    1e28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1e2a:	1c1e      	adds	r6, r3, #0
    1e2c:	4b3c      	ldr	r3, [pc, #240]	; (1f20 <setvbuf+0xf8>)
    1e2e:	1c04      	adds	r4, r0, #0
    1e30:	681d      	ldr	r5, [r3, #0]
    1e32:	1c0f      	adds	r7, r1, #0
    1e34:	9201      	str	r2, [sp, #4]
    1e36:	2d00      	cmp	r5, #0
    1e38:	d005      	beq.n	1e46 <setvbuf+0x1e>
    1e3a:	69ab      	ldr	r3, [r5, #24]
    1e3c:	2b00      	cmp	r3, #0
    1e3e:	d102      	bne.n	1e46 <setvbuf+0x1e>
    1e40:	1c28      	adds	r0, r5, #0
    1e42:	f000 f96f 	bl	2124 <__sinit>
    1e46:	4b37      	ldr	r3, [pc, #220]	; (1f24 <setvbuf+0xfc>)
    1e48:	429c      	cmp	r4, r3
    1e4a:	d101      	bne.n	1e50 <setvbuf+0x28>
    1e4c:	686c      	ldr	r4, [r5, #4]
    1e4e:	e008      	b.n	1e62 <setvbuf+0x3a>
    1e50:	4b35      	ldr	r3, [pc, #212]	; (1f28 <setvbuf+0x100>)
    1e52:	429c      	cmp	r4, r3
    1e54:	d101      	bne.n	1e5a <setvbuf+0x32>
    1e56:	68ac      	ldr	r4, [r5, #8]
    1e58:	e003      	b.n	1e62 <setvbuf+0x3a>
    1e5a:	4b34      	ldr	r3, [pc, #208]	; (1f2c <setvbuf+0x104>)
    1e5c:	429c      	cmp	r4, r3
    1e5e:	d100      	bne.n	1e62 <setvbuf+0x3a>
    1e60:	68ec      	ldr	r4, [r5, #12]
    1e62:	9b01      	ldr	r3, [sp, #4]
    1e64:	2b02      	cmp	r3, #2
    1e66:	d858      	bhi.n	1f1a <setvbuf+0xf2>
    1e68:	2e00      	cmp	r6, #0
    1e6a:	db56      	blt.n	1f1a <setvbuf+0xf2>
    1e6c:	1c28      	adds	r0, r5, #0
    1e6e:	1c21      	adds	r1, r4, #0
    1e70:	f000 f8ea 	bl	2048 <_fflush_r>
    1e74:	2300      	movs	r3, #0
    1e76:	6063      	str	r3, [r4, #4]
    1e78:	61a3      	str	r3, [r4, #24]
    1e7a:	89a3      	ldrh	r3, [r4, #12]
    1e7c:	061b      	lsls	r3, r3, #24
    1e7e:	d503      	bpl.n	1e88 <setvbuf+0x60>
    1e80:	1c28      	adds	r0, r5, #0
    1e82:	6921      	ldr	r1, [r4, #16]
    1e84:	f000 f9ea 	bl	225c <_free_r>
    1e88:	2283      	movs	r2, #131	; 0x83
    1e8a:	89a3      	ldrh	r3, [r4, #12]
    1e8c:	4393      	bics	r3, r2
    1e8e:	81a3      	strh	r3, [r4, #12]
    1e90:	9b01      	ldr	r3, [sp, #4]
    1e92:	2b02      	cmp	r3, #2
    1e94:	d013      	beq.n	1ebe <setvbuf+0x96>
    1e96:	2f00      	cmp	r7, #0
    1e98:	d125      	bne.n	1ee6 <setvbuf+0xbe>
    1e9a:	2e00      	cmp	r6, #0
    1e9c:	d101      	bne.n	1ea2 <setvbuf+0x7a>
    1e9e:	2680      	movs	r6, #128	; 0x80
    1ea0:	00f6      	lsls	r6, r6, #3
    1ea2:	1c30      	adds	r0, r6, #0
    1ea4:	f000 f9d0 	bl	2248 <malloc>
    1ea8:	1e07      	subs	r7, r0, #0
    1eaa:	d118      	bne.n	1ede <setvbuf+0xb6>
    1eac:	2080      	movs	r0, #128	; 0x80
    1eae:	00c0      	lsls	r0, r0, #3
    1eb0:	f000 f9ca 	bl	2248 <malloc>
    1eb4:	1e07      	subs	r7, r0, #0
    1eb6:	d110      	bne.n	1eda <setvbuf+0xb2>
    1eb8:	2001      	movs	r0, #1
    1eba:	4240      	negs	r0, r0
    1ebc:	e000      	b.n	1ec0 <setvbuf+0x98>
    1ebe:	2000      	movs	r0, #0
    1ec0:	2202      	movs	r2, #2
    1ec2:	89a3      	ldrh	r3, [r4, #12]
    1ec4:	4313      	orrs	r3, r2
    1ec6:	81a3      	strh	r3, [r4, #12]
    1ec8:	2300      	movs	r3, #0
    1eca:	60a3      	str	r3, [r4, #8]
    1ecc:	1c23      	adds	r3, r4, #0
    1ece:	3347      	adds	r3, #71	; 0x47
    1ed0:	6023      	str	r3, [r4, #0]
    1ed2:	6123      	str	r3, [r4, #16]
    1ed4:	2301      	movs	r3, #1
    1ed6:	6163      	str	r3, [r4, #20]
    1ed8:	e021      	b.n	1f1e <setvbuf+0xf6>
    1eda:	2680      	movs	r6, #128	; 0x80
    1edc:	00f6      	lsls	r6, r6, #3
    1ede:	2280      	movs	r2, #128	; 0x80
    1ee0:	89a3      	ldrh	r3, [r4, #12]
    1ee2:	4313      	orrs	r3, r2
    1ee4:	81a3      	strh	r3, [r4, #12]
    1ee6:	9b01      	ldr	r3, [sp, #4]
    1ee8:	2b01      	cmp	r3, #1
    1eea:	d105      	bne.n	1ef8 <setvbuf+0xd0>
    1eec:	89a3      	ldrh	r3, [r4, #12]
    1eee:	9a01      	ldr	r2, [sp, #4]
    1ef0:	431a      	orrs	r2, r3
    1ef2:	4273      	negs	r3, r6
    1ef4:	81a2      	strh	r2, [r4, #12]
    1ef6:	61a3      	str	r3, [r4, #24]
    1ef8:	4b0d      	ldr	r3, [pc, #52]	; (1f30 <setvbuf+0x108>)
    1efa:	2000      	movs	r0, #0
    1efc:	62ab      	str	r3, [r5, #40]	; 0x28
    1efe:	89a2      	ldrh	r2, [r4, #12]
    1f00:	6027      	str	r7, [r4, #0]
    1f02:	6127      	str	r7, [r4, #16]
    1f04:	6166      	str	r6, [r4, #20]
    1f06:	0713      	lsls	r3, r2, #28
    1f08:	d509      	bpl.n	1f1e <setvbuf+0xf6>
    1f0a:	2303      	movs	r3, #3
    1f0c:	401a      	ands	r2, r3
    1f0e:	4253      	negs	r3, r2
    1f10:	4153      	adcs	r3, r2
    1f12:	425b      	negs	r3, r3
    1f14:	401e      	ands	r6, r3
    1f16:	60a6      	str	r6, [r4, #8]
    1f18:	e001      	b.n	1f1e <setvbuf+0xf6>
    1f1a:	2001      	movs	r0, #1
    1f1c:	4240      	negs	r0, r0
    1f1e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    1f20:	2000006c 	.word	0x2000006c
    1f24:	00002e0c 	.word	0x00002e0c
    1f28:	00002e2c 	.word	0x00002e2c
    1f2c:	00002e4c 	.word	0x00002e4c
    1f30:	000020a1 	.word	0x000020a1

00001f34 <__sflush_r>:
    1f34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1f36:	898a      	ldrh	r2, [r1, #12]
    1f38:	1c05      	adds	r5, r0, #0
    1f3a:	1c0c      	adds	r4, r1, #0
    1f3c:	0713      	lsls	r3, r2, #28
    1f3e:	d45e      	bmi.n	1ffe <__sflush_r+0xca>
    1f40:	684b      	ldr	r3, [r1, #4]
    1f42:	2b00      	cmp	r3, #0
    1f44:	dc02      	bgt.n	1f4c <__sflush_r+0x18>
    1f46:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    1f48:	2b00      	cmp	r3, #0
    1f4a:	dd1a      	ble.n	1f82 <__sflush_r+0x4e>
    1f4c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    1f4e:	2f00      	cmp	r7, #0
    1f50:	d017      	beq.n	1f82 <__sflush_r+0x4e>
    1f52:	2300      	movs	r3, #0
    1f54:	682e      	ldr	r6, [r5, #0]
    1f56:	602b      	str	r3, [r5, #0]
    1f58:	2380      	movs	r3, #128	; 0x80
    1f5a:	015b      	lsls	r3, r3, #5
    1f5c:	401a      	ands	r2, r3
    1f5e:	d001      	beq.n	1f64 <__sflush_r+0x30>
    1f60:	6d62      	ldr	r2, [r4, #84]	; 0x54
    1f62:	e015      	b.n	1f90 <__sflush_r+0x5c>
    1f64:	1c28      	adds	r0, r5, #0
    1f66:	6a21      	ldr	r1, [r4, #32]
    1f68:	2301      	movs	r3, #1
    1f6a:	47b8      	blx	r7
    1f6c:	1c02      	adds	r2, r0, #0
    1f6e:	1c43      	adds	r3, r0, #1
    1f70:	d10e      	bne.n	1f90 <__sflush_r+0x5c>
    1f72:	682b      	ldr	r3, [r5, #0]
    1f74:	2b00      	cmp	r3, #0
    1f76:	d00b      	beq.n	1f90 <__sflush_r+0x5c>
    1f78:	2b1d      	cmp	r3, #29
    1f7a:	d001      	beq.n	1f80 <__sflush_r+0x4c>
    1f7c:	2b16      	cmp	r3, #22
    1f7e:	d102      	bne.n	1f86 <__sflush_r+0x52>
    1f80:	602e      	str	r6, [r5, #0]
    1f82:	2000      	movs	r0, #0
    1f84:	e05e      	b.n	2044 <STACK_SIZE+0x44>
    1f86:	2140      	movs	r1, #64	; 0x40
    1f88:	89a3      	ldrh	r3, [r4, #12]
    1f8a:	430b      	orrs	r3, r1
    1f8c:	81a3      	strh	r3, [r4, #12]
    1f8e:	e059      	b.n	2044 <STACK_SIZE+0x44>
    1f90:	89a3      	ldrh	r3, [r4, #12]
    1f92:	075b      	lsls	r3, r3, #29
    1f94:	d506      	bpl.n	1fa4 <__sflush_r+0x70>
    1f96:	6863      	ldr	r3, [r4, #4]
    1f98:	1ad2      	subs	r2, r2, r3
    1f9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1f9c:	2b00      	cmp	r3, #0
    1f9e:	d001      	beq.n	1fa4 <__sflush_r+0x70>
    1fa0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    1fa2:	1ad2      	subs	r2, r2, r3
    1fa4:	2300      	movs	r3, #0
    1fa6:	1c28      	adds	r0, r5, #0
    1fa8:	6a21      	ldr	r1, [r4, #32]
    1faa:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    1fac:	47b8      	blx	r7
    1fae:	89a3      	ldrh	r3, [r4, #12]
    1fb0:	1c42      	adds	r2, r0, #1
    1fb2:	d106      	bne.n	1fc2 <__sflush_r+0x8e>
    1fb4:	682a      	ldr	r2, [r5, #0]
    1fb6:	2a00      	cmp	r2, #0
    1fb8:	d003      	beq.n	1fc2 <__sflush_r+0x8e>
    1fba:	2a1d      	cmp	r2, #29
    1fbc:	d001      	beq.n	1fc2 <__sflush_r+0x8e>
    1fbe:	2a16      	cmp	r2, #22
    1fc0:	d119      	bne.n	1ff6 <__sflush_r+0xc2>
    1fc2:	2200      	movs	r2, #0
    1fc4:	6062      	str	r2, [r4, #4]
    1fc6:	6922      	ldr	r2, [r4, #16]
    1fc8:	6022      	str	r2, [r4, #0]
    1fca:	04db      	lsls	r3, r3, #19
    1fcc:	d505      	bpl.n	1fda <__sflush_r+0xa6>
    1fce:	1c43      	adds	r3, r0, #1
    1fd0:	d102      	bne.n	1fd8 <__sflush_r+0xa4>
    1fd2:	682b      	ldr	r3, [r5, #0]
    1fd4:	2b00      	cmp	r3, #0
    1fd6:	d100      	bne.n	1fda <__sflush_r+0xa6>
    1fd8:	6560      	str	r0, [r4, #84]	; 0x54
    1fda:	6b61      	ldr	r1, [r4, #52]	; 0x34
    1fdc:	602e      	str	r6, [r5, #0]
    1fde:	2900      	cmp	r1, #0
    1fe0:	d0cf      	beq.n	1f82 <__sflush_r+0x4e>
    1fe2:	1c23      	adds	r3, r4, #0
    1fe4:	3344      	adds	r3, #68	; 0x44
    1fe6:	4299      	cmp	r1, r3
    1fe8:	d002      	beq.n	1ff0 <__sflush_r+0xbc>
    1fea:	1c28      	adds	r0, r5, #0
    1fec:	f000 f936 	bl	225c <_free_r>
    1ff0:	2000      	movs	r0, #0
    1ff2:	6360      	str	r0, [r4, #52]	; 0x34
    1ff4:	e026      	b.n	2044 <STACK_SIZE+0x44>
    1ff6:	2240      	movs	r2, #64	; 0x40
    1ff8:	4313      	orrs	r3, r2
    1ffa:	81a3      	strh	r3, [r4, #12]
    1ffc:	e022      	b.n	2044 <STACK_SIZE+0x44>
    1ffe:	690f      	ldr	r7, [r1, #16]
    2000:	2f00      	cmp	r7, #0
    2002:	d0be      	beq.n	1f82 <__sflush_r+0x4e>
    2004:	680b      	ldr	r3, [r1, #0]
    2006:	600f      	str	r7, [r1, #0]
    2008:	1bdb      	subs	r3, r3, r7
    200a:	9301      	str	r3, [sp, #4]
    200c:	2300      	movs	r3, #0
    200e:	0792      	lsls	r2, r2, #30
    2010:	d100      	bne.n	2014 <STACK_SIZE+0x14>
    2012:	694b      	ldr	r3, [r1, #20]
    2014:	60a3      	str	r3, [r4, #8]
    2016:	9b01      	ldr	r3, [sp, #4]
    2018:	2b00      	cmp	r3, #0
    201a:	ddb2      	ble.n	1f82 <__sflush_r+0x4e>
    201c:	1c28      	adds	r0, r5, #0
    201e:	6a21      	ldr	r1, [r4, #32]
    2020:	1c3a      	adds	r2, r7, #0
    2022:	9b01      	ldr	r3, [sp, #4]
    2024:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    2026:	47b0      	blx	r6
    2028:	2800      	cmp	r0, #0
    202a:	dc06      	bgt.n	203a <STACK_SIZE+0x3a>
    202c:	2240      	movs	r2, #64	; 0x40
    202e:	2001      	movs	r0, #1
    2030:	89a3      	ldrh	r3, [r4, #12]
    2032:	4240      	negs	r0, r0
    2034:	4313      	orrs	r3, r2
    2036:	81a3      	strh	r3, [r4, #12]
    2038:	e004      	b.n	2044 <STACK_SIZE+0x44>
    203a:	9b01      	ldr	r3, [sp, #4]
    203c:	183f      	adds	r7, r7, r0
    203e:	1a1b      	subs	r3, r3, r0
    2040:	9301      	str	r3, [sp, #4]
    2042:	e7e8      	b.n	2016 <STACK_SIZE+0x16>
    2044:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00002048 <_fflush_r>:
    2048:	b538      	push	{r3, r4, r5, lr}
    204a:	690b      	ldr	r3, [r1, #16]
    204c:	1c05      	adds	r5, r0, #0
    204e:	1c0c      	adds	r4, r1, #0
    2050:	2b00      	cmp	r3, #0
    2052:	d101      	bne.n	2058 <_fflush_r+0x10>
    2054:	2000      	movs	r0, #0
    2056:	e01c      	b.n	2092 <_fflush_r+0x4a>
    2058:	2800      	cmp	r0, #0
    205a:	d004      	beq.n	2066 <_fflush_r+0x1e>
    205c:	6983      	ldr	r3, [r0, #24]
    205e:	2b00      	cmp	r3, #0
    2060:	d101      	bne.n	2066 <_fflush_r+0x1e>
    2062:	f000 f85f 	bl	2124 <__sinit>
    2066:	4b0b      	ldr	r3, [pc, #44]	; (2094 <_fflush_r+0x4c>)
    2068:	429c      	cmp	r4, r3
    206a:	d101      	bne.n	2070 <_fflush_r+0x28>
    206c:	686c      	ldr	r4, [r5, #4]
    206e:	e008      	b.n	2082 <_fflush_r+0x3a>
    2070:	4b09      	ldr	r3, [pc, #36]	; (2098 <_fflush_r+0x50>)
    2072:	429c      	cmp	r4, r3
    2074:	d101      	bne.n	207a <_fflush_r+0x32>
    2076:	68ac      	ldr	r4, [r5, #8]
    2078:	e003      	b.n	2082 <_fflush_r+0x3a>
    207a:	4b08      	ldr	r3, [pc, #32]	; (209c <_fflush_r+0x54>)
    207c:	429c      	cmp	r4, r3
    207e:	d100      	bne.n	2082 <_fflush_r+0x3a>
    2080:	68ec      	ldr	r4, [r5, #12]
    2082:	220c      	movs	r2, #12
    2084:	5ea3      	ldrsh	r3, [r4, r2]
    2086:	2b00      	cmp	r3, #0
    2088:	d0e4      	beq.n	2054 <_fflush_r+0xc>
    208a:	1c28      	adds	r0, r5, #0
    208c:	1c21      	adds	r1, r4, #0
    208e:	f7ff ff51 	bl	1f34 <__sflush_r>
    2092:	bd38      	pop	{r3, r4, r5, pc}
    2094:	00002e0c 	.word	0x00002e0c
    2098:	00002e2c 	.word	0x00002e2c
    209c:	00002e4c 	.word	0x00002e4c

000020a0 <_cleanup_r>:
    20a0:	b508      	push	{r3, lr}
    20a2:	4902      	ldr	r1, [pc, #8]	; (20ac <_cleanup_r+0xc>)
    20a4:	f000 f8ae 	bl	2204 <_fwalk_reent>
    20a8:	bd08      	pop	{r3, pc}
    20aa:	46c0      	nop			; (mov r8, r8)
    20ac:	00002049 	.word	0x00002049

000020b0 <std.isra.0>:
    20b0:	2300      	movs	r3, #0
    20b2:	b510      	push	{r4, lr}
    20b4:	1c04      	adds	r4, r0, #0
    20b6:	6003      	str	r3, [r0, #0]
    20b8:	6043      	str	r3, [r0, #4]
    20ba:	6083      	str	r3, [r0, #8]
    20bc:	8181      	strh	r1, [r0, #12]
    20be:	6643      	str	r3, [r0, #100]	; 0x64
    20c0:	81c2      	strh	r2, [r0, #14]
    20c2:	6103      	str	r3, [r0, #16]
    20c4:	6143      	str	r3, [r0, #20]
    20c6:	6183      	str	r3, [r0, #24]
    20c8:	1c19      	adds	r1, r3, #0
    20ca:	2208      	movs	r2, #8
    20cc:	305c      	adds	r0, #92	; 0x5c
    20ce:	f7ff fe7e 	bl	1dce <memset>
    20d2:	4b05      	ldr	r3, [pc, #20]	; (20e8 <std.isra.0+0x38>)
    20d4:	6224      	str	r4, [r4, #32]
    20d6:	6263      	str	r3, [r4, #36]	; 0x24
    20d8:	4b04      	ldr	r3, [pc, #16]	; (20ec <std.isra.0+0x3c>)
    20da:	62a3      	str	r3, [r4, #40]	; 0x28
    20dc:	4b04      	ldr	r3, [pc, #16]	; (20f0 <std.isra.0+0x40>)
    20de:	62e3      	str	r3, [r4, #44]	; 0x2c
    20e0:	4b04      	ldr	r3, [pc, #16]	; (20f4 <std.isra.0+0x44>)
    20e2:	6323      	str	r3, [r4, #48]	; 0x30
    20e4:	bd10      	pop	{r4, pc}
    20e6:	46c0      	nop			; (mov r8, r8)
    20e8:	00002939 	.word	0x00002939
    20ec:	00002961 	.word	0x00002961
    20f0:	00002999 	.word	0x00002999
    20f4:	000029c5 	.word	0x000029c5

000020f8 <__sfmoreglue>:
    20f8:	b570      	push	{r4, r5, r6, lr}
    20fa:	2568      	movs	r5, #104	; 0x68
    20fc:	1e4b      	subs	r3, r1, #1
    20fe:	435d      	muls	r5, r3
    2100:	1c0e      	adds	r6, r1, #0
    2102:	1c29      	adds	r1, r5, #0
    2104:	3174      	adds	r1, #116	; 0x74
    2106:	f000 f8ef 	bl	22e8 <_malloc_r>
    210a:	1e04      	subs	r4, r0, #0
    210c:	d008      	beq.n	2120 <__sfmoreglue+0x28>
    210e:	2100      	movs	r1, #0
    2110:	1c2a      	adds	r2, r5, #0
    2112:	6001      	str	r1, [r0, #0]
    2114:	6046      	str	r6, [r0, #4]
    2116:	300c      	adds	r0, #12
    2118:	60a0      	str	r0, [r4, #8]
    211a:	3268      	adds	r2, #104	; 0x68
    211c:	f7ff fe57 	bl	1dce <memset>
    2120:	1c20      	adds	r0, r4, #0
    2122:	bd70      	pop	{r4, r5, r6, pc}

00002124 <__sinit>:
    2124:	6983      	ldr	r3, [r0, #24]
    2126:	b513      	push	{r0, r1, r4, lr}
    2128:	2b00      	cmp	r3, #0
    212a:	d128      	bne.n	217e <__sinit+0x5a>
    212c:	6483      	str	r3, [r0, #72]	; 0x48
    212e:	64c3      	str	r3, [r0, #76]	; 0x4c
    2130:	6503      	str	r3, [r0, #80]	; 0x50
    2132:	4b13      	ldr	r3, [pc, #76]	; (2180 <__sinit+0x5c>)
    2134:	4a13      	ldr	r2, [pc, #76]	; (2184 <__sinit+0x60>)
    2136:	681b      	ldr	r3, [r3, #0]
    2138:	6282      	str	r2, [r0, #40]	; 0x28
    213a:	9301      	str	r3, [sp, #4]
    213c:	4298      	cmp	r0, r3
    213e:	d101      	bne.n	2144 <__sinit+0x20>
    2140:	2301      	movs	r3, #1
    2142:	6183      	str	r3, [r0, #24]
    2144:	1c04      	adds	r4, r0, #0
    2146:	f000 f81f 	bl	2188 <__sfp>
    214a:	6060      	str	r0, [r4, #4]
    214c:	1c20      	adds	r0, r4, #0
    214e:	f000 f81b 	bl	2188 <__sfp>
    2152:	60a0      	str	r0, [r4, #8]
    2154:	1c20      	adds	r0, r4, #0
    2156:	f000 f817 	bl	2188 <__sfp>
    215a:	2104      	movs	r1, #4
    215c:	60e0      	str	r0, [r4, #12]
    215e:	2200      	movs	r2, #0
    2160:	6860      	ldr	r0, [r4, #4]
    2162:	f7ff ffa5 	bl	20b0 <std.isra.0>
    2166:	68a0      	ldr	r0, [r4, #8]
    2168:	2109      	movs	r1, #9
    216a:	2201      	movs	r2, #1
    216c:	f7ff ffa0 	bl	20b0 <std.isra.0>
    2170:	68e0      	ldr	r0, [r4, #12]
    2172:	2112      	movs	r1, #18
    2174:	2202      	movs	r2, #2
    2176:	f7ff ff9b 	bl	20b0 <std.isra.0>
    217a:	2301      	movs	r3, #1
    217c:	61a3      	str	r3, [r4, #24]
    217e:	bd13      	pop	{r0, r1, r4, pc}
    2180:	00002e08 	.word	0x00002e08
    2184:	000020a1 	.word	0x000020a1

00002188 <__sfp>:
    2188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    218a:	4b1d      	ldr	r3, [pc, #116]	; (2200 <__sfp+0x78>)
    218c:	1c06      	adds	r6, r0, #0
    218e:	681d      	ldr	r5, [r3, #0]
    2190:	69ab      	ldr	r3, [r5, #24]
    2192:	2b00      	cmp	r3, #0
    2194:	d102      	bne.n	219c <__sfp+0x14>
    2196:	1c28      	adds	r0, r5, #0
    2198:	f7ff ffc4 	bl	2124 <__sinit>
    219c:	3548      	adds	r5, #72	; 0x48
    219e:	68ac      	ldr	r4, [r5, #8]
    21a0:	686b      	ldr	r3, [r5, #4]
    21a2:	3b01      	subs	r3, #1
    21a4:	d405      	bmi.n	21b2 <__sfp+0x2a>
    21a6:	220c      	movs	r2, #12
    21a8:	5ea7      	ldrsh	r7, [r4, r2]
    21aa:	2f00      	cmp	r7, #0
    21ac:	d010      	beq.n	21d0 <__sfp+0x48>
    21ae:	3468      	adds	r4, #104	; 0x68
    21b0:	e7f7      	b.n	21a2 <__sfp+0x1a>
    21b2:	682b      	ldr	r3, [r5, #0]
    21b4:	2b00      	cmp	r3, #0
    21b6:	d106      	bne.n	21c6 <__sfp+0x3e>
    21b8:	1c30      	adds	r0, r6, #0
    21ba:	2104      	movs	r1, #4
    21bc:	f7ff ff9c 	bl	20f8 <__sfmoreglue>
    21c0:	6028      	str	r0, [r5, #0]
    21c2:	2800      	cmp	r0, #0
    21c4:	d001      	beq.n	21ca <__sfp+0x42>
    21c6:	682d      	ldr	r5, [r5, #0]
    21c8:	e7e9      	b.n	219e <__sfp+0x16>
    21ca:	230c      	movs	r3, #12
    21cc:	6033      	str	r3, [r6, #0]
    21ce:	e016      	b.n	21fe <__sfp+0x76>
    21d0:	2301      	movs	r3, #1
    21d2:	1c20      	adds	r0, r4, #0
    21d4:	425b      	negs	r3, r3
    21d6:	81e3      	strh	r3, [r4, #14]
    21d8:	3302      	adds	r3, #2
    21da:	81a3      	strh	r3, [r4, #12]
    21dc:	6667      	str	r7, [r4, #100]	; 0x64
    21de:	6027      	str	r7, [r4, #0]
    21e0:	60a7      	str	r7, [r4, #8]
    21e2:	6067      	str	r7, [r4, #4]
    21e4:	6127      	str	r7, [r4, #16]
    21e6:	6167      	str	r7, [r4, #20]
    21e8:	61a7      	str	r7, [r4, #24]
    21ea:	305c      	adds	r0, #92	; 0x5c
    21ec:	1c39      	adds	r1, r7, #0
    21ee:	2208      	movs	r2, #8
    21f0:	f7ff fded 	bl	1dce <memset>
    21f4:	1c20      	adds	r0, r4, #0
    21f6:	6367      	str	r7, [r4, #52]	; 0x34
    21f8:	63a7      	str	r7, [r4, #56]	; 0x38
    21fa:	64a7      	str	r7, [r4, #72]	; 0x48
    21fc:	64e7      	str	r7, [r4, #76]	; 0x4c
    21fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2200:	00002e08 	.word	0x00002e08

00002204 <_fwalk_reent>:
    2204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2206:	1c04      	adds	r4, r0, #0
    2208:	1c07      	adds	r7, r0, #0
    220a:	2600      	movs	r6, #0
    220c:	9101      	str	r1, [sp, #4]
    220e:	3448      	adds	r4, #72	; 0x48
    2210:	2c00      	cmp	r4, #0
    2212:	d016      	beq.n	2242 <_fwalk_reent+0x3e>
    2214:	6863      	ldr	r3, [r4, #4]
    2216:	68a5      	ldr	r5, [r4, #8]
    2218:	9300      	str	r3, [sp, #0]
    221a:	9b00      	ldr	r3, [sp, #0]
    221c:	3b01      	subs	r3, #1
    221e:	9300      	str	r3, [sp, #0]
    2220:	d40d      	bmi.n	223e <_fwalk_reent+0x3a>
    2222:	89ab      	ldrh	r3, [r5, #12]
    2224:	2b01      	cmp	r3, #1
    2226:	d908      	bls.n	223a <_fwalk_reent+0x36>
    2228:	220e      	movs	r2, #14
    222a:	5eab      	ldrsh	r3, [r5, r2]
    222c:	3301      	adds	r3, #1
    222e:	d004      	beq.n	223a <_fwalk_reent+0x36>
    2230:	1c38      	adds	r0, r7, #0
    2232:	1c29      	adds	r1, r5, #0
    2234:	9b01      	ldr	r3, [sp, #4]
    2236:	4798      	blx	r3
    2238:	4306      	orrs	r6, r0
    223a:	3568      	adds	r5, #104	; 0x68
    223c:	e7ed      	b.n	221a <_fwalk_reent+0x16>
    223e:	6824      	ldr	r4, [r4, #0]
    2240:	e7e6      	b.n	2210 <_fwalk_reent+0xc>
    2242:	1c30      	adds	r0, r6, #0
    2244:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00002248 <malloc>:
    2248:	b508      	push	{r3, lr}
    224a:	4b03      	ldr	r3, [pc, #12]	; (2258 <malloc+0x10>)
    224c:	1c01      	adds	r1, r0, #0
    224e:	6818      	ldr	r0, [r3, #0]
    2250:	f000 f84a 	bl	22e8 <_malloc_r>
    2254:	bd08      	pop	{r3, pc}
    2256:	46c0      	nop			; (mov r8, r8)
    2258:	2000006c 	.word	0x2000006c

0000225c <_free_r>:
    225c:	b530      	push	{r4, r5, lr}
    225e:	2900      	cmp	r1, #0
    2260:	d03e      	beq.n	22e0 <_free_r+0x84>
    2262:	3904      	subs	r1, #4
    2264:	680b      	ldr	r3, [r1, #0]
    2266:	2b00      	cmp	r3, #0
    2268:	da00      	bge.n	226c <_free_r+0x10>
    226a:	18c9      	adds	r1, r1, r3
    226c:	4a1d      	ldr	r2, [pc, #116]	; (22e4 <_free_r+0x88>)
    226e:	6813      	ldr	r3, [r2, #0]
    2270:	1c14      	adds	r4, r2, #0
    2272:	2b00      	cmp	r3, #0
    2274:	d102      	bne.n	227c <_free_r+0x20>
    2276:	604b      	str	r3, [r1, #4]
    2278:	6011      	str	r1, [r2, #0]
    227a:	e031      	b.n	22e0 <_free_r+0x84>
    227c:	4299      	cmp	r1, r3
    227e:	d20d      	bcs.n	229c <_free_r+0x40>
    2280:	6808      	ldr	r0, [r1, #0]
    2282:	180a      	adds	r2, r1, r0
    2284:	429a      	cmp	r2, r3
    2286:	d103      	bne.n	2290 <_free_r+0x34>
    2288:	6813      	ldr	r3, [r2, #0]
    228a:	18c3      	adds	r3, r0, r3
    228c:	600b      	str	r3, [r1, #0]
    228e:	6853      	ldr	r3, [r2, #4]
    2290:	604b      	str	r3, [r1, #4]
    2292:	6021      	str	r1, [r4, #0]
    2294:	e024      	b.n	22e0 <_free_r+0x84>
    2296:	428a      	cmp	r2, r1
    2298:	d803      	bhi.n	22a2 <_free_r+0x46>
    229a:	1c13      	adds	r3, r2, #0
    229c:	685a      	ldr	r2, [r3, #4]
    229e:	2a00      	cmp	r2, #0
    22a0:	d1f9      	bne.n	2296 <_free_r+0x3a>
    22a2:	681d      	ldr	r5, [r3, #0]
    22a4:	195c      	adds	r4, r3, r5
    22a6:	428c      	cmp	r4, r1
    22a8:	d10b      	bne.n	22c2 <_free_r+0x66>
    22aa:	6809      	ldr	r1, [r1, #0]
    22ac:	1869      	adds	r1, r5, r1
    22ae:	1858      	adds	r0, r3, r1
    22b0:	6019      	str	r1, [r3, #0]
    22b2:	4290      	cmp	r0, r2
    22b4:	d114      	bne.n	22e0 <_free_r+0x84>
    22b6:	6810      	ldr	r0, [r2, #0]
    22b8:	6852      	ldr	r2, [r2, #4]
    22ba:	1809      	adds	r1, r1, r0
    22bc:	6019      	str	r1, [r3, #0]
    22be:	605a      	str	r2, [r3, #4]
    22c0:	e00e      	b.n	22e0 <_free_r+0x84>
    22c2:	428c      	cmp	r4, r1
    22c4:	d902      	bls.n	22cc <_free_r+0x70>
    22c6:	230c      	movs	r3, #12
    22c8:	6003      	str	r3, [r0, #0]
    22ca:	e009      	b.n	22e0 <_free_r+0x84>
    22cc:	6808      	ldr	r0, [r1, #0]
    22ce:	180c      	adds	r4, r1, r0
    22d0:	4294      	cmp	r4, r2
    22d2:	d103      	bne.n	22dc <_free_r+0x80>
    22d4:	6814      	ldr	r4, [r2, #0]
    22d6:	6852      	ldr	r2, [r2, #4]
    22d8:	1900      	adds	r0, r0, r4
    22da:	6008      	str	r0, [r1, #0]
    22dc:	604a      	str	r2, [r1, #4]
    22de:	6059      	str	r1, [r3, #4]
    22e0:	bd30      	pop	{r4, r5, pc}
    22e2:	46c0      	nop			; (mov r8, r8)
    22e4:	200001a4 	.word	0x200001a4

000022e8 <_malloc_r>:
    22e8:	2303      	movs	r3, #3
    22ea:	b570      	push	{r4, r5, r6, lr}
    22ec:	1ccc      	adds	r4, r1, #3
    22ee:	439c      	bics	r4, r3
    22f0:	3408      	adds	r4, #8
    22f2:	1c05      	adds	r5, r0, #0
    22f4:	2c0c      	cmp	r4, #12
    22f6:	d201      	bcs.n	22fc <_malloc_r+0x14>
    22f8:	240c      	movs	r4, #12
    22fa:	e005      	b.n	2308 <_malloc_r+0x20>
    22fc:	2c00      	cmp	r4, #0
    22fe:	da03      	bge.n	2308 <_malloc_r+0x20>
    2300:	230c      	movs	r3, #12
    2302:	2000      	movs	r0, #0
    2304:	602b      	str	r3, [r5, #0]
    2306:	e042      	b.n	238e <_malloc_r+0xa6>
    2308:	428c      	cmp	r4, r1
    230a:	d3f9      	bcc.n	2300 <_malloc_r+0x18>
    230c:	4a20      	ldr	r2, [pc, #128]	; (2390 <_malloc_r+0xa8>)
    230e:	6813      	ldr	r3, [r2, #0]
    2310:	1c10      	adds	r0, r2, #0
    2312:	1c19      	adds	r1, r3, #0
    2314:	2900      	cmp	r1, #0
    2316:	d013      	beq.n	2340 <_malloc_r+0x58>
    2318:	680a      	ldr	r2, [r1, #0]
    231a:	1b12      	subs	r2, r2, r4
    231c:	d40d      	bmi.n	233a <_malloc_r+0x52>
    231e:	2a0b      	cmp	r2, #11
    2320:	d902      	bls.n	2328 <_malloc_r+0x40>
    2322:	600a      	str	r2, [r1, #0]
    2324:	188b      	adds	r3, r1, r2
    2326:	e01f      	b.n	2368 <_malloc_r+0x80>
    2328:	428b      	cmp	r3, r1
    232a:	d102      	bne.n	2332 <_malloc_r+0x4a>
    232c:	685a      	ldr	r2, [r3, #4]
    232e:	6002      	str	r2, [r0, #0]
    2330:	e01b      	b.n	236a <_malloc_r+0x82>
    2332:	684a      	ldr	r2, [r1, #4]
    2334:	605a      	str	r2, [r3, #4]
    2336:	1c0b      	adds	r3, r1, #0
    2338:	e017      	b.n	236a <_malloc_r+0x82>
    233a:	1c0b      	adds	r3, r1, #0
    233c:	6849      	ldr	r1, [r1, #4]
    233e:	e7e9      	b.n	2314 <_malloc_r+0x2c>
    2340:	4e14      	ldr	r6, [pc, #80]	; (2394 <_malloc_r+0xac>)
    2342:	6833      	ldr	r3, [r6, #0]
    2344:	2b00      	cmp	r3, #0
    2346:	d103      	bne.n	2350 <_malloc_r+0x68>
    2348:	1c28      	adds	r0, r5, #0
    234a:	f000 fae3 	bl	2914 <_sbrk_r>
    234e:	6030      	str	r0, [r6, #0]
    2350:	1c28      	adds	r0, r5, #0
    2352:	1c21      	adds	r1, r4, #0
    2354:	f000 fade 	bl	2914 <_sbrk_r>
    2358:	1c03      	adds	r3, r0, #0
    235a:	1c42      	adds	r2, r0, #1
    235c:	d0d0      	beq.n	2300 <_malloc_r+0x18>
    235e:	2203      	movs	r2, #3
    2360:	1cc6      	adds	r6, r0, #3
    2362:	4396      	bics	r6, r2
    2364:	4286      	cmp	r6, r0
    2366:	d10a      	bne.n	237e <_malloc_r+0x96>
    2368:	601c      	str	r4, [r3, #0]
    236a:	1c18      	adds	r0, r3, #0
    236c:	2107      	movs	r1, #7
    236e:	300b      	adds	r0, #11
    2370:	1d1a      	adds	r2, r3, #4
    2372:	4388      	bics	r0, r1
    2374:	1a82      	subs	r2, r0, r2
    2376:	d00a      	beq.n	238e <_malloc_r+0xa6>
    2378:	4251      	negs	r1, r2
    237a:	5099      	str	r1, [r3, r2]
    237c:	e007      	b.n	238e <_malloc_r+0xa6>
    237e:	1a31      	subs	r1, r6, r0
    2380:	1c28      	adds	r0, r5, #0
    2382:	f000 fac7 	bl	2914 <_sbrk_r>
    2386:	1c43      	adds	r3, r0, #1
    2388:	d0ba      	beq.n	2300 <_malloc_r+0x18>
    238a:	1c33      	adds	r3, r6, #0
    238c:	e7ec      	b.n	2368 <_malloc_r+0x80>
    238e:	bd70      	pop	{r4, r5, r6, pc}
    2390:	200001a4 	.word	0x200001a4
    2394:	200001a0 	.word	0x200001a0

00002398 <__sfputc_r>:
    2398:	6893      	ldr	r3, [r2, #8]
    239a:	b510      	push	{r4, lr}
    239c:	3b01      	subs	r3, #1
    239e:	6093      	str	r3, [r2, #8]
    23a0:	2b00      	cmp	r3, #0
    23a2:	da05      	bge.n	23b0 <__sfputc_r+0x18>
    23a4:	6994      	ldr	r4, [r2, #24]
    23a6:	42a3      	cmp	r3, r4
    23a8:	db08      	blt.n	23bc <__sfputc_r+0x24>
    23aa:	b2cb      	uxtb	r3, r1
    23ac:	2b0a      	cmp	r3, #10
    23ae:	d005      	beq.n	23bc <__sfputc_r+0x24>
    23b0:	6813      	ldr	r3, [r2, #0]
    23b2:	1c58      	adds	r0, r3, #1
    23b4:	6010      	str	r0, [r2, #0]
    23b6:	7019      	strb	r1, [r3, #0]
    23b8:	b2c8      	uxtb	r0, r1
    23ba:	e001      	b.n	23c0 <__sfputc_r+0x28>
    23bc:	f000 fb08 	bl	29d0 <__swbuf_r>
    23c0:	bd10      	pop	{r4, pc}

000023c2 <__sfputs_r>:
    23c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23c4:	1c06      	adds	r6, r0, #0
    23c6:	1c0f      	adds	r7, r1, #0
    23c8:	1c14      	adds	r4, r2, #0
    23ca:	18d5      	adds	r5, r2, r3
    23cc:	42ac      	cmp	r4, r5
    23ce:	d008      	beq.n	23e2 <__sfputs_r+0x20>
    23d0:	7821      	ldrb	r1, [r4, #0]
    23d2:	1c30      	adds	r0, r6, #0
    23d4:	1c3a      	adds	r2, r7, #0
    23d6:	f7ff ffdf 	bl	2398 <__sfputc_r>
    23da:	3401      	adds	r4, #1
    23dc:	1c43      	adds	r3, r0, #1
    23de:	d1f5      	bne.n	23cc <__sfputs_r+0xa>
    23e0:	e000      	b.n	23e4 <__sfputs_r+0x22>
    23e2:	2000      	movs	r0, #0
    23e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000023e8 <_vfiprintf_r>:
    23e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    23ea:	b09f      	sub	sp, #124	; 0x7c
    23ec:	1c06      	adds	r6, r0, #0
    23ee:	1c0f      	adds	r7, r1, #0
    23f0:	9202      	str	r2, [sp, #8]
    23f2:	9305      	str	r3, [sp, #20]
    23f4:	2800      	cmp	r0, #0
    23f6:	d004      	beq.n	2402 <_vfiprintf_r+0x1a>
    23f8:	6983      	ldr	r3, [r0, #24]
    23fa:	2b00      	cmp	r3, #0
    23fc:	d101      	bne.n	2402 <_vfiprintf_r+0x1a>
    23fe:	f7ff fe91 	bl	2124 <__sinit>
    2402:	4b79      	ldr	r3, [pc, #484]	; (25e8 <_vfiprintf_r+0x200>)
    2404:	429f      	cmp	r7, r3
    2406:	d101      	bne.n	240c <_vfiprintf_r+0x24>
    2408:	6877      	ldr	r7, [r6, #4]
    240a:	e008      	b.n	241e <_vfiprintf_r+0x36>
    240c:	4b77      	ldr	r3, [pc, #476]	; (25ec <_vfiprintf_r+0x204>)
    240e:	429f      	cmp	r7, r3
    2410:	d101      	bne.n	2416 <_vfiprintf_r+0x2e>
    2412:	68b7      	ldr	r7, [r6, #8]
    2414:	e003      	b.n	241e <_vfiprintf_r+0x36>
    2416:	4b76      	ldr	r3, [pc, #472]	; (25f0 <_vfiprintf_r+0x208>)
    2418:	429f      	cmp	r7, r3
    241a:	d100      	bne.n	241e <_vfiprintf_r+0x36>
    241c:	68f7      	ldr	r7, [r6, #12]
    241e:	89bb      	ldrh	r3, [r7, #12]
    2420:	071b      	lsls	r3, r3, #28
    2422:	d50a      	bpl.n	243a <_vfiprintf_r+0x52>
    2424:	693b      	ldr	r3, [r7, #16]
    2426:	2b00      	cmp	r3, #0
    2428:	d007      	beq.n	243a <_vfiprintf_r+0x52>
    242a:	2300      	movs	r3, #0
    242c:	ad06      	add	r5, sp, #24
    242e:	616b      	str	r3, [r5, #20]
    2430:	3320      	adds	r3, #32
    2432:	766b      	strb	r3, [r5, #25]
    2434:	3310      	adds	r3, #16
    2436:	76ab      	strb	r3, [r5, #26]
    2438:	e03d      	b.n	24b6 <_vfiprintf_r+0xce>
    243a:	1c30      	adds	r0, r6, #0
    243c:	1c39      	adds	r1, r7, #0
    243e:	f000 fb33 	bl	2aa8 <__swsetup_r>
    2442:	2800      	cmp	r0, #0
    2444:	d0f1      	beq.n	242a <_vfiprintf_r+0x42>
    2446:	2001      	movs	r0, #1
    2448:	4240      	negs	r0, r0
    244a:	e0ca      	b.n	25e2 <_vfiprintf_r+0x1fa>
    244c:	9a05      	ldr	r2, [sp, #20]
    244e:	1d11      	adds	r1, r2, #4
    2450:	6812      	ldr	r2, [r2, #0]
    2452:	9105      	str	r1, [sp, #20]
    2454:	2a00      	cmp	r2, #0
    2456:	db7e      	blt.n	2556 <_vfiprintf_r+0x16e>
    2458:	9209      	str	r2, [sp, #36]	; 0x24
    245a:	3401      	adds	r4, #1
    245c:	7823      	ldrb	r3, [r4, #0]
    245e:	2b2e      	cmp	r3, #46	; 0x2e
    2460:	d100      	bne.n	2464 <_vfiprintf_r+0x7c>
    2462:	e089      	b.n	2578 <_vfiprintf_r+0x190>
    2464:	7821      	ldrb	r1, [r4, #0]
    2466:	4863      	ldr	r0, [pc, #396]	; (25f4 <_vfiprintf_r+0x20c>)
    2468:	2203      	movs	r2, #3
    246a:	f000 fc0f 	bl	2c8c <memchr>
    246e:	2800      	cmp	r0, #0
    2470:	d008      	beq.n	2484 <_vfiprintf_r+0x9c>
    2472:	4b60      	ldr	r3, [pc, #384]	; (25f4 <_vfiprintf_r+0x20c>)
    2474:	3401      	adds	r4, #1
    2476:	1ac0      	subs	r0, r0, r3
    2478:	2340      	movs	r3, #64	; 0x40
    247a:	4083      	lsls	r3, r0
    247c:	1c18      	adds	r0, r3, #0
    247e:	682b      	ldr	r3, [r5, #0]
    2480:	4318      	orrs	r0, r3
    2482:	6028      	str	r0, [r5, #0]
    2484:	7821      	ldrb	r1, [r4, #0]
    2486:	1c63      	adds	r3, r4, #1
    2488:	485b      	ldr	r0, [pc, #364]	; (25f8 <_vfiprintf_r+0x210>)
    248a:	2206      	movs	r2, #6
    248c:	9302      	str	r3, [sp, #8]
    248e:	7629      	strb	r1, [r5, #24]
    2490:	f000 fbfc 	bl	2c8c <memchr>
    2494:	2800      	cmp	r0, #0
    2496:	d100      	bne.n	249a <_vfiprintf_r+0xb2>
    2498:	e091      	b.n	25be <_vfiprintf_r+0x1d6>
    249a:	4b58      	ldr	r3, [pc, #352]	; (25fc <_vfiprintf_r+0x214>)
    249c:	2b00      	cmp	r3, #0
    249e:	d000      	beq.n	24a2 <_vfiprintf_r+0xba>
    24a0:	e084      	b.n	25ac <_vfiprintf_r+0x1c4>
    24a2:	2207      	movs	r2, #7
    24a4:	9b05      	ldr	r3, [sp, #20]
    24a6:	3307      	adds	r3, #7
    24a8:	4393      	bics	r3, r2
    24aa:	3308      	adds	r3, #8
    24ac:	9305      	str	r3, [sp, #20]
    24ae:	696b      	ldr	r3, [r5, #20]
    24b0:	9a03      	ldr	r2, [sp, #12]
    24b2:	189b      	adds	r3, r3, r2
    24b4:	616b      	str	r3, [r5, #20]
    24b6:	9c02      	ldr	r4, [sp, #8]
    24b8:	7823      	ldrb	r3, [r4, #0]
    24ba:	2b00      	cmp	r3, #0
    24bc:	d104      	bne.n	24c8 <_vfiprintf_r+0xe0>
    24be:	9b02      	ldr	r3, [sp, #8]
    24c0:	1ae3      	subs	r3, r4, r3
    24c2:	9304      	str	r3, [sp, #16]
    24c4:	d011      	beq.n	24ea <_vfiprintf_r+0x102>
    24c6:	e003      	b.n	24d0 <_vfiprintf_r+0xe8>
    24c8:	2b25      	cmp	r3, #37	; 0x25
    24ca:	d0f8      	beq.n	24be <_vfiprintf_r+0xd6>
    24cc:	3401      	adds	r4, #1
    24ce:	e7f3      	b.n	24b8 <_vfiprintf_r+0xd0>
    24d0:	9b04      	ldr	r3, [sp, #16]
    24d2:	1c30      	adds	r0, r6, #0
    24d4:	1c39      	adds	r1, r7, #0
    24d6:	9a02      	ldr	r2, [sp, #8]
    24d8:	f7ff ff73 	bl	23c2 <__sfputs_r>
    24dc:	1c43      	adds	r3, r0, #1
    24de:	d07b      	beq.n	25d8 <_vfiprintf_r+0x1f0>
    24e0:	696a      	ldr	r2, [r5, #20]
    24e2:	9b04      	ldr	r3, [sp, #16]
    24e4:	4694      	mov	ip, r2
    24e6:	4463      	add	r3, ip
    24e8:	616b      	str	r3, [r5, #20]
    24ea:	7823      	ldrb	r3, [r4, #0]
    24ec:	2b00      	cmp	r3, #0
    24ee:	d073      	beq.n	25d8 <_vfiprintf_r+0x1f0>
    24f0:	2201      	movs	r2, #1
    24f2:	2300      	movs	r3, #0
    24f4:	4252      	negs	r2, r2
    24f6:	606a      	str	r2, [r5, #4]
    24f8:	a902      	add	r1, sp, #8
    24fa:	3254      	adds	r2, #84	; 0x54
    24fc:	1852      	adds	r2, r2, r1
    24fe:	3401      	adds	r4, #1
    2500:	602b      	str	r3, [r5, #0]
    2502:	60eb      	str	r3, [r5, #12]
    2504:	60ab      	str	r3, [r5, #8]
    2506:	7013      	strb	r3, [r2, #0]
    2508:	65ab      	str	r3, [r5, #88]	; 0x58
    250a:	7821      	ldrb	r1, [r4, #0]
    250c:	483c      	ldr	r0, [pc, #240]	; (2600 <_vfiprintf_r+0x218>)
    250e:	2205      	movs	r2, #5
    2510:	f000 fbbc 	bl	2c8c <memchr>
    2514:	2800      	cmp	r0, #0
    2516:	d009      	beq.n	252c <_vfiprintf_r+0x144>
    2518:	4b39      	ldr	r3, [pc, #228]	; (2600 <_vfiprintf_r+0x218>)
    251a:	3401      	adds	r4, #1
    251c:	1ac0      	subs	r0, r0, r3
    251e:	2301      	movs	r3, #1
    2520:	4083      	lsls	r3, r0
    2522:	1c18      	adds	r0, r3, #0
    2524:	682b      	ldr	r3, [r5, #0]
    2526:	4318      	orrs	r0, r3
    2528:	6028      	str	r0, [r5, #0]
    252a:	e7ee      	b.n	250a <_vfiprintf_r+0x122>
    252c:	682b      	ldr	r3, [r5, #0]
    252e:	06da      	lsls	r2, r3, #27
    2530:	d504      	bpl.n	253c <_vfiprintf_r+0x154>
    2532:	2253      	movs	r2, #83	; 0x53
    2534:	2120      	movs	r1, #32
    2536:	a802      	add	r0, sp, #8
    2538:	1812      	adds	r2, r2, r0
    253a:	7011      	strb	r1, [r2, #0]
    253c:	071a      	lsls	r2, r3, #28
    253e:	d504      	bpl.n	254a <_vfiprintf_r+0x162>
    2540:	2253      	movs	r2, #83	; 0x53
    2542:	212b      	movs	r1, #43	; 0x2b
    2544:	a802      	add	r0, sp, #8
    2546:	1812      	adds	r2, r2, r0
    2548:	7011      	strb	r1, [r2, #0]
    254a:	7822      	ldrb	r2, [r4, #0]
    254c:	2a2a      	cmp	r2, #42	; 0x2a
    254e:	d100      	bne.n	2552 <_vfiprintf_r+0x16a>
    2550:	e77c      	b.n	244c <_vfiprintf_r+0x64>
    2552:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2554:	e005      	b.n	2562 <_vfiprintf_r+0x17a>
    2556:	4252      	negs	r2, r2
    2558:	60ea      	str	r2, [r5, #12]
    255a:	2202      	movs	r2, #2
    255c:	4313      	orrs	r3, r2
    255e:	602b      	str	r3, [r5, #0]
    2560:	e77b      	b.n	245a <_vfiprintf_r+0x72>
    2562:	7822      	ldrb	r2, [r4, #0]
    2564:	3a30      	subs	r2, #48	; 0x30
    2566:	2a09      	cmp	r2, #9
    2568:	d804      	bhi.n	2574 <_vfiprintf_r+0x18c>
    256a:	210a      	movs	r1, #10
    256c:	434b      	muls	r3, r1
    256e:	3401      	adds	r4, #1
    2570:	189b      	adds	r3, r3, r2
    2572:	e7f6      	b.n	2562 <_vfiprintf_r+0x17a>
    2574:	9309      	str	r3, [sp, #36]	; 0x24
    2576:	e771      	b.n	245c <_vfiprintf_r+0x74>
    2578:	7863      	ldrb	r3, [r4, #1]
    257a:	2b2a      	cmp	r3, #42	; 0x2a
    257c:	d109      	bne.n	2592 <_vfiprintf_r+0x1aa>
    257e:	9b05      	ldr	r3, [sp, #20]
    2580:	3402      	adds	r4, #2
    2582:	1d1a      	adds	r2, r3, #4
    2584:	681b      	ldr	r3, [r3, #0]
    2586:	9205      	str	r2, [sp, #20]
    2588:	2b00      	cmp	r3, #0
    258a:	da0d      	bge.n	25a8 <_vfiprintf_r+0x1c0>
    258c:	2301      	movs	r3, #1
    258e:	425b      	negs	r3, r3
    2590:	e00a      	b.n	25a8 <_vfiprintf_r+0x1c0>
    2592:	2300      	movs	r3, #0
    2594:	3401      	adds	r4, #1
    2596:	7822      	ldrb	r2, [r4, #0]
    2598:	3a30      	subs	r2, #48	; 0x30
    259a:	2a09      	cmp	r2, #9
    259c:	d804      	bhi.n	25a8 <_vfiprintf_r+0x1c0>
    259e:	210a      	movs	r1, #10
    25a0:	434b      	muls	r3, r1
    25a2:	3401      	adds	r4, #1
    25a4:	189b      	adds	r3, r3, r2
    25a6:	e7f6      	b.n	2596 <_vfiprintf_r+0x1ae>
    25a8:	9307      	str	r3, [sp, #28]
    25aa:	e75b      	b.n	2464 <_vfiprintf_r+0x7c>
    25ac:	ab05      	add	r3, sp, #20
    25ae:	9300      	str	r3, [sp, #0]
    25b0:	1c30      	adds	r0, r6, #0
    25b2:	1c29      	adds	r1, r5, #0
    25b4:	1c3a      	adds	r2, r7, #0
    25b6:	4b13      	ldr	r3, [pc, #76]	; (2604 <_vfiprintf_r+0x21c>)
    25b8:	e000      	b.n	25bc <_vfiprintf_r+0x1d4>
    25ba:	bf00      	nop
    25bc:	e007      	b.n	25ce <_vfiprintf_r+0x1e6>
    25be:	ab05      	add	r3, sp, #20
    25c0:	9300      	str	r3, [sp, #0]
    25c2:	1c30      	adds	r0, r6, #0
    25c4:	1c29      	adds	r1, r5, #0
    25c6:	1c3a      	adds	r2, r7, #0
    25c8:	4b0e      	ldr	r3, [pc, #56]	; (2604 <_vfiprintf_r+0x21c>)
    25ca:	f000 f88b 	bl	26e4 <_printf_i>
    25ce:	9003      	str	r0, [sp, #12]
    25d0:	9b03      	ldr	r3, [sp, #12]
    25d2:	3301      	adds	r3, #1
    25d4:	d000      	beq.n	25d8 <_vfiprintf_r+0x1f0>
    25d6:	e76a      	b.n	24ae <_vfiprintf_r+0xc6>
    25d8:	89bb      	ldrh	r3, [r7, #12]
    25da:	065b      	lsls	r3, r3, #25
    25dc:	d500      	bpl.n	25e0 <_vfiprintf_r+0x1f8>
    25de:	e732      	b.n	2446 <_vfiprintf_r+0x5e>
    25e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    25e2:	b01f      	add	sp, #124	; 0x7c
    25e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25e6:	46c0      	nop			; (mov r8, r8)
    25e8:	00002e0c 	.word	0x00002e0c
    25ec:	00002e2c 	.word	0x00002e2c
    25f0:	00002e4c 	.word	0x00002e4c
    25f4:	00002e72 	.word	0x00002e72
    25f8:	00002e76 	.word	0x00002e76
    25fc:	00000000 	.word	0x00000000
    2600:	00002e6c 	.word	0x00002e6c
    2604:	000023c3 	.word	0x000023c3

00002608 <_printf_common>:
    2608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    260a:	1c17      	adds	r7, r2, #0
    260c:	9301      	str	r3, [sp, #4]
    260e:	690a      	ldr	r2, [r1, #16]
    2610:	688b      	ldr	r3, [r1, #8]
    2612:	9000      	str	r0, [sp, #0]
    2614:	1c0c      	adds	r4, r1, #0
    2616:	4293      	cmp	r3, r2
    2618:	da00      	bge.n	261c <_printf_common+0x14>
    261a:	1c13      	adds	r3, r2, #0
    261c:	1c22      	adds	r2, r4, #0
    261e:	603b      	str	r3, [r7, #0]
    2620:	3243      	adds	r2, #67	; 0x43
    2622:	7812      	ldrb	r2, [r2, #0]
    2624:	2a00      	cmp	r2, #0
    2626:	d001      	beq.n	262c <_printf_common+0x24>
    2628:	3301      	adds	r3, #1
    262a:	603b      	str	r3, [r7, #0]
    262c:	6823      	ldr	r3, [r4, #0]
    262e:	069b      	lsls	r3, r3, #26
    2630:	d502      	bpl.n	2638 <_printf_common+0x30>
    2632:	683b      	ldr	r3, [r7, #0]
    2634:	3302      	adds	r3, #2
    2636:	603b      	str	r3, [r7, #0]
    2638:	2506      	movs	r5, #6
    263a:	6823      	ldr	r3, [r4, #0]
    263c:	401d      	ands	r5, r3
    263e:	d01e      	beq.n	267e <_printf_common+0x76>
    2640:	1c23      	adds	r3, r4, #0
    2642:	3343      	adds	r3, #67	; 0x43
    2644:	781b      	ldrb	r3, [r3, #0]
    2646:	1e5a      	subs	r2, r3, #1
    2648:	4193      	sbcs	r3, r2
    264a:	6822      	ldr	r2, [r4, #0]
    264c:	0692      	lsls	r2, r2, #26
    264e:	d51c      	bpl.n	268a <_printf_common+0x82>
    2650:	2030      	movs	r0, #48	; 0x30
    2652:	18e1      	adds	r1, r4, r3
    2654:	3140      	adds	r1, #64	; 0x40
    2656:	70c8      	strb	r0, [r1, #3]
    2658:	1c21      	adds	r1, r4, #0
    265a:	1c5a      	adds	r2, r3, #1
    265c:	3145      	adds	r1, #69	; 0x45
    265e:	7809      	ldrb	r1, [r1, #0]
    2660:	18a2      	adds	r2, r4, r2
    2662:	3240      	adds	r2, #64	; 0x40
    2664:	3302      	adds	r3, #2
    2666:	70d1      	strb	r1, [r2, #3]
    2668:	e00f      	b.n	268a <_printf_common+0x82>
    266a:	1c22      	adds	r2, r4, #0
    266c:	2301      	movs	r3, #1
    266e:	9800      	ldr	r0, [sp, #0]
    2670:	9901      	ldr	r1, [sp, #4]
    2672:	3219      	adds	r2, #25
    2674:	9e08      	ldr	r6, [sp, #32]
    2676:	47b0      	blx	r6
    2678:	1c43      	adds	r3, r0, #1
    267a:	d00e      	beq.n	269a <_printf_common+0x92>
    267c:	3501      	adds	r5, #1
    267e:	68e3      	ldr	r3, [r4, #12]
    2680:	683a      	ldr	r2, [r7, #0]
    2682:	1a9b      	subs	r3, r3, r2
    2684:	429d      	cmp	r5, r3
    2686:	dbf0      	blt.n	266a <_printf_common+0x62>
    2688:	e7da      	b.n	2640 <_printf_common+0x38>
    268a:	1c22      	adds	r2, r4, #0
    268c:	9800      	ldr	r0, [sp, #0]
    268e:	9901      	ldr	r1, [sp, #4]
    2690:	3243      	adds	r2, #67	; 0x43
    2692:	9d08      	ldr	r5, [sp, #32]
    2694:	47a8      	blx	r5
    2696:	1c43      	adds	r3, r0, #1
    2698:	d102      	bne.n	26a0 <_printf_common+0x98>
    269a:	2001      	movs	r0, #1
    269c:	4240      	negs	r0, r0
    269e:	e020      	b.n	26e2 <_printf_common+0xda>
    26a0:	2306      	movs	r3, #6
    26a2:	6820      	ldr	r0, [r4, #0]
    26a4:	68e1      	ldr	r1, [r4, #12]
    26a6:	683a      	ldr	r2, [r7, #0]
    26a8:	4003      	ands	r3, r0
    26aa:	2500      	movs	r5, #0
    26ac:	2b04      	cmp	r3, #4
    26ae:	d103      	bne.n	26b8 <_printf_common+0xb0>
    26b0:	1a8d      	subs	r5, r1, r2
    26b2:	43eb      	mvns	r3, r5
    26b4:	17db      	asrs	r3, r3, #31
    26b6:	401d      	ands	r5, r3
    26b8:	68a3      	ldr	r3, [r4, #8]
    26ba:	6922      	ldr	r2, [r4, #16]
    26bc:	4293      	cmp	r3, r2
    26be:	dd01      	ble.n	26c4 <_printf_common+0xbc>
    26c0:	1a9b      	subs	r3, r3, r2
    26c2:	18ed      	adds	r5, r5, r3
    26c4:	2700      	movs	r7, #0
    26c6:	42af      	cmp	r7, r5
    26c8:	da0a      	bge.n	26e0 <_printf_common+0xd8>
    26ca:	1c22      	adds	r2, r4, #0
    26cc:	2301      	movs	r3, #1
    26ce:	9800      	ldr	r0, [sp, #0]
    26d0:	9901      	ldr	r1, [sp, #4]
    26d2:	321a      	adds	r2, #26
    26d4:	9e08      	ldr	r6, [sp, #32]
    26d6:	47b0      	blx	r6
    26d8:	1c43      	adds	r3, r0, #1
    26da:	d0de      	beq.n	269a <_printf_common+0x92>
    26dc:	3701      	adds	r7, #1
    26de:	e7f2      	b.n	26c6 <_printf_common+0xbe>
    26e0:	2000      	movs	r0, #0
    26e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000026e4 <_printf_i>:
    26e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    26e6:	b08b      	sub	sp, #44	; 0x2c
    26e8:	9206      	str	r2, [sp, #24]
    26ea:	1c0a      	adds	r2, r1, #0
    26ec:	3243      	adds	r2, #67	; 0x43
    26ee:	9307      	str	r3, [sp, #28]
    26f0:	9005      	str	r0, [sp, #20]
    26f2:	9204      	str	r2, [sp, #16]
    26f4:	7e0a      	ldrb	r2, [r1, #24]
    26f6:	1c0c      	adds	r4, r1, #0
    26f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
    26fa:	2a6e      	cmp	r2, #110	; 0x6e
    26fc:	d100      	bne.n	2700 <_printf_i+0x1c>
    26fe:	e0a8      	b.n	2852 <_printf_i+0x16e>
    2700:	d811      	bhi.n	2726 <_printf_i+0x42>
    2702:	2a63      	cmp	r2, #99	; 0x63
    2704:	d022      	beq.n	274c <_printf_i+0x68>
    2706:	d809      	bhi.n	271c <_printf_i+0x38>
    2708:	2a00      	cmp	r2, #0
    270a:	d100      	bne.n	270e <_printf_i+0x2a>
    270c:	e0b2      	b.n	2874 <_printf_i+0x190>
    270e:	2a58      	cmp	r2, #88	; 0x58
    2710:	d000      	beq.n	2714 <_printf_i+0x30>
    2712:	e0c2      	b.n	289a <_printf_i+0x1b6>
    2714:	3145      	adds	r1, #69	; 0x45
    2716:	700a      	strb	r2, [r1, #0]
    2718:	4a7c      	ldr	r2, [pc, #496]	; (290c <_printf_i+0x228>)
    271a:	e04f      	b.n	27bc <_printf_i+0xd8>
    271c:	2a64      	cmp	r2, #100	; 0x64
    271e:	d01d      	beq.n	275c <_printf_i+0x78>
    2720:	2a69      	cmp	r2, #105	; 0x69
    2722:	d01b      	beq.n	275c <_printf_i+0x78>
    2724:	e0b9      	b.n	289a <_printf_i+0x1b6>
    2726:	2a73      	cmp	r2, #115	; 0x73
    2728:	d100      	bne.n	272c <_printf_i+0x48>
    272a:	e0a7      	b.n	287c <_printf_i+0x198>
    272c:	d809      	bhi.n	2742 <_printf_i+0x5e>
    272e:	2a6f      	cmp	r2, #111	; 0x6f
    2730:	d029      	beq.n	2786 <_printf_i+0xa2>
    2732:	2a70      	cmp	r2, #112	; 0x70
    2734:	d000      	beq.n	2738 <_printf_i+0x54>
    2736:	e0b0      	b.n	289a <_printf_i+0x1b6>
    2738:	2220      	movs	r2, #32
    273a:	6809      	ldr	r1, [r1, #0]
    273c:	430a      	orrs	r2, r1
    273e:	6022      	str	r2, [r4, #0]
    2740:	e037      	b.n	27b2 <_printf_i+0xce>
    2742:	2a75      	cmp	r2, #117	; 0x75
    2744:	d01f      	beq.n	2786 <_printf_i+0xa2>
    2746:	2a78      	cmp	r2, #120	; 0x78
    2748:	d033      	beq.n	27b2 <_printf_i+0xce>
    274a:	e0a6      	b.n	289a <_printf_i+0x1b6>
    274c:	1c0e      	adds	r6, r1, #0
    274e:	681a      	ldr	r2, [r3, #0]
    2750:	3642      	adds	r6, #66	; 0x42
    2752:	1d11      	adds	r1, r2, #4
    2754:	6019      	str	r1, [r3, #0]
    2756:	6813      	ldr	r3, [r2, #0]
    2758:	7033      	strb	r3, [r6, #0]
    275a:	e0a1      	b.n	28a0 <_printf_i+0x1bc>
    275c:	6821      	ldr	r1, [r4, #0]
    275e:	681a      	ldr	r2, [r3, #0]
    2760:	0608      	lsls	r0, r1, #24
    2762:	d406      	bmi.n	2772 <_printf_i+0x8e>
    2764:	0649      	lsls	r1, r1, #25
    2766:	d504      	bpl.n	2772 <_printf_i+0x8e>
    2768:	1d11      	adds	r1, r2, #4
    276a:	6019      	str	r1, [r3, #0]
    276c:	2300      	movs	r3, #0
    276e:	5ed5      	ldrsh	r5, [r2, r3]
    2770:	e002      	b.n	2778 <_printf_i+0x94>
    2772:	1d11      	adds	r1, r2, #4
    2774:	6019      	str	r1, [r3, #0]
    2776:	6815      	ldr	r5, [r2, #0]
    2778:	2d00      	cmp	r5, #0
    277a:	da3b      	bge.n	27f4 <_printf_i+0x110>
    277c:	232d      	movs	r3, #45	; 0x2d
    277e:	9a04      	ldr	r2, [sp, #16]
    2780:	426d      	negs	r5, r5
    2782:	7013      	strb	r3, [r2, #0]
    2784:	e036      	b.n	27f4 <_printf_i+0x110>
    2786:	6821      	ldr	r1, [r4, #0]
    2788:	681a      	ldr	r2, [r3, #0]
    278a:	0608      	lsls	r0, r1, #24
    278c:	d406      	bmi.n	279c <_printf_i+0xb8>
    278e:	0649      	lsls	r1, r1, #25
    2790:	d504      	bpl.n	279c <_printf_i+0xb8>
    2792:	6815      	ldr	r5, [r2, #0]
    2794:	1d11      	adds	r1, r2, #4
    2796:	6019      	str	r1, [r3, #0]
    2798:	b2ad      	uxth	r5, r5
    279a:	e002      	b.n	27a2 <_printf_i+0xbe>
    279c:	1d11      	adds	r1, r2, #4
    279e:	6019      	str	r1, [r3, #0]
    27a0:	6815      	ldr	r5, [r2, #0]
    27a2:	4b5a      	ldr	r3, [pc, #360]	; (290c <_printf_i+0x228>)
    27a4:	7e22      	ldrb	r2, [r4, #24]
    27a6:	9303      	str	r3, [sp, #12]
    27a8:	270a      	movs	r7, #10
    27aa:	2a6f      	cmp	r2, #111	; 0x6f
    27ac:	d11d      	bne.n	27ea <_printf_i+0x106>
    27ae:	2708      	movs	r7, #8
    27b0:	e01b      	b.n	27ea <_printf_i+0x106>
    27b2:	1c22      	adds	r2, r4, #0
    27b4:	2178      	movs	r1, #120	; 0x78
    27b6:	3245      	adds	r2, #69	; 0x45
    27b8:	7011      	strb	r1, [r2, #0]
    27ba:	4a55      	ldr	r2, [pc, #340]	; (2910 <_printf_i+0x22c>)
    27bc:	6819      	ldr	r1, [r3, #0]
    27be:	9203      	str	r2, [sp, #12]
    27c0:	1d08      	adds	r0, r1, #4
    27c2:	6822      	ldr	r2, [r4, #0]
    27c4:	6018      	str	r0, [r3, #0]
    27c6:	680d      	ldr	r5, [r1, #0]
    27c8:	0610      	lsls	r0, r2, #24
    27ca:	d402      	bmi.n	27d2 <_printf_i+0xee>
    27cc:	0650      	lsls	r0, r2, #25
    27ce:	d500      	bpl.n	27d2 <_printf_i+0xee>
    27d0:	b2ad      	uxth	r5, r5
    27d2:	07d3      	lsls	r3, r2, #31
    27d4:	d502      	bpl.n	27dc <_printf_i+0xf8>
    27d6:	2320      	movs	r3, #32
    27d8:	431a      	orrs	r2, r3
    27da:	6022      	str	r2, [r4, #0]
    27dc:	2710      	movs	r7, #16
    27de:	2d00      	cmp	r5, #0
    27e0:	d103      	bne.n	27ea <_printf_i+0x106>
    27e2:	2320      	movs	r3, #32
    27e4:	6822      	ldr	r2, [r4, #0]
    27e6:	439a      	bics	r2, r3
    27e8:	6022      	str	r2, [r4, #0]
    27ea:	1c23      	adds	r3, r4, #0
    27ec:	2200      	movs	r2, #0
    27ee:	3343      	adds	r3, #67	; 0x43
    27f0:	701a      	strb	r2, [r3, #0]
    27f2:	e002      	b.n	27fa <_printf_i+0x116>
    27f4:	270a      	movs	r7, #10
    27f6:	4b45      	ldr	r3, [pc, #276]	; (290c <_printf_i+0x228>)
    27f8:	9303      	str	r3, [sp, #12]
    27fa:	6863      	ldr	r3, [r4, #4]
    27fc:	60a3      	str	r3, [r4, #8]
    27fe:	2b00      	cmp	r3, #0
    2800:	db03      	blt.n	280a <_printf_i+0x126>
    2802:	2204      	movs	r2, #4
    2804:	6821      	ldr	r1, [r4, #0]
    2806:	4391      	bics	r1, r2
    2808:	6021      	str	r1, [r4, #0]
    280a:	2d00      	cmp	r5, #0
    280c:	d102      	bne.n	2814 <_printf_i+0x130>
    280e:	9e04      	ldr	r6, [sp, #16]
    2810:	2b00      	cmp	r3, #0
    2812:	d00e      	beq.n	2832 <_printf_i+0x14e>
    2814:	9e04      	ldr	r6, [sp, #16]
    2816:	1c28      	adds	r0, r5, #0
    2818:	1c39      	adds	r1, r7, #0
    281a:	f7ff fa73 	bl	1d04 <__aeabi_uidivmod>
    281e:	9b03      	ldr	r3, [sp, #12]
    2820:	3e01      	subs	r6, #1
    2822:	5c5b      	ldrb	r3, [r3, r1]
    2824:	1c28      	adds	r0, r5, #0
    2826:	7033      	strb	r3, [r6, #0]
    2828:	1c39      	adds	r1, r7, #0
    282a:	f7ff f9e5 	bl	1bf8 <__aeabi_uidiv>
    282e:	1e05      	subs	r5, r0, #0
    2830:	d1f1      	bne.n	2816 <_printf_i+0x132>
    2832:	2f08      	cmp	r7, #8
    2834:	d109      	bne.n	284a <_printf_i+0x166>
    2836:	6823      	ldr	r3, [r4, #0]
    2838:	07db      	lsls	r3, r3, #31
    283a:	d506      	bpl.n	284a <_printf_i+0x166>
    283c:	6863      	ldr	r3, [r4, #4]
    283e:	6922      	ldr	r2, [r4, #16]
    2840:	4293      	cmp	r3, r2
    2842:	dc02      	bgt.n	284a <_printf_i+0x166>
    2844:	2330      	movs	r3, #48	; 0x30
    2846:	3e01      	subs	r6, #1
    2848:	7033      	strb	r3, [r6, #0]
    284a:	9b04      	ldr	r3, [sp, #16]
    284c:	1b9b      	subs	r3, r3, r6
    284e:	6123      	str	r3, [r4, #16]
    2850:	e02b      	b.n	28aa <_printf_i+0x1c6>
    2852:	6809      	ldr	r1, [r1, #0]
    2854:	681a      	ldr	r2, [r3, #0]
    2856:	0608      	lsls	r0, r1, #24
    2858:	d407      	bmi.n	286a <_printf_i+0x186>
    285a:	0649      	lsls	r1, r1, #25
    285c:	d505      	bpl.n	286a <_printf_i+0x186>
    285e:	1d11      	adds	r1, r2, #4
    2860:	6019      	str	r1, [r3, #0]
    2862:	6813      	ldr	r3, [r2, #0]
    2864:	8aa2      	ldrh	r2, [r4, #20]
    2866:	801a      	strh	r2, [r3, #0]
    2868:	e004      	b.n	2874 <_printf_i+0x190>
    286a:	1d11      	adds	r1, r2, #4
    286c:	6019      	str	r1, [r3, #0]
    286e:	6813      	ldr	r3, [r2, #0]
    2870:	6962      	ldr	r2, [r4, #20]
    2872:	601a      	str	r2, [r3, #0]
    2874:	2300      	movs	r3, #0
    2876:	9e04      	ldr	r6, [sp, #16]
    2878:	6123      	str	r3, [r4, #16]
    287a:	e016      	b.n	28aa <_printf_i+0x1c6>
    287c:	681a      	ldr	r2, [r3, #0]
    287e:	1d11      	adds	r1, r2, #4
    2880:	6019      	str	r1, [r3, #0]
    2882:	6816      	ldr	r6, [r2, #0]
    2884:	2100      	movs	r1, #0
    2886:	1c30      	adds	r0, r6, #0
    2888:	6862      	ldr	r2, [r4, #4]
    288a:	f000 f9ff 	bl	2c8c <memchr>
    288e:	2800      	cmp	r0, #0
    2890:	d001      	beq.n	2896 <_printf_i+0x1b2>
    2892:	1b80      	subs	r0, r0, r6
    2894:	6060      	str	r0, [r4, #4]
    2896:	6863      	ldr	r3, [r4, #4]
    2898:	e003      	b.n	28a2 <_printf_i+0x1be>
    289a:	1c26      	adds	r6, r4, #0
    289c:	3642      	adds	r6, #66	; 0x42
    289e:	7032      	strb	r2, [r6, #0]
    28a0:	2301      	movs	r3, #1
    28a2:	6123      	str	r3, [r4, #16]
    28a4:	2300      	movs	r3, #0
    28a6:	9a04      	ldr	r2, [sp, #16]
    28a8:	7013      	strb	r3, [r2, #0]
    28aa:	9b07      	ldr	r3, [sp, #28]
    28ac:	9805      	ldr	r0, [sp, #20]
    28ae:	9300      	str	r3, [sp, #0]
    28b0:	1c21      	adds	r1, r4, #0
    28b2:	9b06      	ldr	r3, [sp, #24]
    28b4:	aa09      	add	r2, sp, #36	; 0x24
    28b6:	f7ff fea7 	bl	2608 <_printf_common>
    28ba:	1c43      	adds	r3, r0, #1
    28bc:	d102      	bne.n	28c4 <_printf_i+0x1e0>
    28be:	2001      	movs	r0, #1
    28c0:	4240      	negs	r0, r0
    28c2:	e021      	b.n	2908 <_printf_i+0x224>
    28c4:	6923      	ldr	r3, [r4, #16]
    28c6:	9805      	ldr	r0, [sp, #20]
    28c8:	9906      	ldr	r1, [sp, #24]
    28ca:	1c32      	adds	r2, r6, #0
    28cc:	9d07      	ldr	r5, [sp, #28]
    28ce:	47a8      	blx	r5
    28d0:	1c43      	adds	r3, r0, #1
    28d2:	d0f4      	beq.n	28be <_printf_i+0x1da>
    28d4:	6823      	ldr	r3, [r4, #0]
    28d6:	079b      	lsls	r3, r3, #30
    28d8:	d405      	bmi.n	28e6 <_printf_i+0x202>
    28da:	9b09      	ldr	r3, [sp, #36]	; 0x24
    28dc:	68e0      	ldr	r0, [r4, #12]
    28de:	4298      	cmp	r0, r3
    28e0:	da12      	bge.n	2908 <_printf_i+0x224>
    28e2:	1c18      	adds	r0, r3, #0
    28e4:	e010      	b.n	2908 <_printf_i+0x224>
    28e6:	2500      	movs	r5, #0
    28e8:	68e3      	ldr	r3, [r4, #12]
    28ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
    28ec:	1a9b      	subs	r3, r3, r2
    28ee:	429d      	cmp	r5, r3
    28f0:	daf3      	bge.n	28da <_printf_i+0x1f6>
    28f2:	1c22      	adds	r2, r4, #0
    28f4:	2301      	movs	r3, #1
    28f6:	9805      	ldr	r0, [sp, #20]
    28f8:	9906      	ldr	r1, [sp, #24]
    28fa:	3219      	adds	r2, #25
    28fc:	9e07      	ldr	r6, [sp, #28]
    28fe:	47b0      	blx	r6
    2900:	1c43      	adds	r3, r0, #1
    2902:	d0dc      	beq.n	28be <_printf_i+0x1da>
    2904:	3501      	adds	r5, #1
    2906:	e7ef      	b.n	28e8 <_printf_i+0x204>
    2908:	b00b      	add	sp, #44	; 0x2c
    290a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    290c:	00002e7d 	.word	0x00002e7d
    2910:	00002e8e 	.word	0x00002e8e

00002914 <_sbrk_r>:
    2914:	b538      	push	{r3, r4, r5, lr}
    2916:	2300      	movs	r3, #0
    2918:	4c06      	ldr	r4, [pc, #24]	; (2934 <_sbrk_r+0x20>)
    291a:	1c05      	adds	r5, r0, #0
    291c:	1c08      	adds	r0, r1, #0
    291e:	6023      	str	r3, [r4, #0]
    2920:	f7ff f856 	bl	19d0 <_sbrk>
    2924:	1c43      	adds	r3, r0, #1
    2926:	d103      	bne.n	2930 <_sbrk_r+0x1c>
    2928:	6823      	ldr	r3, [r4, #0]
    292a:	2b00      	cmp	r3, #0
    292c:	d000      	beq.n	2930 <_sbrk_r+0x1c>
    292e:	602b      	str	r3, [r5, #0]
    2930:	bd38      	pop	{r3, r4, r5, pc}
    2932:	46c0      	nop			; (mov r8, r8)
    2934:	200001d8 	.word	0x200001d8

00002938 <__sread>:
    2938:	b538      	push	{r3, r4, r5, lr}
    293a:	1c0c      	adds	r4, r1, #0
    293c:	250e      	movs	r5, #14
    293e:	5f49      	ldrsh	r1, [r1, r5]
    2940:	f000 f9b0 	bl	2ca4 <_read_r>
    2944:	2800      	cmp	r0, #0
    2946:	db03      	blt.n	2950 <__sread+0x18>
    2948:	6d63      	ldr	r3, [r4, #84]	; 0x54
    294a:	181b      	adds	r3, r3, r0
    294c:	6563      	str	r3, [r4, #84]	; 0x54
    294e:	e003      	b.n	2958 <__sread+0x20>
    2950:	89a2      	ldrh	r2, [r4, #12]
    2952:	4b02      	ldr	r3, [pc, #8]	; (295c <__sread+0x24>)
    2954:	4013      	ands	r3, r2
    2956:	81a3      	strh	r3, [r4, #12]
    2958:	bd38      	pop	{r3, r4, r5, pc}
    295a:	46c0      	nop			; (mov r8, r8)
    295c:	ffffefff 	.word	0xffffefff

00002960 <__swrite>:
    2960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2962:	1c1e      	adds	r6, r3, #0
    2964:	898b      	ldrh	r3, [r1, #12]
    2966:	1c05      	adds	r5, r0, #0
    2968:	1c0c      	adds	r4, r1, #0
    296a:	1c17      	adds	r7, r2, #0
    296c:	05db      	lsls	r3, r3, #23
    296e:	d505      	bpl.n	297c <__swrite+0x1c>
    2970:	230e      	movs	r3, #14
    2972:	5ec9      	ldrsh	r1, [r1, r3]
    2974:	2200      	movs	r2, #0
    2976:	2302      	movs	r3, #2
    2978:	f000 f91c 	bl	2bb4 <_lseek_r>
    297c:	89a2      	ldrh	r2, [r4, #12]
    297e:	4b05      	ldr	r3, [pc, #20]	; (2994 <__swrite+0x34>)
    2980:	1c28      	adds	r0, r5, #0
    2982:	4013      	ands	r3, r2
    2984:	81a3      	strh	r3, [r4, #12]
    2986:	1c3a      	adds	r2, r7, #0
    2988:	230e      	movs	r3, #14
    298a:	5ee1      	ldrsh	r1, [r4, r3]
    298c:	1c33      	adds	r3, r6, #0
    298e:	f000 f877 	bl	2a80 <_write_r>
    2992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2994:	ffffefff 	.word	0xffffefff

00002998 <__sseek>:
    2998:	b538      	push	{r3, r4, r5, lr}
    299a:	1c0c      	adds	r4, r1, #0
    299c:	250e      	movs	r5, #14
    299e:	5f49      	ldrsh	r1, [r1, r5]
    29a0:	f000 f908 	bl	2bb4 <_lseek_r>
    29a4:	89a3      	ldrh	r3, [r4, #12]
    29a6:	1c42      	adds	r2, r0, #1
    29a8:	d103      	bne.n	29b2 <__sseek+0x1a>
    29aa:	4a05      	ldr	r2, [pc, #20]	; (29c0 <__sseek+0x28>)
    29ac:	4013      	ands	r3, r2
    29ae:	81a3      	strh	r3, [r4, #12]
    29b0:	e004      	b.n	29bc <__sseek+0x24>
    29b2:	2280      	movs	r2, #128	; 0x80
    29b4:	0152      	lsls	r2, r2, #5
    29b6:	4313      	orrs	r3, r2
    29b8:	81a3      	strh	r3, [r4, #12]
    29ba:	6560      	str	r0, [r4, #84]	; 0x54
    29bc:	bd38      	pop	{r3, r4, r5, pc}
    29be:	46c0      	nop			; (mov r8, r8)
    29c0:	ffffefff 	.word	0xffffefff

000029c4 <__sclose>:
    29c4:	b508      	push	{r3, lr}
    29c6:	230e      	movs	r3, #14
    29c8:	5ec9      	ldrsh	r1, [r1, r3]
    29ca:	f000 f8e1 	bl	2b90 <_close_r>
    29ce:	bd08      	pop	{r3, pc}

000029d0 <__swbuf_r>:
    29d0:	b570      	push	{r4, r5, r6, lr}
    29d2:	1c05      	adds	r5, r0, #0
    29d4:	1c0e      	adds	r6, r1, #0
    29d6:	1c14      	adds	r4, r2, #0
    29d8:	2800      	cmp	r0, #0
    29da:	d004      	beq.n	29e6 <__swbuf_r+0x16>
    29dc:	6983      	ldr	r3, [r0, #24]
    29de:	2b00      	cmp	r3, #0
    29e0:	d101      	bne.n	29e6 <__swbuf_r+0x16>
    29e2:	f7ff fb9f 	bl	2124 <__sinit>
    29e6:	4b23      	ldr	r3, [pc, #140]	; (2a74 <__swbuf_r+0xa4>)
    29e8:	429c      	cmp	r4, r3
    29ea:	d101      	bne.n	29f0 <__swbuf_r+0x20>
    29ec:	686c      	ldr	r4, [r5, #4]
    29ee:	e008      	b.n	2a02 <__swbuf_r+0x32>
    29f0:	4b21      	ldr	r3, [pc, #132]	; (2a78 <__swbuf_r+0xa8>)
    29f2:	429c      	cmp	r4, r3
    29f4:	d101      	bne.n	29fa <__swbuf_r+0x2a>
    29f6:	68ac      	ldr	r4, [r5, #8]
    29f8:	e003      	b.n	2a02 <__swbuf_r+0x32>
    29fa:	4b20      	ldr	r3, [pc, #128]	; (2a7c <__swbuf_r+0xac>)
    29fc:	429c      	cmp	r4, r3
    29fe:	d100      	bne.n	2a02 <__swbuf_r+0x32>
    2a00:	68ec      	ldr	r4, [r5, #12]
    2a02:	69a3      	ldr	r3, [r4, #24]
    2a04:	60a3      	str	r3, [r4, #8]
    2a06:	89a3      	ldrh	r3, [r4, #12]
    2a08:	071b      	lsls	r3, r3, #28
    2a0a:	d50a      	bpl.n	2a22 <__swbuf_r+0x52>
    2a0c:	6923      	ldr	r3, [r4, #16]
    2a0e:	2b00      	cmp	r3, #0
    2a10:	d007      	beq.n	2a22 <__swbuf_r+0x52>
    2a12:	6823      	ldr	r3, [r4, #0]
    2a14:	6922      	ldr	r2, [r4, #16]
    2a16:	b2f6      	uxtb	r6, r6
    2a18:	1a98      	subs	r0, r3, r2
    2a1a:	6963      	ldr	r3, [r4, #20]
    2a1c:	4298      	cmp	r0, r3
    2a1e:	db0f      	blt.n	2a40 <__swbuf_r+0x70>
    2a20:	e008      	b.n	2a34 <__swbuf_r+0x64>
    2a22:	1c28      	adds	r0, r5, #0
    2a24:	1c21      	adds	r1, r4, #0
    2a26:	f000 f83f 	bl	2aa8 <__swsetup_r>
    2a2a:	2800      	cmp	r0, #0
    2a2c:	d0f1      	beq.n	2a12 <__swbuf_r+0x42>
    2a2e:	2001      	movs	r0, #1
    2a30:	4240      	negs	r0, r0
    2a32:	e01d      	b.n	2a70 <__swbuf_r+0xa0>
    2a34:	1c28      	adds	r0, r5, #0
    2a36:	1c21      	adds	r1, r4, #0
    2a38:	f7ff fb06 	bl	2048 <_fflush_r>
    2a3c:	2800      	cmp	r0, #0
    2a3e:	d1f6      	bne.n	2a2e <__swbuf_r+0x5e>
    2a40:	68a3      	ldr	r3, [r4, #8]
    2a42:	3001      	adds	r0, #1
    2a44:	3b01      	subs	r3, #1
    2a46:	60a3      	str	r3, [r4, #8]
    2a48:	6823      	ldr	r3, [r4, #0]
    2a4a:	1c5a      	adds	r2, r3, #1
    2a4c:	6022      	str	r2, [r4, #0]
    2a4e:	701e      	strb	r6, [r3, #0]
    2a50:	6963      	ldr	r3, [r4, #20]
    2a52:	4298      	cmp	r0, r3
    2a54:	d005      	beq.n	2a62 <__swbuf_r+0x92>
    2a56:	89a3      	ldrh	r3, [r4, #12]
    2a58:	1c30      	adds	r0, r6, #0
    2a5a:	07db      	lsls	r3, r3, #31
    2a5c:	d508      	bpl.n	2a70 <__swbuf_r+0xa0>
    2a5e:	2e0a      	cmp	r6, #10
    2a60:	d106      	bne.n	2a70 <__swbuf_r+0xa0>
    2a62:	1c28      	adds	r0, r5, #0
    2a64:	1c21      	adds	r1, r4, #0
    2a66:	f7ff faef 	bl	2048 <_fflush_r>
    2a6a:	2800      	cmp	r0, #0
    2a6c:	d1df      	bne.n	2a2e <__swbuf_r+0x5e>
    2a6e:	1c30      	adds	r0, r6, #0
    2a70:	bd70      	pop	{r4, r5, r6, pc}
    2a72:	46c0      	nop			; (mov r8, r8)
    2a74:	00002e0c 	.word	0x00002e0c
    2a78:	00002e2c 	.word	0x00002e2c
    2a7c:	00002e4c 	.word	0x00002e4c

00002a80 <_write_r>:
    2a80:	b538      	push	{r3, r4, r5, lr}
    2a82:	1c05      	adds	r5, r0, #0
    2a84:	2000      	movs	r0, #0
    2a86:	4c07      	ldr	r4, [pc, #28]	; (2aa4 <_write_r+0x24>)
    2a88:	6020      	str	r0, [r4, #0]
    2a8a:	1c08      	adds	r0, r1, #0
    2a8c:	1c11      	adds	r1, r2, #0
    2a8e:	1c1a      	adds	r2, r3, #0
    2a90:	f7fd fd80 	bl	594 <_write>
    2a94:	1c43      	adds	r3, r0, #1
    2a96:	d103      	bne.n	2aa0 <_write_r+0x20>
    2a98:	6823      	ldr	r3, [r4, #0]
    2a9a:	2b00      	cmp	r3, #0
    2a9c:	d000      	beq.n	2aa0 <_write_r+0x20>
    2a9e:	602b      	str	r3, [r5, #0]
    2aa0:	bd38      	pop	{r3, r4, r5, pc}
    2aa2:	46c0      	nop			; (mov r8, r8)
    2aa4:	200001d8 	.word	0x200001d8

00002aa8 <__swsetup_r>:
    2aa8:	4b35      	ldr	r3, [pc, #212]	; (2b80 <__swsetup_r+0xd8>)
    2aaa:	b570      	push	{r4, r5, r6, lr}
    2aac:	681d      	ldr	r5, [r3, #0]
    2aae:	1c06      	adds	r6, r0, #0
    2ab0:	1c0c      	adds	r4, r1, #0
    2ab2:	2d00      	cmp	r5, #0
    2ab4:	d005      	beq.n	2ac2 <__swsetup_r+0x1a>
    2ab6:	69ab      	ldr	r3, [r5, #24]
    2ab8:	2b00      	cmp	r3, #0
    2aba:	d102      	bne.n	2ac2 <__swsetup_r+0x1a>
    2abc:	1c28      	adds	r0, r5, #0
    2abe:	f7ff fb31 	bl	2124 <__sinit>
    2ac2:	4b30      	ldr	r3, [pc, #192]	; (2b84 <__swsetup_r+0xdc>)
    2ac4:	429c      	cmp	r4, r3
    2ac6:	d101      	bne.n	2acc <__swsetup_r+0x24>
    2ac8:	686c      	ldr	r4, [r5, #4]
    2aca:	e008      	b.n	2ade <__swsetup_r+0x36>
    2acc:	4b2e      	ldr	r3, [pc, #184]	; (2b88 <__swsetup_r+0xe0>)
    2ace:	429c      	cmp	r4, r3
    2ad0:	d101      	bne.n	2ad6 <__swsetup_r+0x2e>
    2ad2:	68ac      	ldr	r4, [r5, #8]
    2ad4:	e003      	b.n	2ade <__swsetup_r+0x36>
    2ad6:	4b2d      	ldr	r3, [pc, #180]	; (2b8c <__swsetup_r+0xe4>)
    2ad8:	429c      	cmp	r4, r3
    2ada:	d100      	bne.n	2ade <__swsetup_r+0x36>
    2adc:	68ec      	ldr	r4, [r5, #12]
    2ade:	89a3      	ldrh	r3, [r4, #12]
    2ae0:	b29a      	uxth	r2, r3
    2ae2:	0711      	lsls	r1, r2, #28
    2ae4:	d423      	bmi.n	2b2e <__swsetup_r+0x86>
    2ae6:	06d1      	lsls	r1, r2, #27
    2ae8:	d407      	bmi.n	2afa <__swsetup_r+0x52>
    2aea:	2209      	movs	r2, #9
    2aec:	2001      	movs	r0, #1
    2aee:	6032      	str	r2, [r6, #0]
    2af0:	3237      	adds	r2, #55	; 0x37
    2af2:	4313      	orrs	r3, r2
    2af4:	81a3      	strh	r3, [r4, #12]
    2af6:	4240      	negs	r0, r0
    2af8:	e040      	b.n	2b7c <__swsetup_r+0xd4>
    2afa:	0753      	lsls	r3, r2, #29
    2afc:	d513      	bpl.n	2b26 <__swsetup_r+0x7e>
    2afe:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2b00:	2900      	cmp	r1, #0
    2b02:	d008      	beq.n	2b16 <__swsetup_r+0x6e>
    2b04:	1c23      	adds	r3, r4, #0
    2b06:	3344      	adds	r3, #68	; 0x44
    2b08:	4299      	cmp	r1, r3
    2b0a:	d002      	beq.n	2b12 <__swsetup_r+0x6a>
    2b0c:	1c30      	adds	r0, r6, #0
    2b0e:	f7ff fba5 	bl	225c <_free_r>
    2b12:	2300      	movs	r3, #0
    2b14:	6363      	str	r3, [r4, #52]	; 0x34
    2b16:	2224      	movs	r2, #36	; 0x24
    2b18:	89a3      	ldrh	r3, [r4, #12]
    2b1a:	4393      	bics	r3, r2
    2b1c:	81a3      	strh	r3, [r4, #12]
    2b1e:	2300      	movs	r3, #0
    2b20:	6063      	str	r3, [r4, #4]
    2b22:	6923      	ldr	r3, [r4, #16]
    2b24:	6023      	str	r3, [r4, #0]
    2b26:	2208      	movs	r2, #8
    2b28:	89a3      	ldrh	r3, [r4, #12]
    2b2a:	4313      	orrs	r3, r2
    2b2c:	81a3      	strh	r3, [r4, #12]
    2b2e:	6923      	ldr	r3, [r4, #16]
    2b30:	2b00      	cmp	r3, #0
    2b32:	d10b      	bne.n	2b4c <__swsetup_r+0xa4>
    2b34:	23a0      	movs	r3, #160	; 0xa0
    2b36:	89a2      	ldrh	r2, [r4, #12]
    2b38:	009b      	lsls	r3, r3, #2
    2b3a:	4013      	ands	r3, r2
    2b3c:	2280      	movs	r2, #128	; 0x80
    2b3e:	0092      	lsls	r2, r2, #2
    2b40:	4293      	cmp	r3, r2
    2b42:	d003      	beq.n	2b4c <__swsetup_r+0xa4>
    2b44:	1c30      	adds	r0, r6, #0
    2b46:	1c21      	adds	r1, r4, #0
    2b48:	f000 f848 	bl	2bdc <__smakebuf_r>
    2b4c:	2301      	movs	r3, #1
    2b4e:	89a2      	ldrh	r2, [r4, #12]
    2b50:	4013      	ands	r3, r2
    2b52:	d005      	beq.n	2b60 <__swsetup_r+0xb8>
    2b54:	2300      	movs	r3, #0
    2b56:	60a3      	str	r3, [r4, #8]
    2b58:	6963      	ldr	r3, [r4, #20]
    2b5a:	425b      	negs	r3, r3
    2b5c:	61a3      	str	r3, [r4, #24]
    2b5e:	e003      	b.n	2b68 <__swsetup_r+0xc0>
    2b60:	0791      	lsls	r1, r2, #30
    2b62:	d400      	bmi.n	2b66 <__swsetup_r+0xbe>
    2b64:	6963      	ldr	r3, [r4, #20]
    2b66:	60a3      	str	r3, [r4, #8]
    2b68:	2000      	movs	r0, #0
    2b6a:	6923      	ldr	r3, [r4, #16]
    2b6c:	4283      	cmp	r3, r0
    2b6e:	d105      	bne.n	2b7c <__swsetup_r+0xd4>
    2b70:	0613      	lsls	r3, r2, #24
    2b72:	d503      	bpl.n	2b7c <__swsetup_r+0xd4>
    2b74:	2340      	movs	r3, #64	; 0x40
    2b76:	431a      	orrs	r2, r3
    2b78:	81a2      	strh	r2, [r4, #12]
    2b7a:	3801      	subs	r0, #1
    2b7c:	bd70      	pop	{r4, r5, r6, pc}
    2b7e:	46c0      	nop			; (mov r8, r8)
    2b80:	2000006c 	.word	0x2000006c
    2b84:	00002e0c 	.word	0x00002e0c
    2b88:	00002e2c 	.word	0x00002e2c
    2b8c:	00002e4c 	.word	0x00002e4c

00002b90 <_close_r>:
    2b90:	b538      	push	{r3, r4, r5, lr}
    2b92:	2300      	movs	r3, #0
    2b94:	4c06      	ldr	r4, [pc, #24]	; (2bb0 <_close_r+0x20>)
    2b96:	1c05      	adds	r5, r0, #0
    2b98:	1c08      	adds	r0, r1, #0
    2b9a:	6023      	str	r3, [r4, #0]
    2b9c:	f7fe ff2a 	bl	19f4 <_close>
    2ba0:	1c43      	adds	r3, r0, #1
    2ba2:	d103      	bne.n	2bac <_close_r+0x1c>
    2ba4:	6823      	ldr	r3, [r4, #0]
    2ba6:	2b00      	cmp	r3, #0
    2ba8:	d000      	beq.n	2bac <_close_r+0x1c>
    2baa:	602b      	str	r3, [r5, #0]
    2bac:	bd38      	pop	{r3, r4, r5, pc}
    2bae:	46c0      	nop			; (mov r8, r8)
    2bb0:	200001d8 	.word	0x200001d8

00002bb4 <_lseek_r>:
    2bb4:	b538      	push	{r3, r4, r5, lr}
    2bb6:	1c05      	adds	r5, r0, #0
    2bb8:	2000      	movs	r0, #0
    2bba:	4c07      	ldr	r4, [pc, #28]	; (2bd8 <_lseek_r+0x24>)
    2bbc:	6020      	str	r0, [r4, #0]
    2bbe:	1c08      	adds	r0, r1, #0
    2bc0:	1c11      	adds	r1, r2, #0
    2bc2:	1c1a      	adds	r2, r3, #0
    2bc4:	f7fe ff22 	bl	1a0c <_lseek>
    2bc8:	1c43      	adds	r3, r0, #1
    2bca:	d103      	bne.n	2bd4 <_lseek_r+0x20>
    2bcc:	6823      	ldr	r3, [r4, #0]
    2bce:	2b00      	cmp	r3, #0
    2bd0:	d000      	beq.n	2bd4 <_lseek_r+0x20>
    2bd2:	602b      	str	r3, [r5, #0]
    2bd4:	bd38      	pop	{r3, r4, r5, pc}
    2bd6:	46c0      	nop			; (mov r8, r8)
    2bd8:	200001d8 	.word	0x200001d8

00002bdc <__smakebuf_r>:
    2bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bde:	898b      	ldrh	r3, [r1, #12]
    2be0:	b091      	sub	sp, #68	; 0x44
    2be2:	079b      	lsls	r3, r3, #30
    2be4:	d506      	bpl.n	2bf4 <__smakebuf_r+0x18>
    2be6:	1c0b      	adds	r3, r1, #0
    2be8:	3347      	adds	r3, #71	; 0x47
    2bea:	600b      	str	r3, [r1, #0]
    2bec:	610b      	str	r3, [r1, #16]
    2bee:	2301      	movs	r3, #1
    2bf0:	614b      	str	r3, [r1, #20]
    2bf2:	e045      	b.n	2c80 <__smakebuf_r+0xa4>
    2bf4:	1c0c      	adds	r4, r1, #0
    2bf6:	230e      	movs	r3, #14
    2bf8:	5ec9      	ldrsh	r1, [r1, r3]
    2bfa:	1c06      	adds	r6, r0, #0
    2bfc:	2900      	cmp	r1, #0
    2bfe:	da04      	bge.n	2c0a <__smakebuf_r+0x2e>
    2c00:	2380      	movs	r3, #128	; 0x80
    2c02:	89a5      	ldrh	r5, [r4, #12]
    2c04:	401d      	ands	r5, r3
    2c06:	d110      	bne.n	2c2a <__smakebuf_r+0x4e>
    2c08:	e00c      	b.n	2c24 <__smakebuf_r+0x48>
    2c0a:	aa01      	add	r2, sp, #4
    2c0c:	f000 f85e 	bl	2ccc <_fstat_r>
    2c10:	2800      	cmp	r0, #0
    2c12:	dbf5      	blt.n	2c00 <__smakebuf_r+0x24>
    2c14:	23f0      	movs	r3, #240	; 0xf0
    2c16:	9d02      	ldr	r5, [sp, #8]
    2c18:	021b      	lsls	r3, r3, #8
    2c1a:	401d      	ands	r5, r3
    2c1c:	4b19      	ldr	r3, [pc, #100]	; (2c84 <__smakebuf_r+0xa8>)
    2c1e:	18ed      	adds	r5, r5, r3
    2c20:	426b      	negs	r3, r5
    2c22:	415d      	adcs	r5, r3
    2c24:	2780      	movs	r7, #128	; 0x80
    2c26:	00ff      	lsls	r7, r7, #3
    2c28:	e001      	b.n	2c2e <__smakebuf_r+0x52>
    2c2a:	2500      	movs	r5, #0
    2c2c:	2740      	movs	r7, #64	; 0x40
    2c2e:	1c30      	adds	r0, r6, #0
    2c30:	1c39      	adds	r1, r7, #0
    2c32:	f7ff fb59 	bl	22e8 <_malloc_r>
    2c36:	2800      	cmp	r0, #0
    2c38:	d10c      	bne.n	2c54 <__smakebuf_r+0x78>
    2c3a:	89a3      	ldrh	r3, [r4, #12]
    2c3c:	059a      	lsls	r2, r3, #22
    2c3e:	d41f      	bmi.n	2c80 <__smakebuf_r+0xa4>
    2c40:	2202      	movs	r2, #2
    2c42:	4313      	orrs	r3, r2
    2c44:	81a3      	strh	r3, [r4, #12]
    2c46:	1c23      	adds	r3, r4, #0
    2c48:	3347      	adds	r3, #71	; 0x47
    2c4a:	6023      	str	r3, [r4, #0]
    2c4c:	6123      	str	r3, [r4, #16]
    2c4e:	2301      	movs	r3, #1
    2c50:	6163      	str	r3, [r4, #20]
    2c52:	e015      	b.n	2c80 <__smakebuf_r+0xa4>
    2c54:	2280      	movs	r2, #128	; 0x80
    2c56:	4b0c      	ldr	r3, [pc, #48]	; (2c88 <__smakebuf_r+0xac>)
    2c58:	62b3      	str	r3, [r6, #40]	; 0x28
    2c5a:	89a3      	ldrh	r3, [r4, #12]
    2c5c:	6020      	str	r0, [r4, #0]
    2c5e:	4313      	orrs	r3, r2
    2c60:	81a3      	strh	r3, [r4, #12]
    2c62:	6120      	str	r0, [r4, #16]
    2c64:	6167      	str	r7, [r4, #20]
    2c66:	2d00      	cmp	r5, #0
    2c68:	d00a      	beq.n	2c80 <__smakebuf_r+0xa4>
    2c6a:	230e      	movs	r3, #14
    2c6c:	5ee1      	ldrsh	r1, [r4, r3]
    2c6e:	1c30      	adds	r0, r6, #0
    2c70:	f000 f83e 	bl	2cf0 <_isatty_r>
    2c74:	2800      	cmp	r0, #0
    2c76:	d003      	beq.n	2c80 <__smakebuf_r+0xa4>
    2c78:	2201      	movs	r2, #1
    2c7a:	89a3      	ldrh	r3, [r4, #12]
    2c7c:	4313      	orrs	r3, r2
    2c7e:	81a3      	strh	r3, [r4, #12]
    2c80:	b011      	add	sp, #68	; 0x44
    2c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c84:	ffffe000 	.word	0xffffe000
    2c88:	000020a1 	.word	0x000020a1

00002c8c <memchr>:
    2c8c:	b2c9      	uxtb	r1, r1
    2c8e:	1882      	adds	r2, r0, r2
    2c90:	4290      	cmp	r0, r2
    2c92:	d004      	beq.n	2c9e <memchr+0x12>
    2c94:	7803      	ldrb	r3, [r0, #0]
    2c96:	428b      	cmp	r3, r1
    2c98:	d002      	beq.n	2ca0 <memchr+0x14>
    2c9a:	3001      	adds	r0, #1
    2c9c:	e7f8      	b.n	2c90 <memchr+0x4>
    2c9e:	2000      	movs	r0, #0
    2ca0:	4770      	bx	lr
	...

00002ca4 <_read_r>:
    2ca4:	b538      	push	{r3, r4, r5, lr}
    2ca6:	1c05      	adds	r5, r0, #0
    2ca8:	2000      	movs	r0, #0
    2caa:	4c07      	ldr	r4, [pc, #28]	; (2cc8 <_read_r+0x24>)
    2cac:	6020      	str	r0, [r4, #0]
    2cae:	1c08      	adds	r0, r1, #0
    2cb0:	1c11      	adds	r1, r2, #0
    2cb2:	1c1a      	adds	r2, r3, #0
    2cb4:	f7fd fc4c 	bl	550 <_read>
    2cb8:	1c43      	adds	r3, r0, #1
    2cba:	d103      	bne.n	2cc4 <_read_r+0x20>
    2cbc:	6823      	ldr	r3, [r4, #0]
    2cbe:	2b00      	cmp	r3, #0
    2cc0:	d000      	beq.n	2cc4 <_read_r+0x20>
    2cc2:	602b      	str	r3, [r5, #0]
    2cc4:	bd38      	pop	{r3, r4, r5, pc}
    2cc6:	46c0      	nop			; (mov r8, r8)
    2cc8:	200001d8 	.word	0x200001d8

00002ccc <_fstat_r>:
    2ccc:	b538      	push	{r3, r4, r5, lr}
    2cce:	2300      	movs	r3, #0
    2cd0:	4c06      	ldr	r4, [pc, #24]	; (2cec <_fstat_r+0x20>)
    2cd2:	1c05      	adds	r5, r0, #0
    2cd4:	1c08      	adds	r0, r1, #0
    2cd6:	1c11      	adds	r1, r2, #0
    2cd8:	6023      	str	r3, [r4, #0]
    2cda:	f7fe fe8f 	bl	19fc <_fstat>
    2cde:	1c43      	adds	r3, r0, #1
    2ce0:	d103      	bne.n	2cea <_fstat_r+0x1e>
    2ce2:	6823      	ldr	r3, [r4, #0]
    2ce4:	2b00      	cmp	r3, #0
    2ce6:	d000      	beq.n	2cea <_fstat_r+0x1e>
    2ce8:	602b      	str	r3, [r5, #0]
    2cea:	bd38      	pop	{r3, r4, r5, pc}
    2cec:	200001d8 	.word	0x200001d8

00002cf0 <_isatty_r>:
    2cf0:	b538      	push	{r3, r4, r5, lr}
    2cf2:	2300      	movs	r3, #0
    2cf4:	4c06      	ldr	r4, [pc, #24]	; (2d10 <_isatty_r+0x20>)
    2cf6:	1c05      	adds	r5, r0, #0
    2cf8:	1c08      	adds	r0, r1, #0
    2cfa:	6023      	str	r3, [r4, #0]
    2cfc:	f7fe fe84 	bl	1a08 <_isatty>
    2d00:	1c43      	adds	r3, r0, #1
    2d02:	d103      	bne.n	2d0c <_isatty_r+0x1c>
    2d04:	6823      	ldr	r3, [r4, #0]
    2d06:	2b00      	cmp	r3, #0
    2d08:	d000      	beq.n	2d0c <_isatty_r+0x1c>
    2d0a:	602b      	str	r3, [r5, #0]
    2d0c:	bd38      	pop	{r3, r4, r5, pc}
    2d0e:	46c0      	nop			; (mov r8, r8)
    2d10:	200001d8 	.word	0x200001d8
    2d14:	42000800 	.word	0x42000800
    2d18:	42000c00 	.word	0x42000c00
    2d1c:	42001000 	.word	0x42001000
    2d20:	42001400 	.word	0x42001400
    2d24:	42001800 	.word	0x42001800
    2d28:	42001c00 	.word	0x42001c00
    2d2c:	0c0b0a09 	.word	0x0c0b0a09
    2d30:	00000e0d 	.word	0x00000e0d

00002d34 <_tcc_intflag>:
    2d34:	00000001 00000002 00000004 00000008     ................
    2d44:	00001000 00002000 00004000 00008000     ..... ...@......
    2d54:	00010000 00020000 00040000 00080000     ................
    2d64:	0000102e 0000102a 0000102a 0000108a     ....*...*.......
    2d74:	0000108a 00001044 00001034 0000104a     ....D...4...J...
    2d84:	00001078 000012f8 000012d8 000012d8     x...............
    2d94:	00001364 000012ea 00001306 000012dc     d...............
    2da4:	00001314 00001354 61786548 3025203a     ....T...Hexa: %0
    2db4:	420a7834 203a6e69 00000000 71657246     4x.Bin: ....Freq
    2dc4:	636e6575 25203a79 2d202075 202d2d2d     uency: %u  ---- 
    2dd4:	79747544 63796320 203a656c 000a7525     Duty cycle: %u..
    2de4:	00000031 00000030 746e4920 75727265     1...0... Interru
    2df4:	73207370 65746174 7325203a 00000020     ps state: %s ...
    2e04:	00000043                                C...

00002e08 <_global_impure_ptr>:
    2e08:	2000000c                                ... 

00002e0c <__sf_fake_stdin>:
	...

00002e2c <__sf_fake_stdout>:
	...

00002e4c <__sf_fake_stderr>:
	...
    2e6c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    2e7c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    2e8c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    2e9c:	00006665                                ef..

00002ea0 <_init>:
    2ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2ea2:	46c0      	nop			; (mov r8, r8)
    2ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2ea6:	bc08      	pop	{r3}
    2ea8:	469e      	mov	lr, r3
    2eaa:	4770      	bx	lr

00002eac <__init_array_start>:
    2eac:	000000dd 	.word	0x000000dd

00002eb0 <_fini>:
    2eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2eb2:	46c0      	nop			; (mov r8, r8)
    2eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2eb6:	bc08      	pop	{r3}
    2eb8:	469e      	mov	lr, r3
    2eba:	4770      	bx	lr

00002ebc <__fini_array_start>:
    2ebc:	000000b5 	.word	0x000000b5
