<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z010-clg400-1</Part>
        <TopModelName>FFT</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.771</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>302</Best-caseLatency>
            <Average-caseLatency>302</Average-caseLatency>
            <Worst-caseLatency>302</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.020 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.020 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.020 us</Worst-caseRealTimeLatency>
            <Interval-min>303</Interval-min>
            <Interval-max>303</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>8</DSP>
            <FF>1162</FF>
            <LUT>2280</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>FFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>FFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>FFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>FFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>FFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>FFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>FFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>FFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>data_IN_TDATA</name>
            <Object>data_IN</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_IN_TVALID</name>
            <Object>data_IN</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_IN_TREADY</name>
            <Object>data_IN</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_OUT_TDATA</name>
            <Object>data_OUT</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_OUT_TVALID</name>
            <Object>data_OUT</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_OUT_TREADY</name>
            <Object>data_OUT</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>FFT</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86</InstName>
                    <ModuleName>FFT_Pipeline_VITIS_LOOP_58_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>86</ID>
                    <BindInstances>add_ln58_fu_98_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FFT_Pipeline_bitreversal_label1_fu_96</InstName>
                    <ModuleName>FFT_Pipeline_bitreversal_label1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>96</ID>
                    <BindInstances>add_ln17_fu_121_p2 rev_32_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FFT0_1_fu_110</InstName>
                    <ModuleName>FFT0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>110</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_FFT0_1_Pipeline_FFT_label1_fu_52</InstName>
                            <ModuleName>FFT0_1_Pipeline_FFT_label1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>52</ID>
                            <BindInstances>i_6_fu_262_p2 Ulimit_fu_326_p2 Llimit_fu_331_p2 mul_mul_16s_10s_24_4_1_U9 mac_mulsub_16s_9s_24s_24_4_1_U11 mac_mulsub_16s_9s_24s_24_4_1_U11 mul_mul_16s_10s_24_4_1_U10 mac_muladd_16s_9s_24s_24_4_1_U12 mac_muladd_16s_9s_24s_24_4_1_U12 p_r_M_real_V_3_fu_411_p2 p_r_M_imag_V_3_fu_418_p2 p_r_M_real_V_4_fu_425_p2 p_r_M_imag_V_4_fu_431_p2 butterfly_span_3_fu_290_p2 butterfly_pass_1_fu_347_p2 W_M_real_V_U W_M_imag_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_76_p2 sub15_cast_fu_83_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FFT_Pipeline_FFT_label1_fu_158</InstName>
                    <ModuleName>FFT_Pipeline_FFT_label1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>158</ID>
                    <BindInstances>i_4_fu_199_p2 mul_mul_16s_10s_24_4_1_U35 mac_mulsub_16s_9s_24s_24_4_1_U37 mac_mulsub_16s_9s_24s_24_4_1_U37 mul_mul_16s_10s_24_4_1_U36 mac_muladd_16s_9s_24s_24_4_1_U38 mac_muladd_16s_9s_24s_24_4_1_U38 xout_M_real_V_d1 xout_M_imag_V_d1 xout_M_real_V_d0 xout_M_imag_V_d0 butterfly_span_fu_236_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174</InstName>
                    <ModuleName>FFT_Pipeline_VITIS_LOOP_68_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>174</ID>
                    <BindInstances>add_ln68_fu_95_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>xin_M_real_V_U xin_M_imag_V_U data_OUT0_M_real_V_U data_OUT0_M_imag_V_U W_M_real_V_U W_M_imag_V_U data_OUT1_M_real_V_U data_OUT1_M_imag_V_U data_OUT2_M_real_V_U data_OUT2_M_imag_V_U data_OUT3_M_real_V_U data_OUT3_M_imag_V_U data_OUT4_M_real_V_U data_OUT4_M_imag_V_U xout_M_real_V_U xout_M_imag_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>FFT_Pipeline_VITIS_LOOP_58_1</Name>
            <Loops>
                <VITIS_LOOP_58_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.748</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_1>
                        <Name>VITIS_LOOP_58_1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_58_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_98_p2" SOURCE="../vhls/fixed/fft.cpp:58" URAM="0" VARIABLE="add_ln58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_Pipeline_bitreversal_label1</Name>
            <Loops>
                <bitreversal_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bitreversal_label1>
                        <Name>bitreversal_label1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bitreversal_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>28</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bitreversal_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_121_p2" SOURCE="../vhls/fixed/fft.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="rev_32_U" SOURCE="" URAM="0" VARIABLE="rev_32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT0_1_Pipeline_FFT_label1</Name>
            <Loops>
                <FFT_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.771</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <FFT_label1>
                        <Name>FFT_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>37</Latency>
                        <AbsoluteTimeLatency>0.370 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </FFT_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>367</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_262_p2" SOURCE="../vhls/fixed/fft.cpp:26" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="Ulimit_fu_326_p2" SOURCE="../vhls/fixed/fft.cpp:28" URAM="0" VARIABLE="Ulimit"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="Llimit_fu_331_p2" SOURCE="../vhls/fixed/fft.cpp:29" URAM="0" VARIABLE="Llimit"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_10s_24_4_1_U9" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_9s_24s_24_4_1_U11" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_9s_24s_24_4_1_U11" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_10s_24_4_1_U10" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24s_24_4_1_U12" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24s_24_4_1_U12" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="sub" PRAGMA="" RTLNAME="p_r_M_real_V_3_fu_411_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="p_r_M_real_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="sub" PRAGMA="" RTLNAME="p_r_M_imag_V_3_fu_418_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="p_r_M_imag_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="p_r_M_real_V_4_fu_425_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="p_r_M_real_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="p_r_M_imag_V_4_fu_431_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="p_r_M_imag_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="butterfly_span_3_fu_290_p2" SOURCE="../vhls/fixed/fft.cpp:34" URAM="0" VARIABLE="butterfly_span_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="butterfly_pass_1_fu_347_p2" SOURCE="../vhls/fixed/fft.cpp:36" URAM="0" VARIABLE="butterfly_pass_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W_M_real_V_U" SOURCE="" URAM="0" VARIABLE="W_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W_M_imag_V_U" SOURCE="" URAM="0" VARIABLE="W_M_imag_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.771</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>378</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>645</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_76_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub15_cast_fu_83_p2" SOURCE="" URAM="0" VARIABLE="sub15_cast"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_Pipeline_FFT_label1</Name>
            <Loops>
                <FFT_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.721</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <FFT_label1>
                        <Name>FFT_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </FFT_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>249</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>321</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_199_p2" SOURCE="../vhls/fixed/fft.cpp:26" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_10s_24_4_1_U35" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_9s_24s_24_4_1_U37" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="mul_ln1246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_9s_24s_24_4_1_U37" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_10s_24_4_1_U36" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="mul_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24s_24_4_1_U38" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24s_24_4_1_U38" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="sub" PRAGMA="" RTLNAME="xout_M_real_V_d1" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="p_r_M_real_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="sub" PRAGMA="" RTLNAME="xout_M_imag_V_d1" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="p_r_M_imag_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="xout_M_real_V_d0" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="p_r_M_real_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="xout_M_imag_V_d0" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="p_r_M_imag_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FFT_label1" OPTYPE="add" PRAGMA="" RTLNAME="butterfly_span_fu_236_p2" SOURCE="../vhls/fixed/fft.cpp:34" URAM="0" VARIABLE="butterfly_span"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT_Pipeline_VITIS_LOOP_68_2</Name>
            <Loops>
                <VITIS_LOOP_68_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_2>
                        <Name>VITIS_LOOP_68_2</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_95_p2" SOURCE="../vhls/fixed/fft.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFT</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.771</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>302</Best-caseLatency>
                    <Average-caseLatency>302</Average-caseLatency>
                    <Worst-caseLatency>302</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>1162</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2280</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xin_M_real_V_U" SOURCE="" URAM="0" VARIABLE="xin_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="xin_M_imag_V_U" SOURCE="" URAM="0" VARIABLE="xin_M_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_OUT0_M_real_V_U" SOURCE="" URAM="0" VARIABLE="data_OUT0_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_OUT0_M_imag_V_U" SOURCE="" URAM="0" VARIABLE="data_OUT0_M_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W_M_real_V_U" SOURCE="" URAM="0" VARIABLE="W_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W_M_imag_V_U" SOURCE="" URAM="0" VARIABLE="W_M_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_OUT1_M_real_V_U" SOURCE="" URAM="0" VARIABLE="data_OUT1_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_OUT1_M_imag_V_U" SOURCE="" URAM="0" VARIABLE="data_OUT1_M_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_OUT2_M_real_V_U" SOURCE="" URAM="0" VARIABLE="data_OUT2_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_OUT2_M_imag_V_U" SOURCE="" URAM="0" VARIABLE="data_OUT2_M_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_OUT3_M_real_V_U" SOURCE="" URAM="0" VARIABLE="data_OUT3_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_OUT3_M_imag_V_U" SOURCE="" URAM="0" VARIABLE="data_OUT3_M_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_OUT4_M_real_V_U" SOURCE="" URAM="0" VARIABLE="data_OUT4_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_OUT4_M_imag_V_U" SOURCE="" URAM="0" VARIABLE="data_OUT4_M_imag_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="xout_M_real_V_U" SOURCE="" URAM="0" VARIABLE="xout_M_real_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="xout_M_imag_V_U" SOURCE="" URAM="0" VARIABLE="xout_M_imag_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="data_IN" index="0" direction="in" srcType="complex&lt;ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt; &gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="data_IN" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_OUT" index="1" direction="out" srcType="complex&lt;ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt; &gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="data_OUT" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">data_IN:data_OUT</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="data_IN" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="data_IN_">
            <ports>
                <port>data_IN_TDATA</port>
                <port>data_IN_TREADY</port>
                <port>data_IN_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="data_IN"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_OUT" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="data_OUT_">
            <ports>
                <port>data_OUT_TDATA</port>
                <port>data_OUT_TREADY</port>
                <port>data_OUT_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="data_OUT"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="data_IN">both, 32, 1, 1</column>
                    <column name="data_OUT">both, 32, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data_IN">in, complex&lt;ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt; &gt;*</column>
                    <column name="data_OUT">out, complex&lt;ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt; &gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="data_IN">data_IN, interface</column>
                    <column name="data_OUT">data_OUT, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="data_pack" location="../vhls/fixed/fft.cpp:45" status="invalid" parentFunction="fft" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5503" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../vhls/fixed/fft.cpp:46" status="invalid" parentFunction="fft" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5503" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="interface" location="../vhls/fixed/fft.cpp:47" status="valid" parentFunction="fft" variable="data_OUT" isDirective="0" options="axis register both port=data_OUT"/>
        <Pragma type="interface" location="../vhls/fixed/fft.cpp:48" status="valid" parentFunction="fft" variable="data_IN" isDirective="0" options="axis register both port=data_IN"/>
    </PragmaReport>
</profile>

