#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 30 06:22:21 2020
# Process ID: 42592
# Current directory: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40264 C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.xpr
# Log file: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/vivado.log
# Journal file: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Shadow/Desktop/FPGA_Audio_Recorder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 893.500 ; gain = 249.039
set_property top top [current_fileset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 06:25:40 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 06:25:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.332 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696937A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2195.953 ; gain = 1181.621
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 06:43:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 06:43:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2248.301 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696937A
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/sim/memory_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1251000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1251000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2276.219 ; gain = 14.148
set_property -name {xsim.simulate.runtime} -value {1300000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Timer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\timer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Timer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\timer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Controller.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1300000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1300000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 30 07:13:29 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 30 07:13:29 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1300000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1300000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top timer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1300000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1300000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2666.863 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 07:21:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 07:21:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 07:22:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 07:22:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.863 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696937A
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 07:27:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 07:27:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Apr 30 07:39:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1300000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1300000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2666.863 ; gain = 0.000
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1300000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1300000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1300000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1300000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1300000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1300000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1300000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1300000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1300000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1300000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2666.863 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Timer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Serializer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\top_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\timer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Deserializer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Timer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Serializer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\top_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\timer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Deserializer.sv:]
set_property -name {xsim.simulate.runtime} -value {160000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.863 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 08:59:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 08:59:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.863 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696937A
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2666.863 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3058.789 ; gain = 242.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3106.945 ; gain = 290.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3124.816 ; gain = 308.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3124.816 ; gain = 308.098
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3146.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3239.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3244.551 ; gain = 427.832
24 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 3244.551 ; gain = 577.688
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3275.980 ; gain = 15.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:39]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
ERROR: [Synth 8-448] named port connection 'dout' does not exist for instance 'mem1' of module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:46]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
ERROR: [Synth 8-6156] failed synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3320.449 ; gain = 59.879
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3320.531 ; gain = 59.961
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3345.992 ; gain = 19.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3346.020 ; gain = 19.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3353.602 ; gain = 27.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3353.602 ; gain = 27.434
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3435.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3609.465 ; gain = 287.289
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 09:43:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 09:43:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3716.219 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696937A
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3735.031 ; gain = 5.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3735.031 ; gain = 5.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3741.816 ; gain = 11.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3741.816 ; gain = 11.867
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3748.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3837.570 ; gain = 107.621
place_ports idle_state J13
set_property IOSTANDARD LVCMOS33 [get_ports [list idle_state]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 09:55:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 09:55:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 10:05:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 10:05:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Apr 30 10:12:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Apr 30 10:15:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Apr 30 10:16:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 10:18:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3837.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol record_mem_sel, assumed default net type wire [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:43]
INFO: [VRFC 10-2458] undeclared symbol play_mem_sel, assumed default net type wire [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:43]
INFO: [VRFC 10-2458] undeclared symbol pdm_clk_o, assumed default net type wire [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:44]
INFO: [VRFC 10-2458] undeclared symbol pdm_lrsel_o, assumed default net type wire [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:44]
INFO: [VRFC 10-2458] undeclared symbol pdm_sdaudio_o, assumed default net type wire [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:44]
ERROR: [VRFC 10-1280] procedural assignment to a non-register record_mem_sel is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register play_mem_sel is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:89]
ERROR: [VRFC 10-2865] module 'top_tb' ignored due to previous errors [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3837.570 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 12:25:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 12:25:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3837.570 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696937A
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3837.570 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3837.570 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3837.570 ; gain = 0.000
set_property top Serializer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Serializer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Serializer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Serializer_tb_behav xil_defaultlib.Serializer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Serializer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Serializer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Serializer_tb_behav -key {Behavioral:sim_1:Functional:Serializer_tb} -tclbatch {Serializer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Serializer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 160000ns
$finish called at time : 70 us : File "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Serializer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3837.570 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3837.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3837.570 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3837.570 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3837.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3837.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3842.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3842.043 ; gain = 4.473
23 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3842.043 ; gain = 4.473
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3842.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3842.043 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3842.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3842.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3842.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3862.516 ; gain = 20.473
set_property top timer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3862.516 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 13:17:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 13:17:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3862.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
WARNING: [Synth 8-3848] Net done_o in module/entity Serializer does not have driver. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
WARNING: [Synth 8-3331] design Serializer has unconnected port done_o
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[15]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[14]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[13]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[12]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[11]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[10]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[9]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[8]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[7]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[6]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[5]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[4]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[3]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[2]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[1]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3862.516 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3862.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3862.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3862.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3862.516 ; gain = 0.000
place_ports temp_led_out R18
set_property IOSTANDARD LVCMOS33 [get_ports [list temp_led_out]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 13:25:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 13:25:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 13:33:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 13:33:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 13:39:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 13:39:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3862.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
WARNING: [Synth 8-3848] Net done_o in module/entity Serializer does not have driver. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
WARNING: [Synth 8-3331] design Serializer has unconnected port done_o
WARNING: [Synth 8-3331] design Serializer has unconnected port clock_i
WARNING: [Synth 8-3331] design Serializer has unconnected port enable_i
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[15]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[14]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[13]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[12]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[11]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[10]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[9]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[8]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[7]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[6]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[5]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[4]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[3]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[2]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[1]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3862.516 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3862.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3862.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3862.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3873.387 ; gain = 10.871
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3873.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
WARNING: [Synth 8-3848] Net done_o in module/entity Serializer does not have driver. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
WARNING: [Synth 8-3331] design Serializer has unconnected port done_o
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[15]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[14]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[13]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[12]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[11]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[10]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[9]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[8]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[7]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[6]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[5]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[4]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[3]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[2]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[1]
WARNING: [Synth 8-3331] design Serializer has unconnected port data_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3873.387 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3873.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3873.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3873.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3877.762 ; gain = 4.375
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3877.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top LED_decoder [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
ERROR: [Synth 8-27] use of clock signal in expression not supported [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:49]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:49]
ERROR: [Synth 8-6156] failed synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
ERROR: [Synth 8-27] use of clock signal in expression not supported [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:49]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:49]
ERROR: [Synth 8-6156] failed synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
ERROR: [Synth 8-27] use of clock signal in expression not supported [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:49]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:49]
ERROR: [Synth 8-6156] failed synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
ERROR: [Synth 8-27] use of clock signal in expression not supported [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:49]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:49]
ERROR: [Synth 8-6156] failed synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
WARNING: [Synth 8-567] referenced signal 'record_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
WARNING: [Synth 8-567] referenced signal 'play_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'LED_decoder' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.762 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3877.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'pdm_lrsel_o'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_audio_o'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_clk_o'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_data_i'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_sdaudio_o'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'play'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'play_mem_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'record'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'record_mem_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_data_i'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_clk_o'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_audio_o'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_sdaudio_o'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'record'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'play'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'play_mem_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'record_mem_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_lrsel_o'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'playing_now'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'recording_now'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'recording_now'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'playing_now'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'idle_state'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'idle_state'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_1/new/constr_1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3877.762 ; gain = 0.000
place_ports play_sel J15
place_ports record_sel L16
place_ports A0 J17
place_ports A0 J18
place_ports A0 J17
place_ports A1 J18
place_ports A2 T9
place_ports A3 J14
place_ports A4 P14
place_ports A5 T14
place_ports A6 K2
place_ports A7 U13
place_ports {common_cathode[6]} T10
place_ports {common_cathode[5]} R10
place_ports {common_cathode[4]} K16
place_ports {common_cathode[3]} K13
place_ports {common_cathode[2]} P15
place_ports {common_cathode[1]} T11
place_ports {common_cathode[0]} L18
set_property IOSTANDARD LVCMOS33 [get_ports [list {common_cathode[6]} {common_cathode[5]} {common_cathode[4]} {common_cathode[3]} {common_cathode[2]} {common_cathode[1]} {common_cathode[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A1]]
set_property IOSTANDARD LVCMOS25 [get_ports [list A2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A5]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A6]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A7]]
set_property IOSTANDARD LVCMOS25 [get_ports [list play_sel]]
set_property IOSTANDARD LVCMOS33 [get_ports [list play_sel]]
set_property IOSTANDARD LVCMOS33 [get_ports [list record_sel]]
save_constraints_as led_constr
set_property constrset led_constr [get_runs synth_1]
set_property constrset led_constr [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 15:03:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 15:03:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/LED_decoder.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv w ]
add_files -fileset sim_1 C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 160000ns
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3902.855 ; gain = 4.125
set_property top LED_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LED_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_tb_behav xil_defaultlib.LED_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_tb_behav xil_defaultlib.LED_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.LED_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/LED_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/LED_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 30 15:17:08 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 30 15:17:08 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3902.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_tb_behav -key {Behavioral:sim_1:Functional:LED_tb} -tclbatch {LED_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 160000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 160000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3903.105 ; gain = 0.250
set_property -name {xsim.simulate.runtime} -value {500000} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Timer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Serializer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\top_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\LED_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Deserializer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\LED_decoder.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3905.984 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LED_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_tb_behav xil_defaultlib.LED_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_tb_behav xil_defaultlib.LED_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.LED_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_tb_behav -key {Behavioral:sim_1:Functional:LED_tb} -tclbatch {LED_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 500000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3905.984 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3905.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LED_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_tb_behav xil_defaultlib.LED_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_tb_behav xil_defaultlib.LED_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.LED_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_tb_behav -key {Behavioral:sim_1:Functional:LED_tb} -tclbatch {LED_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 500000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3905.984 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3905.984 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1000000} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LED_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_tb_behav xil_defaultlib.LED_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_tb_behav xil_defaultlib.LED_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.LED_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_tb_behav -key {Behavioral:sim_1:Functional:LED_tb} -tclbatch {LED_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3906.207 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3906.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LED_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_tb_behav xil_defaultlib.LED_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot LED_tb_behav xil_defaultlib.LED_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.LED_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_tb_behav -key {Behavioral:sim_1:Functional:LED_tb} -tclbatch {LED_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3906.207 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3906.207 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv w ]
add_files -fileset sim_1 C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv
set_property top Synchronizer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {100} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Timer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Synchronizer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\Synchronizer_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Serializer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\top_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\LED_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Deserializer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\LED_decoder.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3906.781 ; gain = 0.309
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Synchronizer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Synchronizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Synchronizer_tb_behav xil_defaultlib.Synchronizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Synchronizer_tb_behav xil_defaultlib.Synchronizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Synchronizer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Synchronizer_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/Synchronizer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/Synchronizer_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 30 15:30:42 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 30 15:30:42 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3906.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Synchronizer_tb_behav -key {Behavioral:sim_1:Functional:Synchronizer_tb} -tclbatch {Synchronizer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Synchronizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Synchronizer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3906.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3906.781 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Synchronizer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Synchronizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Synchronizer_tb_behav xil_defaultlib.Synchronizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Synchronizer_tb_behav xil_defaultlib.Synchronizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Synchronizer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Synchronizer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Synchronizer_tb_behav -key {Behavioral:sim_1:Functional:Synchronizer_tb} -tclbatch {Synchronizer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Synchronizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Synchronizer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3906.781 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv
set_property top controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3942.535 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/controller_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/xsim.dir/controller_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 30 15:54:05 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 30 15:54:05 2020...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3942.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_tb_behav -key {Behavioral:sim_1:Functional:controller_tb} -tclbatch {controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 100
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3942.535 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3942.535 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1000} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3942.535 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_tb_behav -key {Behavioral:sim_1:Functional:controller_tb} -tclbatch {controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3942.535 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3942.535 ; gain = 0.000
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top top [current_fileset]
set_property constrset constrs_1 [get_runs synth_1]
set_property constrset constrs_1 [get_runs impl_1]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3954.238 ; gain = 11.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
WARNING: [Synth 8-567] referenced signal 'record_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
WARNING: [Synth 8-567] referenced signal 'play_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'LED_decoder' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
WARNING: [Synth 8-3848] Net temp_led_out in module/entity top does not have driver. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port temp_led_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3954.238 ; gain = 11.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3954.238 ; gain = 11.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3954.238 ; gain = 11.703
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3961.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:70]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 4875.742 ; gain = 933.207
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_anode[7]} {LED_anode[6]} {LED_anode[5]} {LED_anode[4]} {LED_anode[3]} {LED_anode[2]} {LED_anode[1]} {LED_anode[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_cathode[6]} {LED_cathode[5]} {LED_cathode[4]} {LED_cathode[3]} {LED_cathode[2]} {LED_cathode[1]} {LED_cathode[0]}]]
place_ports {LED_anode[0]} J17
place_ports {LED_anode[1]} J18
place_ports {LED_anode[2]} T9
place_ports {LED_anode[3]} J14
place_ports {LED_anode[4]} P14
place_ports {LED_anode[5]} T14
place_ports {LED_anode[6]} K2
place_ports {LED_anode[7]} U13
place_ports {LED_cathode[0]} L18
place_ports {LED_cathode[1]} T11
place_ports {LED_cathode[2]} P15
place_ports {LED_cathode[3]} K13
place_ports {LED_cathode[4]} K16
place_ports {LED_cathode[5]} R10
place_ports {LED_cathode[6]} T10
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4895.133 ; gain = 13.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
WARNING: [Synth 8-567] referenced signal 'record_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
WARNING: [Synth 8-567] referenced signal 'play_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'LED_decoder' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4895.133 ; gain = 13.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4895.133 ; gain = 13.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4895.133 ; gain = 13.855
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4895.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc:70]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/led_constr/new/constr_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 4895.133 ; gain = 14.305
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_cathode[6]} {LED_cathode[5]} {LED_cathode[4]} {LED_cathode[3]} {LED_cathode[2]} {LED_cathode[1]} {LED_cathode[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_anode[7]} {LED_anode[6]} {LED_anode[5]} {LED_anode[4]} {LED_anode[3]} {LED_anode[2]} {LED_anode[1]} {LED_anode[0]}]]
place_ports {LED_anode[0]} J17
place_ports {LED_anode[1]} J18
place_ports {LED_anode[2]} T9
place_ports {LED_anode[3]} J14
place_ports {LED_anode[4]} P14
place_ports {LED_anode[5]} T14
place_ports {LED_anode[6]} K2
place_ports {LED_anode[7]} U13
place_ports {LED_cathode[6]} T10
place_ports {LED_cathode[5]} R10
place_ports {LED_cathode[4]} K16
place_ports {LED_cathode[3]} K13
place_ports {LED_cathode[2]} P15
place_ports {LED_cathode[1]} T11
place_ports {LED_cathode[0]} L18
save_constraints_as constrs_2
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
set_property -name {xsim.simulate.runtime} -value {50000} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 50000
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4895.133 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 4895.133 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4895.133 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 4895.133 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {90000} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 90000
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4895.133 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 4895.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'record_mem_sel' is not connected on this instance [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:37]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 90000
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4895.133 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4895.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'record_mem_sel' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'play_mem_sel' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 90000
Block Memory Generator module top_tb.top1.mem1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top1.mem2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4895.133 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90000
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4895.133 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 16:50:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 16:50:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4895.133 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696937A
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4895.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 4924.145 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.547 . Memory (MB): peak = 4924.145 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4924.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 5012.379 ; gain = 117.246
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu Apr 30 17:11:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 17:11:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 5060.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.510 . Memory (MB): peak = 5060.941 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.511 . Memory (MB): peak = 5060.941 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 5060.941 ; gain = 12.035
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 17:15:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 5060.941 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696937A
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module memory_block
INFO: [VRFC 10-311] analyzing module memory_block_HD2
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module memory_block_bindec
INFO: [VRFC 10-311] analyzing module memory_block_bindec_HD7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_generic_cstr_HD6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_mux_HD8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width_HD9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized0_HD31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized10_HD13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized11_HD15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized12_HD17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized13_HD19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized14_HD21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized15_HD23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized16_HD25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized17_HD27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized18_HD29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized19_HD33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized1_HD53
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized20_HD35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized21_HD37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized22_HD39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized23_HD41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized24_HD43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized25_HD45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized26_HD47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized27_HD49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized28_HD51
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized29_HD55
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized2_HD75
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized30_HD57
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized31_HD59
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized32_HD61
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized33_HD63
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized34_HD65
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized35_HD67
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized36_HD69
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized37_HD71
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized38_HD73
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized39_HD77
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized3_HD97
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized40_HD79
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized41_HD81
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized42_HD83
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized43_HD85
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized44_HD87
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized45_HD89
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized46_HD91
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized47_HD93
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized48_HD95
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized49_HD99
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized4_HD103
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized50_HD101
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized5_HD105
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized6_HD107
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized7_HD109
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized8_HD111
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized9_HD11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper_HD10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized0_HD32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized10_HD14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized11_HD16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized12_HD18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized13_HD20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized14_HD22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized15_HD24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized16_HD26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized17_HD28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized18_HD30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized19_HD34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized1_HD54
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized20_HD36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized21_HD38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized22_HD40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized23_HD42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized24_HD44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized25_HD46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized26_HD48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized27_HD50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized28_HD52
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized29_HD56
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized2_HD76
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized30_HD58
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized31_HD60
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized32_HD62
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized33_HD64
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized34_HD66
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized35_HD68
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized36_HD70
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized37_HD72
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized38_HD74
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized39_HD78
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized3_HD98
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized40_HD80
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized41_HD82
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized42_HD84
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized43_HD86
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized44_HD88
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized45_HD90
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized46_HD92
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized47_HD94
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized48_HD96
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized49_HD100
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized4_HD104
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized50_HD102
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized5_HD106
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized6_HD108
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized7_HD110
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized8_HD112
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized9_HD12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_top_HD5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_HD3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_synth_HD4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5081.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'deserializer_en' is not declared under prefix 'controller1' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:58]
ERROR: [VRFC 10-2991] 'serializer_en' is not declared under prefix 'controller1' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:59]
ERROR: [VRFC 10-2991] 'mem1_en' is not declared under prefix 'controller1' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:60]
ERROR: [VRFC 10-2991] 'mem1_wen' is not declared under prefix 'controller1' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:61]
ERROR: [VRFC 10-2991] 'serializer_data' is not declared under prefix 'top1' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:68]
ERROR: [VRFC 10-2991] 'timer_done' is not declared under prefix 'top1' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'record_mem_sel' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'play_mem_sel' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 5081.359 ; gain = 7.992
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv w ]
add_files -fileset sim_1 C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv
reset_simulation -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module memory_block
INFO: [VRFC 10-311] analyzing module memory_block_HD2
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module memory_block_bindec
INFO: [VRFC 10-311] analyzing module memory_block_bindec_HD7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_generic_cstr_HD6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_mux_HD8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width_HD9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized0_HD31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized10_HD13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized11_HD15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized12_HD17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized13_HD19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized14_HD21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized15_HD23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized16_HD25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized17_HD27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized18_HD29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized19_HD33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized1_HD53
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized20_HD35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized21_HD37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized22_HD39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized23_HD41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized24_HD43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized25_HD45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized26_HD47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized27_HD49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized28_HD51
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized29_HD55
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized2_HD75
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized30_HD57
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized31_HD59
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized32_HD61
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized33_HD63
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized34_HD65
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized35_HD67
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized36_HD69
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized37_HD71
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized38_HD73
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized39_HD77
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized3_HD97
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized40_HD79
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized41_HD81
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized42_HD83
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized43_HD85
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized44_HD87
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized45_HD89
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized46_HD91
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized47_HD93
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized48_HD95
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized49_HD99
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized4_HD103
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized50_HD101
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized5_HD105
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized6_HD107
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized7_HD109
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized8_HD111
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized9_HD11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper_HD10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized0_HD32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized10_HD14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized11_HD16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized12_HD18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized13_HD20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized14_HD22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized15_HD24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized16_HD26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized17_HD28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized18_HD30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized19_HD34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized1_HD54
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized20_HD36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized21_HD38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized22_HD40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized23_HD42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized24_HD44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized25_HD46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized26_HD48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized27_HD50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized28_HD52
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized29_HD56
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized2_HD76
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized30_HD58
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized31_HD60
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized32_HD62
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized33_HD64
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized34_HD66
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized35_HD68
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized36_HD70
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized37_HD72
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized38_HD74
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized39_HD78
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized3_HD98
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized40_HD80
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized41_HD82
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized42_HD84
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized43_HD86
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized44_HD88
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized45_HD90
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized46_HD92
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized47_HD94
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized48_HD96
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized49_HD100
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized4_HD104
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized50_HD102
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized5_HD106
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized6_HD108
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized7_HD110
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized8_HD112
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized9_HD12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_top_HD5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_HD3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_synth_HD4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top_tb' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv:23]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 5081.465 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'timer_done' is not declared under prefix 'top1' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 5081.465 ; gain = 0.105
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module memory_block
INFO: [VRFC 10-311] analyzing module memory_block_HD2
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module memory_block_bindec
INFO: [VRFC 10-311] analyzing module memory_block_bindec_HD7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_generic_cstr_HD6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_mux_HD8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width_HD9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized0_HD31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized10_HD13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized11_HD15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized12_HD17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized13_HD19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized14_HD21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized15_HD23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized16_HD25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized17_HD27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized18_HD29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized19_HD33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized1_HD53
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized20_HD35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized21_HD37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized22_HD39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized23_HD41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized24_HD43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized25_HD45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized26_HD47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized27_HD49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized28_HD51
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized29_HD55
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized2_HD75
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized30_HD57
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized31_HD59
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized32_HD61
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized33_HD63
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized34_HD65
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized35_HD67
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized36_HD69
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized37_HD71
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized38_HD73
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized39_HD77
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized3_HD97
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized40_HD79
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized41_HD81
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized42_HD83
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized43_HD85
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized44_HD87
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized45_HD89
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized46_HD91
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized47_HD93
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized48_HD95
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized49_HD99
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized4_HD103
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized50_HD101
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized5_HD105
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized6_HD107
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized7_HD109
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized8_HD111
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_width__parameterized9_HD11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper_HD10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized0_HD32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized10_HD14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized11_HD16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized12_HD18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized13_HD20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized14_HD22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized15_HD24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized16_HD26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized17_HD28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized18_HD30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized19_HD34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized1_HD54
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized20_HD36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized21_HD38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized22_HD40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized23_HD42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized24_HD44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized25_HD46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized26_HD48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized27_HD50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized28_HD52
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized29_HD56
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized2_HD76
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized30_HD58
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized31_HD60
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized32_HD62
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized33_HD64
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized34_HD66
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized35_HD68
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized36_HD70
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized37_HD72
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized38_HD74
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized39_HD78
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized3_HD98
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized40_HD80
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized41_HD82
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized42_HD84
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized43_HD86
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized44_HD88
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized45_HD90
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized46_HD92
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized47_HD94
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized48_HD96
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized49_HD100
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized4_HD104
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized50_HD102
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized5_HD106
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized6_HD108
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized7_HD110
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized8_HD112
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_prim_wrapper__parameterized9_HD12
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_top_HD5
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_HD3
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module memory_block_blk_mem_gen_v8_4_4_synth_HD4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top_tb' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv:23]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 5081.719 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_tb_time_impl.sdf", for root module "top_tb/top1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_tb_time_impl.sdf", for root module "top_tb/top1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.controller
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.LED_decoder
Compiling module xil_defaultlib.Deserializer
Compiling module xil_defaultlib.memory_block_bindec
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.memory_block_blk_mem_gen_mux
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,RAM_EXTENSION...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,RAM_EXTENSION...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_generic...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_top
Compiling module xil_defaultlib.memory_block_blk_mem_gen_v8_4_4_...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.memory_block
Compiling module xil_defaultlib.memory_block_bindec_HD7
Compiling module xil_defaultlib.memory_block_blk_mem_gen_mux_HD8
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_generic...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_top_HD5
Compiling module xil_defaultlib.memory_block_blk_mem_gen_v8_4_4_...
Compiling module xil_defaultlib.memory_block_blk_mem_gen_v8_4_4_...
Compiling module xil_defaultlib.memory_block_HD2
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.Serializer
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_time_impl

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/xsim.dir/top_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim/xsim.dir/top_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 30 17:35:19 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 30 17:35:19 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 5081.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_time_impl -key {Post-Implementation:sim_1:Timing:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 90000
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1353: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1353_18819 at time 210251 ps $setuphold (posedge CLKARDCLK,negedge REGCEAREGCE,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,REGCEAREGCE_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1353: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1353_18819 at time 210251 ps $setuphold (posedge CLKARDCLK,negedge REGCEAREGCE,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,REGCEAREGCE_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1353: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1353_18819 at time 210251 ps $setuphold (posedge CLKARDCLK,negedge REGCEAREGCE,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,REGCEAREGCE_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1353: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1353_18819 at time 210251 ps $setuphold (posedge CLKARDCLK,negedge REGCEAREGCE,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,REGCEAREGCE_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210355 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/TChk1347_17616 at time 210362 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk984_18052 at time 210435 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk984_18052 at time 210435 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk984_18052 at time 210435 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk984_18052 at time 210435 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 210443 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 210443 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 210443 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210453 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210472 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210528 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210532 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 210546 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 260324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 260324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 260324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 260324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 260356 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 260356 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 260356 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 260356 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 260356 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 260356 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/TChk1347_17616 at time 260362 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 260391 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 260391 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 260415 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 260415 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1346_19185 at time 270324 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1346_19185 at time 270324 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1346_17788 at time 270356 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1346_17788 at time 270356 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1346_17788 at time 270356 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1346_17788 at time 270356 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1346_17788 at time 270356 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1346_17788 at time 270356 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/TChk1346_17615 at time 270362 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1346_19185 at time 270391 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1346_19185 at time 270391 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1346_19185 at time 270469 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1346: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1346_19185 at time 270469 ps $setuphold (posedge CLKARDCLK,posedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1353: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1353_18819 at time 45260251 ps $setuphold (posedge CLKARDCLK,negedge REGCEAREGCE,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,REGCEAREGCE_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1353: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1353_18819 at time 45260251 ps $setuphold (posedge CLKARDCLK,negedge REGCEAREGCE,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,REGCEAREGCE_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1353: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1353_18819 at time 45260251 ps $setuphold (posedge CLKARDCLK,negedge REGCEAREGCE,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,REGCEAREGCE_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1353: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1353_18819 at time 45260251 ps $setuphold (posedge CLKARDCLK,negedge REGCEAREGCE,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,REGCEAREGCE_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260355 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/TChk1347_17616 at time 45260362 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk984_18052 at time 45260435 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk984_18052 at time 45260435 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk984_18052 at time 45260435 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB18E1.v" Line 984: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk984_18052 at time 45260435 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 45260443 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 45260443 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 45260443 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260453 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260472 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260528 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260532 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45260546 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45290324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45290324 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/TChk1347_17616 at time 45290362 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/TChk1347_17616 at time 45290362 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45290372 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45290372 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 45290411 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 45290411 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 45290411 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 45290411 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 45290411 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/TChk1347_17789 at time 45290411 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45290433 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45290433 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45290524 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45290524 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45290548 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2019.2\data/verilog/src/unisims/RAMB36E1.v" Line 1347: Timing violation in scope /top_tb/top1/mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1347_19186 at time 45290548 ps $setuphold (posedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,ENARDEN_delay) 
run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 5081.719 ; gain = 0.000
xsim: Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 5081.719 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 90000
launch_simulation: Time (s): cpu = 00:00:50 ; elapsed = 00:01:50 . Memory (MB): peak = 5081.719 ; gain = 0.254
set_property -name {xsim.simulate.runtime} -value {1000} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sources_1\new\Timer.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\top_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\sim_post_imp.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Owner\Documents\GitHub\FPGA_Audio_Recorder\FPGA_Audio_Recorder.srcs\sim_1\new\timer_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top timer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5081.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top_tb' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 5081.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top_tb' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 5081.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top_tb' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 5081.719 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {500000} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {false} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'timer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj timer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Deserializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Serializer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/LED_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/Synchronizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top_tb' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sim_1/new/sim_post_imp.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
"xelab -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b6d0f1031945a3a70c92757ee10ffb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "timer_tb_behav -key {Behavioral:sim_1:Functional:timer_tb} -tclbatch {timer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source timer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5081.719 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'timer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500000
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 5081.719 ; gain = 0.000
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5134.121 ; gain = 52.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
WARNING: [Synth 8-567] referenced signal 'record_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
WARNING: [Synth 8-567] referenced signal 'play_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'LED_decoder' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5172.129 ; gain = 90.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5190.996 ; gain = 109.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5190.996 ; gain = 109.277
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 5197.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:72]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 5286.762 ; gain = 205.043
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 19:34:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 19:34:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 19:55:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 19:55:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 20:01:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 20:01:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 20:14:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 20:14:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 20:21:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 20:21:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
ERROR: [Synth 8-1031] timer_done is not declared [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:39]
ERROR: [Synth 8-1031] timer_done is not declared [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:42]
ERROR: [Synth 8-1031] timer_done is not declared [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:45]
ERROR: [Synth 8-1031] timer_done is not declared [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:48]
INFO: [Synth 8-2350] module controller ignored due to previous errors [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
Failed to read verilog 'C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv'
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5286.762 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5286.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
WARNING: [Synth 8-567] referenced signal 'record_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
WARNING: [Synth 8-567] referenced signal 'play_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'LED_decoder' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5286.762 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5286.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5286.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 5286.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:72]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 5306.172 ; gain = 19.410
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 20:31:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 20:31:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5306.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_block' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_block' (1#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/.Xil/Vivado-42732-DESKTOP-8FOQ04B/realtime/memory_block_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
	Parameter IDLE bound to: 3'b000 
	Parameter RECORD_1 bound to: 3'b001 
	Parameter RECORD_2 bound to: 3'b010 
	Parameter PLAY_1 bound to: 3'b011 
	Parameter PLAY_2 bound to: 3'b100 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register address_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:20]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register done_once_reg in module controller. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Serializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Serializer' (3#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Serializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Deserializer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Deserializer' (4#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Deserializer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Synchronizer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (6#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/Timer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'LED_decoder' [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
WARNING: [Synth 8-567] referenced signal 'record_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
WARNING: [Synth 8-567] referenced signal 'play_sel' should be on the sensitivity list [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'LED_decoder' (7#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/LED_decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3917] design top has port pdm_lrsel_o driven by constant 0
WARNING: [Synth 8-3917] design top has port pdm_sdaudio_o driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5306.172 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5306.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5306.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/sources_1/ip/memory_block/memory_block.dcp' for cell 'mem1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 5306.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'temp_led_out'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[6]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[5]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[4]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[3]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[2]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[1]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'common_cathode[0]'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'A0'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'A2'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'A3'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'A4'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'A5'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'A6'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'A7'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'play_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'record_sel'. [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc:72]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.srcs/constrs_2/new/constr_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 5323.320 ; gain = 17.148
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 30 20:49:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/synth_1/runme.log
[Thu Apr 30 20:49:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Owner/Documents/GitHub/FPGA_Audio_Recorder/FPGA_Audio_Recorder.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
