/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  reg [11:0] _01_;
  reg [7:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [34:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(celloutsig_0_4z & celloutsig_0_4z);
  assign celloutsig_0_17z = !(celloutsig_0_16z ? celloutsig_0_9z : celloutsig_0_16z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[151]);
  assign celloutsig_0_3z = in_data[38] ^ celloutsig_0_1z[6];
  assign celloutsig_1_18z = celloutsig_1_2z ^ celloutsig_1_12z;
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_10z } + in_data[133:130];
  reg [3:0] _09_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _09_ <= 4'h0;
    else _09_ <= in_data[86:83];
  assign _00_[10:7] = _09_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_9z, _00_[10:7], celloutsig_0_2z, celloutsig_0_5z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= { _01_[7:1], celloutsig_0_3z };
  assign celloutsig_1_6z = in_data[122:103] == { in_data[119:101], celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[154:153], celloutsig_1_2z } == celloutsig_1_3z[26:24];
  assign celloutsig_1_0z = in_data[119:114] >= in_data[101:96];
  assign celloutsig_1_7z = in_data[129:127] >= { celloutsig_1_5z[9:8], celloutsig_1_6z };
  assign celloutsig_0_8z = in_data[12:9] >= { celloutsig_0_2z[3:1], celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[167:161] <= { in_data[153:148], celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_1z[8:5] && celloutsig_0_1z[15:12];
  assign celloutsig_0_9z = { in_data[34:17], celloutsig_0_5z } && { celloutsig_0_1z[22:10], celloutsig_0_46z, celloutsig_0_5z, _00_[10:7] };
  assign celloutsig_0_14z = { celloutsig_0_1z[15:6], celloutsig_0_12z } && { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_46z, _00_[10:7], _00_[10:7] } < { in_data[47:39], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_46z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_12z } < { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_14z, 1'h0 };
  assign { celloutsig_1_5z[15:8], celloutsig_1_5z[6:3] } = celloutsig_1_1z ? { celloutsig_1_3z[28:21], celloutsig_1_2z, celloutsig_1_4z } : { in_data[151:149], 1'h0, celloutsig_1_0z, 1'h0, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_5z = { in_data[18:17], celloutsig_0_4z } != _00_[10:8];
  assign celloutsig_0_38z = - { celloutsig_0_2z[3:0], celloutsig_0_17z };
  assign celloutsig_0_2z = - celloutsig_0_1z[12:7];
  assign celloutsig_0_12z = & { celloutsig_0_5z, in_data[80:73] };
  assign celloutsig_0_25z = & _02_[3:1];
  assign celloutsig_0_15z = | { _00_[10:7], celloutsig_0_8z };
  assign celloutsig_1_12z = ~^ celloutsig_1_3z[6:4];
  assign celloutsig_1_4z = celloutsig_1_3z[28:26] << { celloutsig_1_3z[12:11], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_11z[1], celloutsig_1_11z } << celloutsig_1_5z[12:8];
  assign celloutsig_0_28z = { celloutsig_0_1z[22:20], celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_14z, _00_[10:7] } >> { celloutsig_0_19z[1:0], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_1z[17:13], celloutsig_0_3z, celloutsig_0_14z } <<< { celloutsig_0_2z[3:1], celloutsig_0_17z, celloutsig_0_4z, 1'h0, celloutsig_0_9z };
  assign celloutsig_0_45z = { celloutsig_0_28z[6:4], _00_[10:7], celloutsig_0_4z } ~^ { celloutsig_0_28z[8:7], celloutsig_0_38z, celloutsig_0_15z };
  assign celloutsig_1_3z = in_data[160:126] ~^ in_data[130:96];
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z } ~^ celloutsig_1_5z[15:13];
  assign celloutsig_0_1z = { in_data[50:31], _00_[10:7] } ~^ in_data[77:54];
  assign { _00_[11], _00_[6:0] } = { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z };
  assign { celloutsig_1_5z[7], celloutsig_1_5z[2:0] } = { celloutsig_1_0z, celloutsig_1_4z };
  assign { out_data[128], out_data[100:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
