

================================================================
== Vivado HLS Report for 'mem'
================================================================
* Date:           Mon Feb 24 00:14:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Mem
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.196|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%wr_addr_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %wr_addr) nounwind" [Mem/.settings/mem.c:6]   --->   Operation 3 'read' 'wr_addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i7 %wr_addr_read to i64" [Mem/.settings/mem.c:9]   --->   Operation 4 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%saved_addr = getelementptr inbounds [128 x i8]* @saved, i64 0, i64 %sext_ln9" [Mem/.settings/mem.c:9]   --->   Operation 5 'getelementptr' 'saved_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.66ns)   --->   "%temp1 = load i8* %saved_addr, align 1" [Mem/.settings/mem.c:9]   --->   Operation 6 'load' 'temp1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7 %wr_addr) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7 %rd_addr) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %we) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %re) nounwind, !map !21"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_r) nounwind, !map !25"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mem_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%re_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %re) nounwind" [Mem/.settings/mem.c:6]   --->   Operation 13 'read' 're_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%we_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %we) nounwind" [Mem/.settings/mem.c:6]   --->   Operation 14 'read' 'we_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (2.66ns)   --->   "%temp1 = load i8* %saved_addr, align 1" [Mem/.settings/mem.c:9]   --->   Operation 15 'load' 'temp1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 16 [1/1] (1.39ns)   --->   "%temp1_1 = add i8 %temp1, 1" [Mem/.settings/mem.c:12]   --->   Operation 16 'add' 'temp1_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.47ns)   --->   "%temp1_3 = select i1 %we_read, i8 %temp1_1, i8 %temp1" [Mem/.settings/mem.c:11]   --->   Operation 17 'select' 'temp1_3' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.66ns)   --->   "store i8 %temp1_3, i8* %saved_addr, align 1" [Mem/.settings/mem.c:14]   --->   Operation 18 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %re_read, label %1, label %._crit_edge" [Mem/.settings/mem.c:18]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %out_r, i8 %temp1_3) nounwind" [Mem/.settings/mem.c:19]   --->   Operation 20 'write' <Predicate = (re_read)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Mem/.settings/mem.c:20]   --->   Operation 21 'br' <Predicate = (re_read)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [Mem/.settings/mem.c:23]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wr_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rd_addr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ we]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ re]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ saved]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wr_addr_read      (read         ) [ 000]
sext_ln9          (sext         ) [ 000]
saved_addr        (getelementptr) [ 001]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
specbitsmap_ln0   (specbitsmap  ) [ 000]
spectopmodule_ln0 (spectopmodule) [ 000]
re_read           (read         ) [ 001]
we_read           (read         ) [ 000]
temp1             (load         ) [ 000]
temp1_1           (add          ) [ 000]
temp1_3           (select       ) [ 000]
store_ln14        (store        ) [ 000]
br_ln18           (br           ) [ 000]
write_ln19        (write        ) [ 000]
br_ln20           (br           ) [ 000]
ret_ln23          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wr_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rd_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="we">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="we"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="re">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="re"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="saved">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="saved"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="wr_addr_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="7" slack="0"/>
<pin id="30" dir="0" index="1" bw="7" slack="0"/>
<pin id="31" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wr_addr_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="re_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="re_read/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="we_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="we_read/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln19_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="saved_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="7" slack="0"/>
<pin id="57" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="saved_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="7" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp1/1 store_ln14/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln9_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="temp1_1_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp1_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="temp1_3_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp1_3/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="saved_addr_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="1"/>
<pin id="89" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="saved_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="12" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="22" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="22" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="28" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="75"><net_src comp="60" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="40" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="71" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="60" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="85"><net_src comp="77" pin="3"/><net_sink comp="60" pin=1"/></net>

<net id="86"><net_src comp="77" pin="3"/><net_sink comp="46" pin=2"/></net>

<net id="90"><net_src comp="53" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="60" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 }
	Port: saved | {2 }
 - Input state : 
	Port: mem : wr_addr | {1 }
	Port: mem : we | {2 }
	Port: mem : re | {2 }
	Port: mem : saved | {1 2 }
  - Chain level:
	State 1
		saved_addr : 1
		temp1 : 2
	State 2
		temp1_1 : 1
		temp1_3 : 2
		store_ln14 : 3
		write_ln19 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |      temp1_1_fu_71      |    0    |    15   |
|----------|-------------------------|---------|---------|
|  select  |      temp1_3_fu_77      |    0    |    8    |
|----------|-------------------------|---------|---------|
|          | wr_addr_read_read_fu_28 |    0    |    0    |
|   read   |    re_read_read_fu_34   |    0    |    0    |
|          |    we_read_read_fu_40   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln19_write_fu_46 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |      sext_ln9_fu_66     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    23   |
|----------|-------------------------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|saved|    1   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    1   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|saved_addr_reg_87|    7   |
+-----------------+--------+
|      Total      |    7   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.183  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   23   |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    7   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |    7   |   32   |    0   |
+-----------+--------+--------+--------+--------+--------+
