Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Qualcomm Technologies, Inc.

Qualcomm(R) Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Document Version: 1.1

Last Update: 09-04-2025

Prepared by:

atsec information security corporation

4516 Seton Center Pkwy, Suite 250

Austin, TX 78759

https://www.atsec.com

Page 1 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Table of Contents

1 General ....................................................................................................................................................................... 5

1.1 Overview ............................................................................................................................................................ 5

1.2 Security Levels .................................................................................................................................................... 5

1.3 Additional Information ...................................................................................................................................... 5

2 Cryptographic Module Specification ........................................................................................................................ 6

2.1 Description ......................................................................................................................................................... 6

2.2 Tested and Vendor Affirmed Module Version and Identification .................................................................. 7

2.3 Excluded Components ....................................................................................................................................... 7

2.4 Modes of Operation............................................................................................................................................ 7

2.5 Algorithms .......................................................................................................................................................... 8

2.6 Security Function Implementations .................................................................................................................. 9

2.7 Algorithm Specific Information ...................................................................................................................... 11

2.8 RBG and Entropy ............................................................................................................................................. 11

2.9 Key Generation ................................................................................................................................................ 11

Not Applicable. The key generation is not implemented. ................................................................................... 11

2.10 Key Establishment .......................................................................................................................................... 11

Not Applicable. The key establishment is not implemented. .............................................................................. 11

2.11 Industry Protocols .......................................................................................................................................... 11

3 Cryptographic Module Interfaces ........................................................................................................................... 12

3.1 Ports and Interfaces .......................................................................................................................................... 12

4 Roles, Services, and Authentication ....................................................................................................................... 13

4.1 Authentication Methods .................................................................................................................................. 13

4.2 Roles .................................................................................................................................................................. 13

4.3 Approved Services ............................................................................................................................................ 13

4.4 Non-Approved Services ................................................................................................................................... 16

4.5 External Software/Firmware Loaded ............................................................................................................... 17

5 Software/Firmware Security ................................................................................................................................... 18

5.1 Integrity Techniques ........................................................................................................................................ 18

6 Operational Environment ....................................................................................................................................... 19

6.1 Operational Environment Type and Requirements ....................................................................................... 19

7 Physical Security ..................................................................................................................................................... 20

7.1 Mechanisms and Actions Required ................................................................................................................. 20

8 Non-Invasive Security ............................................................................................................................................. 21

Page 2 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

8.1 Mitigation Techniques ..................................................................................................................................... 21

9 Sensitive Security Parameters Management .......................................................................................................... 22

9.1 Storage Areas .................................................................................................................................................... 22

9.2 SSP Input-Output Methods ............................................................................................................................. 22

9.3 SSP Zeroization Methods ................................................................................................................................. 22

9.4 SSPs ................................................................................................................................................................... 23

10 Self-Tests ................................................................................................................................................................ 25

10.1 Pre-Operational Self-Tests ............................................................................................................................. 25

10.2 Conditional Self-Tests .................................................................................................................................... 25

10.3 Periodic Self-Test Information ...................................................................................................................... 26

10.4 Error States ..................................................................................................................................................... 26

10.5 Operator Initiation of Self-Tests .................................................................................................................... 26

11 Life-Cycle Assurance ............................................................................................................................................. 28

11.1 Installation, Initialization, and Startup Procedures ...................................................................................... 28

11.2 Administrator Guidance ................................................................................................................................ 28

11.3 Non-Administrator Guidance ........................................................................................................................ 28

11.4 Design and Rules ............................................................................................................................................ 28

11.5 Maintenance Requirements ........................................................................................................................... 28

11.6 End of Life ...................................................................................................................................................... 28

11.7 Additional Information .................................................................................................................................. 29

12 Mitigation of Other Attacks .................................................................................................................................. 30

12.1 Attack List....................................................................................................................................................... 30

Page 3 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

List of Tables

Table 1: Security Levels ................................................................................................................................................ 5
Table 2: Tested Module Identification – Hardware .................................................................................................... 7
Table 3: Modes List and Description ........................................................................................................................... 7
Table 4: Approved Algorithms ..................................................................................................................................... 8
Table 5: Non-Approved, Not Allowed Algorithms ..................................................................................................... 9
Table 6: Security Function Implementations ............................................................................................................ 10
Table 7: Ports and Interfaces ...................................................................................................................................... 12
Table 8: Roles .............................................................................................................................................................. 13
Table 9: Approved Services ........................................................................................................................................ 16
Table 10: Non-Approved Services ............................................................................................................................. 17
Table 11: Mechanisms and Actions Required ........................................................................................................... 20
Table 12: Storage Areas .............................................................................................................................................. 22
Table 13: SSP Input-Output Methods ....................................................................................................................... 22
Table 14: SSP Zeroization Methods ........................................................................................................................... 22
Table 15: SSP Table 1 ................................................................................................................................................. 23
Table 16: SSP Table 2 ................................................................................................................................................. 24
Table 17: Conditional Self-Tests ................................................................................................................................ 25
Table 18: Conditional Periodic Information ............................................................................................................. 26
Table 19: Error States ................................................................................................................................................. 26

List of Figures

Figure 1: Cryptographic boundary and physical perimeter ........................................................................................ 6
Figure 2: Snapdragon 8 Gen 3 Mobile Platform .......................................................................................................... 7

Page 4 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

1 General

1.1 Overview

This Security Policy describes the features and design of the module named Qualcomm® Crypto Engine Core1
using  the  terminology  contained  in  the  FIPS  140-3  specification.  The  FIPS  140-3  Security  Requirements  for
Cryptographic  Modules  specifies  the  security  requirements  that  will  be  satisfied  by  a  cryptographic  module
utilized  within  a  security  system  protecting  sensitive  but  unclassified  information.  The  NIST/CCCS
Cryptographic Module Validation Program (CMVP) validates cryptographic modules to FIPS 140-3. Validated
products  are  accepted  by  the  Federal  agencies  of  both  the  USA  and  Canada  for  the  protection  of  sensitive  or
designated information.

1.2 Security Levels

Section
1
2
3
4
5
6
7
8
9
10
11
12

Title
General
Cryptographic module specification
Cryptographic module interfaces
Roles, services, and authentication
Software/Firmware security
Operational environment
Physical security
Non-invasive security
Sensitive security parameter management
Self-tests
Life-cycle assurance
Mitigation of other attacks
Overall Level

Security Level
1
1
1
1
N/A
N/A
2
N/A
1
1
2
N/A
1

Table 1: Security Levels

1.3 Additional Information

In  preparing  the  Security  Policy  document,  the  laboratory  formatted  the  vendor-supplied  documentation  for
consolidation without altering the technical statements therein contained. The further refining of the Security
Policy document was conducted iteratively throughout the conformance testing, wherein the Security Policy was
submitted to the vendor, who would then edit, modify, and add technical contents. The vendor would also supply
additional documentation, which the laboratory formatted into the existing Security Policy, and resubmitted to
the vendor for their final editing.

1 Qualcomm branded products are products of Qualcomm Technologies, Inc. and/or its subsidiaries.

Page 5 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

2 Cryptographic Module Specification

2.1 Description

Purpose and Use: The Qualcomm® Crypto Engine Core cryptographic module is a sub-chip hardware module in
a single chip embodiment for the purpose of FIPS 140-3 validation. The module is a general-purpose engine that
provides cryptographic services (as listed in Section 4.3) to the components residing within the same operational
environment which act as operators. These operators can request module services using FIFOs and registers.

Module Type: Hardware

Module Embodiment: SingleChip

Module Characteristics: SubChip

Cryptographic Boundary:

Figure 1: Cryptographic boundary and physical perimeter

Tested Operational Environment’s Physical Perimeter (TOEPP):

The tested operational environment’s physical perimeter is the single chip.

Page 6 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Figure 2: Snapdragon 8 Gen 3 Mobile Platform

2.2 Tested and Vendor Affirmed Module Version and Identification

Tested Module Identification – Hardware:

Model and/or Part Number

Snapdragon® 8 Gen 3 Mobile
Platform

Hardware
Version
5.8.0

Firmware
Version
N/A

Table 2: Tested Module Identification – Hardware

Processors

Snapdragon® 8 Gen 3 Mobile
Platform

Features

N/A

2.3 Excluded Components

There are no excluded components.

2.4 Modes of Operation

Modes List and Description:

Mode Name
Approved mode
of operation

Non-approved
mode of
operation

Description
Automatically entered
whenever an approved
service is requested
Automatically entered
whenever a non-approved
service is requested

Table 3: Modes List and Description

Type
Approved

Status Indicator
Equivalent to the indicator of the requested
service

Non-
Approved

Non-approved services are not explicitly
indicated. The absence of an explicit
indicator is an implicit indicator of non-
approved services.

The  Qualcomm®  Crypto  Engine  Core  supports  two  modes  of  operation:  approved  mode  and  a  non-approved
mode. All CSPs are kept separate between the two modes through the use of a key policy management system.
Page 7 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Mode Change Instructions and Status:

The switching of modes of operation is implicit depending on the service invoked, but the approved services are
explicitly  identified  by  an  indicator.  The  Qualcomm®  Crypto  Engine  Core  enters  the  approved  mode  after
successful completion of the conditional algorithm self-tests. When the operator invokes a non-approved service,
the Qualcomm® Crypto Engine Core implicitly switches to its non-approved mode.

Properties  Reference
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-

SP 800-38A
SP 800-38C
SP 800-38B
SP 800-38A
SP 800-38A
SP 800-38E
FIPS 198-1
FIPS 198-1
FIPS 198-1
FIPS 198-1
FIPS 198-1
FIPS 198-1
FIPS 198-1
FIPS 198-1
FIPS 180-4
FIPS 180-4
FIPS 180-4
FIPS 180-4
FIPS 202
FIPS 202
FIPS 202
FIPS 202

2.5 Algorithms

Approved Algorithms:

CAVP Cert
Algorithm
A4289
AES-CBC
A4289
AES-CCM
A4289
AES-CMAC
A4289
AES-CTR
A4289
AES-ECB
AES-XTS Testing Revision 2.0  A4289
A4289
HMAC-SHA-1
A4289
HMAC-SHA2-256
A4289
HMAC-SHA2-384
A4289
HMAC-SHA2-512
A4289
HMAC-SHA3-224
A4289
HMAC-SHA3-256
A4289
HMAC-SHA3-384
A4289
HMAC-SHA3-512
A4289
SHA-1
A4289
SHA2-256
A4289
SHA2-384
A4289
SHA2-512
A4289
SHA3-224
A4289
SHA3-256
A4289
SHA3-384
A4289
SHA3-512

Table 4: Approved Algorithms

Vendor-Affirmed Algorithms:

N/A for this module.

Non-Approved, Allowed Algorithms:

Page 8 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

N/A for this module.

Non-Approved, Allowed Algorithms with No Security Claimed:

N/A for this module.

Non-Approved, Not Allowed Algorithms:

Name
AES-GCM
DES-CBC
DES-ECB
TDES (two independent keys)
TDES (three independent keys)
HMAC SHA-1 with key size other than 512 bits
HMAC SHA2-256 with key sizes other than 512
bits
HMAC SHA2-384 with key sizes other than 512
bits
HMAC SHA2-512 with key sizes other than 512
bits
HMAC SHA3-224 with key sizes other than 512
bits
HMAC SHA3-256 with key sizes other than 512
bits
HMAC SHA3-384 with key sizes other than 512
bits
HMAC SHA3-512 with key sizes other than 512
bits
AEAD-SHA-1 AES-CBC

AEAD-SHA-1 AES-CTR

AEAD-SHA-1 DES-CBC

AEAD-SHA-1 TDES-CBC

SM3
SM4

Table 5: Non-Approved, Not Allowed Algorithms

2.6 Security Function Implementations

Use and Function
encryption, decryption
encryption, decryption
encryption, decryption
encryption, decryption
encryption, decryption
message authentication code
message authentication code

message authentication code

message authentication code

message authentication code

message authentication code

message authentication code

message authentication code

encryption, decryption (with message authentication
code)
encryption, decryption (with message authentication
code)
encryption, decryption (with message authentication
code)
encryption, decryption (with message authentication
code)
hashing
encryption, decryption

Page 9 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Name
AES-CBC

Type
BC-UnAuth

AES-CCM

BC-Auth

AES-CMAC

MAC

AES-CTR

BC-UnAuth

AES-ECB

BC-UnAuth

AES-XTS

BC-UnAuth

HMAC-SHA-1

MAC

HMAC-SHA2-256  MAC

HMAC-SHA2-384  MAC

HMAC-SHA2-512  MAC

HMAC-SHA3-224  MAC

HMAC-SHA3-256  MAC

HMAC-SHA3-384  MAC

HMAC-SHA3-512  MAC

SHA-1

SHA2-256

SHA2-384

SHA2-512

SHA3-224
SHA3-256
SHA3-384
SHA3-512

SHA

SHA

SHA

SHA

SHA
SHA
SHA
SHA

Table 6: Security Function Implementations

Description
AES in CBC mode

Properties
Reference:FIPS
197, SP800-38A
AES in CCM mode  Reference:FIPS
197, SP800-38C
Reference:FIPS
197, SP800-38B
Reference:FIPS
197, SP800-38A
Reference:FIPS
197, SP800-38A
Reference:FIPS
197, SP800-38E

AES in CMAC
mode
AES in CTR mode

AES in ECB mode

AES in XTS mode

Algorithms
AES-CBC: (A4289)

AES-CCM: (A4289)

AES-CMAC:
(A4289)
AES-CTR: (A4289)

AES-ECB: (A4289)

AES-XTS Testing
Revision 2.0:
(A4289)
HMAC-SHA-1:
(A4289)
HMAC-SHA2-256:
(A4289)
HMAC-SHA2-384:
(A4289)
HMAC-SHA2-512:
(A4289)
HMAC-SHA3-224:
(A4289)
HMAC-SHA3-256:
(A4289)
HMAC-SHA3-384:
(A4289)
HMAC-SHA3-512:
(A4289)
SHA-1: (A4289)

Reference:FIPS
198-1, FIPS 180-4
Reference:FIPS
198-1, FIPS 180-4
Reference:FIPS
198-1, FIPS 180-4
Reference:FIPS
198-1, FIPS 180-4
Reference:FIPS
198-1, FIPS 202
Reference:FIPS
198-1, FIPS 202
Reference:FIPS
198-1, FIPS 202
Reference:FIPS
198-1, FIPS 202
Reference:FIPS
180-4
Reference:FIPS
180-4
Reference:FIPS
180-4
Reference:FIPS
180-4
Reference:FIPS 202  SHA3-224: (A4289)
Reference:FIPS 202  SHA3-256: (A4289)
Reference:FIPS 202  SHA3-384: (A4289)
Reference:FIPS 202  SHA3-512: (A4289)

SHA2-256: (A4289)

SHA2-384: (A4289)

SHA2-512: (A4289)

HMAC with SHA-
1
HMAC with
SHA2-256
HMAC with
SHA2-384
HMAC with
SHA2-512
HMAC with
SHA3-224
HMAC with
SHA3-256
HMAC with
SHA3-384
HMAC with
SHA3-512
SHA-1

SHA2-256

SHA2-384

SHA2-512

SHA3-224
SHA3-256
SHA3-384
SHA3-512

Page 10 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

2.7 Algorithm Specific Information

2.7.1 AES XTS

The AES algorithm in XTS mode is only used for the cryptographic protection of data on
storage devices, in compliance with [SP800-38E].

The module ensures that the length of a single data unit encrypted with the XTS-AES does not exceed 2²⁰ AES
blocks, that is 16MB of data.

To meet the requirement stated in IG C.I, the module implements a check that ensures,
before performing any cryptographic operation, that the two AES keys used in AES XTS
mode are not identical.

2.8 RBG and Entropy

N/A for this module.

N/A for this module.

2.9 Key Generation

Not Applicable. The key generation is not implemented.

2.10 Key Establishment

Not Applicable. The key establishment is not implemented.

2.11 Industry Protocols

Not Applicable. There are no industry protocols implemented.

Page 11 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

3 Cryptographic Module Interfaces

3.1 Ports and Interfaces

Physical Port

Data In FIFO
Data Out FIFO
Registers

Input data

Data That Passes

Logical
Interface(s)
Data Input
Data Output  All data output except Status information
Data Input
Control Input
Status Output  Status information

Cryptographic keys; command input

Power from SoC power port

Registers
Physical power connector  Power

Table 7: Ports and Interfaces

The Qualcomm® Crypto Engine Core does not implement a Control Output interface.

Page 12 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

4 Roles, Services, and Authentication

4.1 Authentication Methods

N/A for this module.

4.2 Roles

Name
Crypto Officer

Table 8: Roles

Type
Role

Operator Type  Authentication Methods
None
CO

The module only supports the Crypto Officer (CO) role that is assumed implicitly when a service is requested
from the module.

4.3 Approved Services

The convention below applies when specifying the access permissions that the service has for each SSP:

G = Generate: The module generates or derives the SSP.
R = Read: The SSP is read from the module (e.g. the SSP is output).
W = Write: The SSP is updated, imported, or written to the module.
E = Execute: The module uses the SSP in performing a cryptographic operation.
Z = Zeroize: The module zeroizes the SSP.

Name

Descriptio
n

Indicator

Inputs

AES
Encryption

Perform
data
encryption

CRYPTO0_CRYPTO_S
TATUS4 bits 16-18 set
to 0

AES
Decryption

Perform
data
decryption

CRYPTO0_CRYPTO_S
TATUS4 bit 29 set to 0

AES
Key,
Plainte
xt

AES
Key,
Ciphert
ext

Outputs

Securit
y
Functi
ons
Ciphertext, Success/Fail  AES-
CBC
AES-
CCM
AES-
CTR
AES-
ECB
AES-
XTS
AES-
CBC
AES-
CCM

Plaintext, Success/Fail

SSP
Acce
ss

Cryp
to
Offic
er
-
AES
key:
W,E

Cryp
to
Offic
er

Page 13 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Name

Descriptio
n

Indicator

Inputs

Outputs

CMAC
Message
Authentica
tion

Message
Authentica
tion

CRYPTO0_CRYPTO_S
TATUS4 bit 29 set to 0

HMAC
Message
Authentica
tion

Message
Authentica
tion

CRYPTO0_CRYPTO_S
TATUS4 bits 25-28 set
to 0

CMAC value

HMAC value

AES
Key,
Input
data

HMAC
Key,
input
data

SSP
Acce
ss

-
AES
key:
W,E

Cryp
to
Offic
er
-
AES
key:
W,E
Cryp
to
Offic
er
-
HM
AC
key:
W,E

Securit
y
Functi
ons
AES-
CTR
AES-
ECB
AES-
XTS
AES-
CMAC

HMAC
-SHA-
1
HMAC
-
SHA2-
256
HMAC
-
SHA2-
384
HMAC
-
SHA2-
512
HMAC
-
SHA3-
224
HMAC
-
SHA3-
256
HMAC
-
SHA3-
384
HMAC
-

Page 14 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Name

Descriptio
n

Indicator

Inputs

Outputs

Hash

Hashing

CRYPTO0_CRYPTO_S
TATUS4 bits 21-24 set
to 0

Input
data

Hash output

None

None

Self-test Success/Fail

Self-Test

Self-Tests
are
executed
automatica
lly when
device is
booted or
restarted

Securit
y
Functi
ons
SHA3-
512
SHA-1
SHA2-
256
SHA2-
384
SHA2-
512
SHA3-
224
SHA3-
256
SHA3-
384
SHA3-
512
None

Zeroization  Zeroizes all

None

None

None

None

SSPs

SSP
Acce
ss

Cryp
to
Offic
er

Cryp
to
Offic
er
-
AES
key:
E
-
HM
AC
key:
E
Cryp
to
Offic
er
-
AES
key:
Z
-
HM
AC
key:
Z

Page 15 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Name

Descriptio
n

Indicator

Inputs

Outputs

Configure
keys for
use by
Crypto
Officer

None

Configures
the keys
for Crypto
Officer role

Success/Fail

AES
Key,
HMAC
Key,
Triple-
DES
Key

Securit
y
Functi
ons
None

Show
Status

Show
version

Show
status of
the module
state
Show the
version and
name of
the module

Table 9: Approved Services

None

None

None

None

Current status (as return
codes and/or log
messages)

None

None

Name and version
information read from
register
CRYPTO0_CRYPTO_V
ERSION

SSP
Acce
ss

Cryp
to
Offic
er
-
AES
key:
W
-
HM
AC
key:
W
Cryp
to
Offic
er
Cryp
to
Offic
er

4.4 Non-Approved Services

Name
Encryption

Description
Encrypts data using symmetric
cryptography

Decryption

Decrypts data using symmetric
cryptography

Hash

Hashing algorithm

Algorithms
AES-GCM
DES-CBC
DES-ECB
TDES (two independent keys)
TDES (three independent
keys)
SM4
AES-GCM
DES-CBC
DES-ECB
TDES (two independent keys)
TDES (three independent
keys)
SM4
SM3

Role
CO

CO

CO

Page 16 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Name
Message Authentication

Description
Computes the MAC value of
data

Authenticated
Encryption/Decryption [AEAD]

Encrypts or decrypts data using
symmetric cryptography

Table 10: Non-Approved Services

4.5 External Software/Firmware Loaded

Not Applicable. No external software or firmware is loaded.

Algorithms
HMAC SHA-1 with key size
other than 512 bits
HMAC SHA2-256 with key
sizes other than 512 bits
HMAC SHA2-384 with key
sizes other than 512 bits
HMAC SHA2-512 with key
sizes other than 512 bits
HMAC SHA3-224 with key
sizes other than 512 bits
HMAC SHA3-256 with key
sizes other than 512 bits
HMAC SHA3-384 with key
sizes other than 512 bits
HMAC SHA3-512 with key
sizes other than 512 bits
AEAD-SHA-1 AES-CBC
AEAD-SHA-1 AES-CTR
AEAD-SHA-1 DES-CBC
AEAD-SHA-1 TDES-CBC

Role
CO

CO

Page 17 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

5 Software/Firmware Security

5.1 Integrity Techniques

The Qualcomm Crypto Engine Core does not have any software or firmware components. Therefore, this
section is not applicable.

Page 18 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

6 Operational Environment

6.1 Operational Environment Type and Requirements

Type of Operational Environment: Non-Modifiable

Page 19 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

7 Physical Security

7.1 Mechanisms and Actions Required

Mechanism

Inspection
Guidance
N/A
Table 11: Mechanisms and Actions Required

Tamper evident coating  N/A

Inspection
Frequency

The Qualcomm® Crypto Engine Core cryptographic module is a single-chip hardware module which conforms
to  the  Level  2  requirements  for  physical  security.  The  Qualcomm®  Crypto  Engine  Core  is  a  sub-chip  that  is
enclosed within production grade components.

At the time of manufacturing, the die containing the  Qualcomm® Crypto Engine Core is embedded within a
printed circuit board (PCB), which prevents visibility into the internal circuity of the Qualcomm® Crypto Engine
Core. The layering process which embeds the die into the PCB prevents tampering of the physical components
without leaving tamper evidence.

The Qualcomm® Crypto Engine Core is further protected by being enclosed in a commercial off-the-shelf mobile
device  which  is  itself  made  with  production  grade  commercially  available  components.  This  mobile  device
enclosure completely surrounds the Qualcomm® Crypto Engine Core.

There are no steps required to ensure that physical security is maintained.

Page 20 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

8 Non-Invasive Security

8.1 Mitigation Techniques

The Qualcomm Crypto Engine Core does not support any non-invasive security techniques. Therefore, this
section is not applicable.

Page 21 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

9 Sensitive Security Parameters Management

9.1 Storage Areas

Storage Area
Name
Hardware
register
Hardware FIFO

Description

Temporary storage for SSPs used by the module as part of service
execution
Temporary storage for SSPs used by the module as part of service
execution

Table 12: Storage Areas

Persistence
Type
Dynamic

Dynamic

The Qualcomm® Crypto Engine Core stores all SSPs internally (the storage is non-persistent). In addition, all
SSPs are stored write-only and are not readable outside of the Qualcomm® Crypto Engine Core. Therefore, any
attempt to read SSPs are blocked by the Qualcomm® Crypto Engine Core control logic, which will return zeros
instead of an SSP.

9.2 SSP Input-Output Methods

Name

From

To

Input
parameter

Caller within the
physical perimeter

Hardware registers,
hardware FIFOs

Table 13: SSP Input-Output Methods

Distribution
Format
Type
Type
Plaintext  N/A

Entry
Type
N/A

SFI or
Algorithm

The module does not provide SSP entry or output services. Instead, SSPs are provided from the caller within the
tested operation environment’s physical perimeter (TOEPP) hardware via a single-chip TOEPP path, which is
not considered SSP establishment by Table 1 of FIPS 140-3 IG 9.5.A. SSPs can only be written to the Qualcomm®
Crypto Engine Core by the boot loader by writing to the key registers or into the FIFOs assigned to the particular
use case.

Any attempt to write to a non-assigned FIFO is blocked. The Qualcomm® Crypto Engine Core ensures that there
is no means to obtain CSP or key data from the Qualcomm® Crypto Engine Core by placing the CSPs into write-
only registers. This action prevents an entity interacting with the Qualcomm® Crypto Engine Core from being
able to read the CSPs.

9.3 SSP Zeroization Methods

Zeroization
Method
Power-off

Description

Rationale

Operator Initiation

All SSPs will be
zeroized

The registers holding the
SSPs are set to all zeroes

Operator can initiate this zeroization
method by powering off the module

Table 14: SSP Zeroization Methods

Page 22 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

The successful power-off of the module is an implicit indicator that zeroization has completed.

9.4 SSPs

Name

Description

AES
key

Symmetric key used for
encryption, decryption,
and message
authentication

Size -
Strength
128 or 256
bits - 128 or
256 bits

Type -
Category
Symmetric
key - CSP

HMAC
key

Symmetric key used for
message authentication

512 bits -
256 bits

Symmetric
key - CSP

Generated
By

Established
By

Used By

AES-CBC
AES-
CCM
AES-
CMAC
AES-CTR
AES-ECB
AES-XTS
HMAC-
SHA-1
HMAC-
SHA2-
256
HMAC-
SHA2-
384
HMAC-
SHA2-
512
HMAC-
SHA3-
224
HMAC-
SHA3-
256
HMAC-
SHA3-
384
HMAC-
SHA3-
512

Table 15: SSP Table 1

Name

Input - Output

Storage

Storage Duration

Zeroization  Related

SSPs

AES key

Input
parameter

Hardware
register:Plaintext
Hardware FIFO:Plaintext

Until module is powered
off

Power-off

Page 23 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Name

Input - Output

Storage

Storage Duration

Zeroization  Related

SSPs

HMAC
key

Input
parameter

Table 16: SSP Table 2

Hardware
register:Plaintext
Hardware FIFO:Plaintext

Until module is powered
off

Power-off

Page 24 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

10 Self-Tests

10.1 Pre-Operational Self-Tests

N/A for this module.

The  Qualcomm®  Crypto  Engine  Core  is  solely  implemented  in  hardware  and  does  not  have  any  software  or
firmware components. As such, the module does not perform any pre-operational software/firmware integrity
test. Instead, the module performs the CASTs listed in Conditional Self-tests section.

10.2 Conditional Self-Tests

Algorithm or
Test
AES-CCM
(A4289)

Test
Properties
256 bit
key

Test
Method
KAT

Indicator

Test
Type
CAST  Module becomes

Details

Conditions

Encryption,
decryption

Encryption,
decryption

Performed
during module
power-up

Performed
during module
power-up

MAC tag
computation and
verification

Performed
during module
power-up

MAC tag
computation and
verification

Performed
during module
power-up

MAC tag
computation and
verification

Performed
during module
power-up

MAC tag
computation and
verification

Performed
during module
power-up

MAC tag
computation and
verification

Performed
during module
power-up

operational and
services are available
for use
CAST  Module becomes

operational and
services are available
for use
CAST  Module becomes

operational and
services are available
for use
CAST  Module becomes

operational and
services are available
for use
CAST  Module becomes

operational and
services are available
for use
CAST  Module becomes

operational and
services are available
for use
CAST  Module becomes

operational and
services are available
for use

AES-ECB
(A4289)

256 bit
key

KAT

AES-CMAC
(A4289)

256 bit
key

KAT

HMAC-SHA-
1 (A4289)

512 bit
key

KAT

HMAC-
SHA2-256
(A4289)

HMAC-
SHA2-512
(A4289)

HMAC-
SHA3-512
(A4289)

512 bit
key

KAT

512 bit
key

KAT

512 bit
key

KAT

Table 17: Conditional Self-Tests

Page 25 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Cryptographic algorithm self-tests (CASTs) are automatically performed during power-up of the Qualcomm®
Crypto Engine Core without any operator intervention. During CAST execution, no services are available, and
input and output are inhibited by the Qualcomm® Crypto Engine Core control logic.

10.3 Periodic Self-Test Information

N/A for this module.

Algorithm or Test
AES-CCM (A4289)  KAT

Test Method

Test Type
CAST

CAST

CAST

CAST

CAST

CAST

CAST

AES-ECB (A4289)

KAT

AES-CMAC
(A4289)
HMAC-SHA-1
(A4289)
HMAC-SHA2-256
(A4289)
HMAC-SHA2-512
(A4289)
HMAC-SHA3-512
(A4289)

KAT

KAT

KAT

KAT

KAT

Table 18: Conditional Periodic Information

10.4 Error States

Period
On demand

On demand

On demand

On demand

On demand

On demand

On demand

Periodic Method
Manually by power
cycling
Manually by power
cycling
Manually by power
cycling
Manually by power
cycling
Manually by power
cycling
Manually by power
cycling
Manually by power
cycling

Name  Description

Conditions  Recovery

Indicator

Error  No cryptographic operation can be performed.

No data input or output is possible.

Table 19: Error States

KAT
failure

Method
Power
cycling

BIST_FAILURE
indicator is set

If any of the self-tests  fail, the Qualcomm Crypto Engine Core will enter the error state. Data output is
prohibited, and no further cryptographic operation is allowed in the error state.  The Qualcomm® Crypto
Engine Core control logic enforces this prohibition by preventing external usage while the module is in the
error state. In addition, neither caller-induced nor internal errors reveal any sensitive material to callers.

Once the Qualcomm® Crypto Engine Core is in the error state, it will only respond to a module reset command.
A reset will cause the Qualcomm® Crypto Engine Core to re-execute its CASTs. The Qualcomm® Crypto Engine
Core will remain unavailable until it passes its CASTs.

10.5 Operator Initiation of Self-Tests

The operator can initiate the cryptographic algorithm self-tests by power cycling the module.
Page 26 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

Page 27 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

11 Life-Cycle Assurance

11.1 Installation, Initialization, and Startup Procedures

The Qualcomm® Crypto Engine Core is a sub-chip module that runs on the Snapdragon 8 Gen 3 Mobile Platform
SoC.

The vendor uses a trusted delivery courier to transport the SoC to their customers. On the reception of the SoC,
the operator shall first check all sides of the box to verify that it has not been tampered with during the shipment.
Then, after opening the box the operator shall verify that the moisture barrier bag is still sealed and does not
present any trace of tampering. Finally, after retrieving the SoC, the operator shall perform a visual inspection of
the external package of the module; it should look like the picture in Figure 2.

If one of these verifications fails, the operator shall contact their Qualcomm Technologies’ representative who
released the delivery before operating the module. Once the product is received by the customer and powered
up, the tests defined in the Self-Tests section will be executed automatically and without operator intervention.

11.2 Administrator Guidance

The operation of the Qualcomm® Crypto Engine Core does not need FIPS 140-3 specific guidance. The FIPS 140-
3 functional requirements are always met.

For using the cryptographic services of the Qualcomm® Crypto Engine Core, the manual for the Qualcomm®
Crypto Engine Core covers the description of the register set as well as the use of the FIFOs channels should be
used.

11.3 Non-Administrator Guidance

There is no specific non-Administrator guidance required for the module.

11.4 Design and Rules

N/A Therefore no specific design or rules to be followed.

11.5 Maintenance Requirements

N/A There are no maintenance requirements.

11.6 End of Life

Because the module does not have persistent storage, all SSPs are zeroized and the module is securely sanitized
when powered down. Thus, the module may be distributed to other operators or disposed of after each power
off.

Page 28 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

11.7 Additional Information

ClearCase, a version control system from IBM/Rational, is used to manage the revision control of the hardware
code (Verilog code) and hardware documentation. The ClearCase version control system provides version control,
workspace management, parallel development support and build auditing. The Verilog code is maintained within
the ClearCase database used by Qualcomm Technologies, Inc.

Page 29 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

Qualcomm® Crypto Engine Core

FIPS 140-3 Non-Proprietary Security Policy

12 Mitigation of Other Attacks

12.1 Attack List

The Qualcomm Crypto Engine Core does not implement security mechanisms to mitigate other attacks.

Page 30 of 30
© 2025 Qualcomm Technologies, Inc. and/or its affiliated companies. All rights reserved.

