Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Mar 20 02:34:11 2022
| Host         : PC-gram16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.480        0.000                      0                 1731        0.052        0.000                      0                 1731        4.020        0.000                       0                   813  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.480        0.000                      0                 1731        0.052        0.000                      0                 1731        4.020        0.000                       0                   813  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 4.666ns (49.599%)  route 4.741ns (50.401%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.646     2.940    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/Q
                         net (fo=48, routed)          1.204     4.600    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[31]_i_31_0[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26/O
                         net (fo=2, routed)           0.710     5.434    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30/O
                         net (fo=1, routed)           0.000     5.558    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32/O[1]
                         net (fo=3, routed)           0.842     7.284    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32_n_6
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.303     7.587 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23/O
                         net (fo=1, routed)           0.555     8.142    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.692 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.809 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.809    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.048 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_11/O[2]
                         net (fo=1, routed)           0.644     9.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_11_n_5
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.848    10.540 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[31]_i_6/O[2]
                         net (fo=3, routed)           0.318    10.858    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[31]_i_6_n_5
    SLICE_X42Y92         LUT3 (Prop_lut3_I1_O)        0.302    11.160 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[29]_i_2/O
                         net (fo=1, routed)           0.468    11.628    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[29]_i_2_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.013 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.013    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.347 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.347    design_1_i/hls_macc_0/inst/mul_ln20_fu_83_p2[31]
    SLICE_X40Y91         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.478    12.657    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y91         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[31]/C
                         clock pessimism              0.262    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.062    12.827    design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[31]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 4.555ns (48.998%)  route 4.741ns (51.002%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.646     2.940    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/Q
                         net (fo=48, routed)          1.204     4.600    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[31]_i_31_0[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26/O
                         net (fo=2, routed)           0.710     5.434    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30/O
                         net (fo=1, routed)           0.000     5.558    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32/O[1]
                         net (fo=3, routed)           0.842     7.284    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32_n_6
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.303     7.587 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23/O
                         net (fo=1, routed)           0.555     8.142    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.692 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.809 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.809    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.048 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_11/O[2]
                         net (fo=1, routed)           0.644     9.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_11_n_5
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.848    10.540 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[31]_i_6/O[2]
                         net (fo=3, routed)           0.318    10.858    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[31]_i_6_n_5
    SLICE_X42Y92         LUT3 (Prop_lut3_I1_O)        0.302    11.160 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[29]_i_2/O
                         net (fo=1, routed)           0.468    11.628    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[29]_i_2_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.013 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.013    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.236 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.236    design_1_i/hls_macc_0/inst/mul_ln20_fu_83_p2[30]
    SLICE_X40Y91         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.478    12.657    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y91         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[30]/C
                         clock pessimism              0.262    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.062    12.827    design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[30]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 4.240ns (46.631%)  route 4.853ns (53.369%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.646     2.940    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/Q
                         net (fo=48, routed)          1.204     4.600    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[31]_i_31_0[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26/O
                         net (fo=2, routed)           0.710     5.434    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30/O
                         net (fo=1, routed)           0.000     5.558    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32/O[1]
                         net (fo=3, routed)           0.842     7.284    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32_n_6
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.303     7.587 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23/O
                         net (fo=1, routed)           0.555     8.142    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.692 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.809 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.809    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.048 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_11/O[2]
                         net (fo=1, routed)           0.644     9.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_11_n_5
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.548    10.240 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[31]_i_6/O[0]
                         net (fo=3, routed)           0.434    10.674    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[31]_i_6_n_7
    SLICE_X42Y92         LUT3 (Prop_lut3_I1_O)        0.299    10.973 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[29]_i_4/O
                         net (fo=1, routed)           0.464    11.437    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[29]_i_4_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    12.033 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.033    design_1_i/hls_macc_0/inst/mul_ln20_fu_83_p2[29]
    SLICE_X40Y90         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.477    12.656    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y90         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[29]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[29]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 4.181ns (46.283%)  route 4.853ns (53.717%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.646     2.940    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/Q
                         net (fo=48, routed)          1.204     4.600    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[31]_i_31_0[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26/O
                         net (fo=2, routed)           0.710     5.434    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30/O
                         net (fo=1, routed)           0.000     5.558    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32/O[1]
                         net (fo=3, routed)           0.842     7.284    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32_n_6
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.303     7.587 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23/O
                         net (fo=1, routed)           0.555     8.142    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.692 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.809 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.809    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.048 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_11/O[2]
                         net (fo=1, routed)           0.644     9.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_11_n_5
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.548    10.240 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[31]_i_6/O[0]
                         net (fo=3, routed)           0.434    10.674    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[31]_i_6_n_7
    SLICE_X42Y92         LUT3 (Prop_lut3_I1_O)        0.299    10.973 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[29]_i_4/O
                         net (fo=1, routed)           0.464    11.437    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[29]_i_4_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.974 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hls_macc_0/inst/mul_ln20_fu_83_p2[28]
    SLICE_X40Y90         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.477    12.656    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y90         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[28]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[28]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.126ns (46.729%)  route 4.704ns (53.271%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.646     2.940    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/Q
                         net (fo=48, routed)          1.204     4.600    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[31]_i_31_0[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26/O
                         net (fo=2, routed)           0.710     5.434    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30/O
                         net (fo=1, routed)           0.000     5.558    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32/O[1]
                         net (fo=3, routed)           0.842     7.284    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32_n_6
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.303     7.587 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23/O
                         net (fo=1, routed)           0.555     8.142    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.692 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11/O[1]
                         net (fo=3, routed)           0.753     9.768    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11_n_6
    SLICE_X35Y89         LUT4 (Prop_lut4_I1_O)        0.300    10.068 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[25]_i_5/O
                         net (fo=1, routed)           0.639    10.708    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[25]_i_5_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    11.436 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.770 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.770    design_1_i/hls_macc_0/inst/mul_ln20_fu_83_p2[27]
    SLICE_X40Y90         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.477    12.656    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y90         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[27]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[27]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 4.015ns (46.051%)  route 4.704ns (53.949%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.646     2.940    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/Q
                         net (fo=48, routed)          1.204     4.600    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[31]_i_31_0[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26/O
                         net (fo=2, routed)           0.710     5.434    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30/O
                         net (fo=1, routed)           0.000     5.558    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32/O[1]
                         net (fo=3, routed)           0.842     7.284    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32_n_6
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.303     7.587 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23/O
                         net (fo=1, routed)           0.555     8.142    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.692 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11/O[1]
                         net (fo=3, routed)           0.753     9.768    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11_n_6
    SLICE_X35Y89         LUT4 (Prop_lut4_I1_O)        0.300    10.068 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[25]_i_5/O
                         net (fo=1, routed)           0.639    10.708    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[25]_i_5_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    11.436 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.659 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.659    design_1_i/hls_macc_0/inst/mul_ln20_fu_83_p2[26]
    SLICE_X40Y90         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.477    12.656    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y90         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[26]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[26]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 3.881ns (45.209%)  route 4.704ns (54.791%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.646     2.940    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/Q
                         net (fo=48, routed)          1.204     4.600    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[31]_i_31_0[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26/O
                         net (fo=2, routed)           0.710     5.434    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30/O
                         net (fo=1, routed)           0.000     5.558    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32/O[1]
                         net (fo=3, routed)           0.842     7.284    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32_n_6
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.303     7.587 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23/O
                         net (fo=1, routed)           0.555     8.142    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.692 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11/O[1]
                         net (fo=3, routed)           0.753     9.768    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11_n_6
    SLICE_X35Y89         LUT4 (Prop_lut4_I1_O)        0.300    10.068 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[25]_i_5/O
                         net (fo=1, routed)           0.639    10.708    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[25]_i_5_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.817    11.525 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.525    design_1_i/hls_macc_0/inst/mul_ln20_fu_83_p2[25]
    SLICE_X40Y89         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.477    12.656    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[25]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[25]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 3.822ns (44.829%)  route 4.704ns (55.171%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.646     2.940    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/Q
                         net (fo=48, routed)          1.204     4.600    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[31]_i_31_0[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26/O
                         net (fo=2, routed)           0.710     5.434    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30/O
                         net (fo=1, routed)           0.000     5.558    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32/O[1]
                         net (fo=3, routed)           0.842     7.284    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32_n_6
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.303     7.587 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23/O
                         net (fo=1, routed)           0.555     8.142    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.692 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11/O[1]
                         net (fo=3, routed)           0.753     9.768    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11_n_6
    SLICE_X35Y89         LUT4 (Prop_lut4_I1_O)        0.300    10.068 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[25]_i_5/O
                         net (fo=1, routed)           0.639    10.708    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[25]_i_5_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    11.466 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.466    design_1_i/hls_macc_0/inst/mul_ln20_fu_83_p2[24]
    SLICE_X40Y89         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.477    12.656    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[24]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[24]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 3.673ns (43.848%)  route 4.704ns (56.152%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.646     2.940    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/Q
                         net (fo=48, routed)          1.204     4.600    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[31]_i_31_0[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26/O
                         net (fo=2, routed)           0.710     5.434    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30/O
                         net (fo=1, routed)           0.000     5.558    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32/O[1]
                         net (fo=3, routed)           0.842     7.284    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32_n_6
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.303     7.587 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23/O
                         net (fo=1, routed)           0.555     8.142    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.692 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.692    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11/O[1]
                         net (fo=3, routed)           0.753     9.768    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_11_n_6
    SLICE_X35Y89         LUT4 (Prop_lut4_I1_O)        0.300    10.068 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[25]_i_5/O
                         net (fo=1, routed)           0.639    10.708    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[25]_i_5_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.609    11.317 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.317    design_1_i/hls_macc_0/inst/mul_ln20_fu_83_p2[23]
    SLICE_X40Y89         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.477    12.656    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[23]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[23]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 3.501ns (43.502%)  route 4.547ns (56.498%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.646     2.940    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/hls_macc_0/inst/a_read_reg_120_reg[7]/Q
                         net (fo=48, routed)          1.204     4.600    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[31]_i_31_0[7]
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     4.724 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26/O
                         net (fo=2, routed)           0.710     5.434    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_26_n_0
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.124     5.558 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30/O
                         net (fo=1, routed)           0.000     5.558    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[8]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.108    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[8]_i_11_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32/O[1]
                         net (fo=3, routed)           0.842     7.284    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_32_n_6
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.303     7.587 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23/O
                         net (fo=1, routed)           0.555     8.142    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_23_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579     8.721 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11/O[2]
                         net (fo=3, routed)           0.749     9.470    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_11_n_5
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.301     9.771 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_4/O
                         net (fo=1, routed)           0.486    10.258    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125[21]_i_4_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.765 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[21]_i_1_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.988 r  design_1_i/hls_macc_0/inst/mul_32s_32s_32_1_1_U1/mul_ln20_reg_125_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.988    design_1_i/hls_macc_0/inst/mul_ln20_fu_83_p2[22]
    SLICE_X40Y89         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.477    12.656    design_1_i/hls_macc_0/inst/ap_clk
    SLICE_X40Y89         FDRE                                         r  design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[22]/C
                         clock pessimism              0.262    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.062    12.826    design_1_i/hls_macc_0/inst/mul_ln20_reg_125_reg[22]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  1.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.110     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.059     1.095    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     0.976    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.041    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.546     0.882    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y79         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.078    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X49Y79         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.813     1.179    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y79         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.882    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.075     0.957    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.112     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.110     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/int_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.154%)  route 0.075ns (28.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.554     0.890    design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X35Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/int_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/int_a_reg[6]/Q
                         net (fo=3, routed)           0.075     1.106    design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/int_a_reg[31]_0[6]
    SLICE_X34Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.151 r  design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.151    design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/rdata[6]_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.820     1.186    design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X34Y85         FDRE                                         r  design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[6]/C
                         clock pessimism             -0.283     0.903    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.121     1.024    design_1_i/hls_macc_0/inst/HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y85    design_1_i/hls_macc_0/inst/a_read_reg_120_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y86    design_1_i/hls_macc_0/inst/a_read_reg_120_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y87    design_1_i/hls_macc_0/inst/a_read_reg_120_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y86    design_1_i/hls_macc_0/inst/a_read_reg_120_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y87    design_1_i/hls_macc_0/inst/a_read_reg_120_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y92    design_1_i/hls_macc_0/inst/a_read_reg_120_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y92    design_1_i/hls_macc_0/inst/a_read_reg_120_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y92    design_1_i/hls_macc_0/inst/a_read_reg_120_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y92    design_1_i/hls_macc_0/inst/a_read_reg_120_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.458ns  (logic 0.124ns (5.044%)  route 2.334ns (94.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.831     1.831    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.955 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.504     2.458    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X49Y79         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         1.466     2.645    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y79         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.045ns (4.656%)  route 0.921ns (95.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.744     0.744    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.789 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.178     0.966    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X49Y79         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=813, routed)         0.813     1.179    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y79         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





