# Design Uncertainties

* What happens when there's a read/write to a memory location?
* Can tag/flow rules be associated with all SystemVerilog operations?
* At some point, does it make sense to pass a precise tag from one part into a conservative tag input of another?

