Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jul  9 12:52:30 2021
| Host         : moe running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file vga_maze_top_methodology_drc_routed.rpt -pb vga_maze_top_methodology_drc_routed.pb -rpx vga_maze_top_methodology_drc_routed.rpx
| Design       : vga_maze_top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+--------------------------------------------------------+------------+
| Rule   | Severity | Description                                            | Violations |
+--------+----------+--------------------------------------------------------+------------+
| XDCC-1 | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7 | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+--------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk [get_ports clk] (Source: /home/carv/Documents/Vivado_Projects/hy220_ex2_csd4334/hy220_ex2_csd4334.srcs/constrs_1/imports/hw2_code/vga_maze.xdc (Line: 14))
Previous: create_clock -period 10.000 [get_ports clk] (Source: /home/carv/Documents/Vivado_Projects/hy220_ex2_csd4334/hy220_ex2_csd4334.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk [get_ports clk] (Source: /home/carv/Documents/Vivado_Projects/hy220_ex2_csd4334/hy220_ex2_csd4334.srcs/constrs_1/imports/hw2_code/vga_maze.xdc (Line: 14))
Previous: create_clock -period 10.000 [get_ports clk] (Source: /home/carv/Documents/Vivado_Projects/hy220_ex2_csd4334/hy220_ex2_csd4334.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


