; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_28(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %6 = shl i32 %5, 7, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 2, !dbg !12
  %9 = and i32 %8, 124, !dbg !12
  %10 = lshr i32 %7, 5, !dbg !12
  %11 = shl i32 %7, 1, !dbg !12
  %12 = and i32 %11, 126, !dbg !12
  %13 = or disjoint i32 %6, %9, !dbg !13
  %14 = or disjoint i32 %6, %12, !dbg !13
  %15 = icmp slt i32 %13, 2560, !dbg !14
  %16 = icmp slt i32 %14, 2560, !dbg !14
  %.frozen = freeze i32 %13, !dbg !15
  %17 = sdiv i32 %.frozen, 640, !dbg !15
  %18 = mul i32 %17, 640, !dbg !16
  %.decomposed = sub i32 %.frozen, %18, !dbg !16
  %19 = and i32 %7, 32, !dbg !17
  %.not = icmp eq i32 %19, 0, !dbg !17
  %20 = select i1 %.not, i32 0, i32 640, !dbg !17
  %21 = add nsw i32 %.decomposed, %20, !dbg !18
  %22 = mul i32 %17, 1280, !dbg !19
  %23 = add i32 %21, %22, !dbg !20
  %24 = sext i32 %23 to i64, !dbg !21
  %25 = getelementptr float, ptr addrspace(1) %1, i64 %24, !dbg !21
  %26 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %25, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15, i32 0, i1 %15) #3, !dbg !22
  %27 = extractvalue { i32, i32, i32, i32 } %26, 0, !dbg !22
  %28 = extractvalue { i32, i32, i32, i32 } %26, 1, !dbg !22
  %29 = extractvalue { i32, i32, i32, i32 } %26, 2, !dbg !22
  %30 = extractvalue { i32, i32, i32, i32 } %26, 3, !dbg !22
  %31 = and i32 %10, 1, !dbg !23
  %32 = shl nuw nsw i32 %9, 1, !dbg !23
  %33 = or disjoint i32 %32, %31, !dbg !23
  %34 = getelementptr float, ptr addrspace(3) @global_smem, i32 %33, !dbg !23
  %35 = select i1 %15, i32 %27, i32 0, !dbg !27
  %36 = insertelement <1 x i32> poison, i32 %35, i64 0, !dbg !23
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %34, <1 x i32> %36, i1 true) #3, !dbg !23
  %37 = or disjoint i32 %32, 2, !dbg !23
  %38 = or disjoint i32 %37, %31, !dbg !23
  %39 = getelementptr float, ptr addrspace(3) @global_smem, i32 %38, !dbg !23
  %40 = select i1 %15, i32 %28, i32 0, !dbg !27
  %41 = insertelement <1 x i32> poison, i32 %40, i64 0, !dbg !23
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %39, <1 x i32> %41, i1 true) #3, !dbg !23
  %42 = or disjoint i32 %32, 4, !dbg !23
  %43 = or disjoint i32 %42, %31, !dbg !23
  %44 = getelementptr float, ptr addrspace(3) @global_smem, i32 %43, !dbg !23
  %45 = select i1 %15, i32 %29, i32 0, !dbg !27
  %46 = insertelement <1 x i32> poison, i32 %45, i64 0, !dbg !23
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %44, <1 x i32> %46, i1 true) #3, !dbg !23
  %47 = or disjoint i32 %32, 6, !dbg !23
  %48 = or disjoint i32 %47, %31, !dbg !23
  %49 = getelementptr float, ptr addrspace(3) @global_smem, i32 %48, !dbg !23
  %50 = select i1 %15, i32 %30, i32 0, !dbg !27
  %51 = insertelement <1 x i32> poison, i32 %50, i64 0, !dbg !23
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %49, <1 x i32> %51, i1 true) #3, !dbg !23
  tail call void @llvm.nvvm.barrier0(), !dbg !23
  %52 = icmp slt i32 %7, 256, !dbg !23
  %53 = getelementptr float, ptr addrspace(3) @global_smem, i32 %7, !dbg !23
  %54 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %53, i1 %52) #3, !dbg !23
  %55 = bitcast i32 %54 to float, !dbg !23
  %56 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %54, i32 1, i32 31), !dbg !23
  %57 = bitcast i32 %56 to float, !dbg !23
  %58 = fadd float %55, %57, !dbg !28
  %59 = and i32 %7, 1, !dbg !23
  %60 = icmp eq i32 %59, 0, !dbg !23
  %61 = and i1 %52, %60, !dbg !23
  %62 = bitcast float %58 to <1 x i32>, !dbg !23
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %53, <1 x i32> %62, i1 %61) #3, !dbg !23
  %63 = getelementptr i8, ptr addrspace(3) %53, i32 256, !dbg !23
  %64 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %63, i1 %52) #3, !dbg !23
  %65 = bitcast i32 %64 to float, !dbg !23
  %66 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %64, i32 1, i32 31), !dbg !23
  %67 = bitcast i32 %66 to float, !dbg !23
  %68 = fadd float %65, %67, !dbg !28
  %69 = bitcast float %68 to <1 x i32>, !dbg !23
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %63, <1 x i32> %69, i1 %61) #3, !dbg !23
  %70 = getelementptr i8, ptr addrspace(3) %53, i32 512, !dbg !23
  %71 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %70, i1 %52) #3, !dbg !23
  %72 = bitcast i32 %71 to float, !dbg !23
  %73 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %71, i32 1, i32 31), !dbg !23
  %74 = bitcast i32 %73 to float, !dbg !23
  %75 = fadd float %72, %74, !dbg !28
  %76 = bitcast float %75 to <1 x i32>, !dbg !23
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %70, <1 x i32> %76, i1 %61) #3, !dbg !23
  %77 = getelementptr i8, ptr addrspace(3) %53, i32 768, !dbg !23
  %78 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %77, i1 %52) #3, !dbg !23
  %79 = bitcast i32 %78 to float, !dbg !23
  %80 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %78, i32 1, i32 31), !dbg !23
  %81 = bitcast i32 %80 to float, !dbg !23
  %82 = fadd float %79, %81, !dbg !28
  %83 = bitcast float %82 to <1 x i32>, !dbg !23
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %77, <1 x i32> %83, i1 %61) #3, !dbg !23
  tail call void @llvm.nvvm.barrier0(), !dbg !23
  %84 = getelementptr float, ptr addrspace(3) @global_smem, i32 %32, !dbg !23
  %85 = load i32, ptr addrspace(3) %84, align 16, !dbg !23
  %86 = getelementptr float, ptr addrspace(3) @global_smem, i32 %37, !dbg !23
  %87 = load i32, ptr addrspace(3) %86, align 8, !dbg !23
  %88 = getelementptr float, ptr addrspace(3) @global_smem, i32 %42, !dbg !23
  %89 = load i32, ptr addrspace(3) %88, align 16, !dbg !23
  %90 = getelementptr float, ptr addrspace(3) @global_smem, i32 %47, !dbg !23
  %91 = load i32, ptr addrspace(3) %90, align 8, !dbg !23
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %92 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %9, !dbg !30
  tail call void asm sideeffect "@$5 st.shared.v4.b32 [ $0 + 0 ], { $1, $2, $3, $4 };", "r,r,r,r,r,b"(ptr addrspace(3) %92, i32 %85, i32 %87, i32 %89, i32 %91, i1 true) #3, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %93 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !30
  %94 = load float, ptr addrspace(3) %93, align 8, !dbg !30
  %95 = getelementptr inbounds i8, ptr addrspace(3) %93, i32 4, !dbg !30
  %96 = load float, ptr addrspace(3) %95, align 4, !dbg !30
  %97 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %94, float 2.560000e+02) #3, !dbg !30
  %98 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %96, float 2.560000e+02) #3, !dbg !30
  tail call void @llvm.nvvm.barrier0(), !dbg !31
  %99 = sext i32 %14 to i64, !dbg !32
  %100 = getelementptr float, ptr addrspace(1) %0, i64 %99, !dbg !32
  %101 = bitcast float %97 to i32, !dbg !33
  %102 = bitcast float %98 to i32, !dbg !33
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %101, i32 %102, ptr addrspace(1) %100, i1 %16) #3, !dbg !33
  ret void, !dbg !34
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c2iyikql62pod364bgf2ci2k4eawrbhb6tkcqp3bd7fkfkw664io.py", directory: "inductor_cache/2i")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_28, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_mean_relu_28, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_no_training_mean_relu_28", linkageName: "triton_per_fused__native_batch_norm_legit_no_training_mean_relu_28", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 31, column: 19, scope: !7)
!16 = !DILocation(line: 30, column: 19, scope: !7)
!17 = !DILocation(line: 33, column: 39, scope: !7)
!18 = !DILocation(line: 33, column: 35, scope: !7)
!19 = !DILocation(line: 33, column: 49, scope: !7)
!20 = !DILocation(line: 33, column: 44, scope: !7)
!21 = !DILocation(line: 33, column: 30, scope: !7)
!22 = !DILocation(line: 33, column: 54, scope: !7)
!23 = !DILocation(line: 267, column: 36, scope: !24, inlinedAt: !26)
!24 = distinct !DILexicalBlockFile(scope: !7, file: !25, discriminator: 0)
!25 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!26 = !DILocation(line: 36, column: 24, scope: !7)
!27 = !DILocation(line: 35, column: 33, scope: !7)
!28 = !DILocation(line: 256, column: 15, scope: !29, inlinedAt: !26)
!29 = distinct !DILexicalBlockFile(scope: !24, file: !25, discriminator: 0)
!30 = !DILocation(line: 38, column: 18, scope: !7)
!31 = !DILocation(line: 39, column: 4, scope: !7)
!32 = !DILocation(line: 40, column: 28, scope: !7)
!33 = !DILocation(line: 40, column: 39, scope: !7)
!34 = !DILocation(line: 40, column: 4, scope: !7)
