{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486419928006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486419928008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  6 17:25:27 2017 " "Processing started: Mon Feb  6 17:25:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486419928008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486419928008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FREQ -c FREQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off FREQ -c FREQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486419928008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1486419928912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1486419928913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-decoder " "Found design unit 1: sevenseg-decoder" {  } { { "sevenseg.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/lab02/sevenseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486419942419 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/lab02/sevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486419942419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486419942419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FREQ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FREQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQ-lab02 " "Found design unit 1: FREQ-lab02" {  } { { "FREQ.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/lab02/FREQ.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486419942421 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQ " "Found entity 1: FREQ" {  } { { "FREQ.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/lab02/FREQ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486419942421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486419942421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_gen-lab02 " "Found design unit 1: freq_gen-lab02" {  } { { "freq_gen.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/lab02/freq_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486419942424 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_gen " "Found entity 1: freq_gen" {  } { { "freq_gen.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/lab02/freq_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486419942424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486419942424 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "key freq_gen.vhd(23) " "VHDL error at freq_gen.vhd(23): object \"key\" is used but not declared" {  } { { "freq_gen.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/lab02/freq_gen.vhd" 23 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1486419942425 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clock_50 freq_gen.vhd(20) " "VHDL error at freq_gen.vhd(20): object \"clock_50\" is used but not declared" {  } { { "freq_gen.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/lab02/freq_gen.vhd" 20 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1486419942425 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "key freq_gen.vhd(20) " "VHDL error at freq_gen.vhd(20): object \"key\" is used but not declared" {  } { { "freq_gen.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/lab02/freq_gen.vhd" 20 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1486419942425 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1281 " "Peak virtual memory: 1281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486419942593 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb  6 17:25:42 2017 " "Processing ended: Mon Feb  6 17:25:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486419942593 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486419942593 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486419942593 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486419942593 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486419942799 ""}
