<BODY BGCOLOR="lightyellow">
<HTML>
<HEAD>
<TITLE></TITLE>
</HEAD>
<BODY>
<CENTER><FONT SIZE=4 FACE="Arial">
<B><B><FONT SIZE=2 COLOR=black>2017 1 Renaissance Engineering Year 2 (Computer Engineering)</FONT></B></B>
</FONT>
<BR>
<FONT SIZE=2 FACE="Arial">

</FONT></center>
<HR SIZE=2>
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2001</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>ALGORITHMS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#FF00FF>U15% & onwards students are also required to read CE/CZ1012</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1001 & CE1007 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1001 & CZ1007 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1007 & MH1812 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1007 & MH1812</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CSC202</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC, EEE, EEEC, IEEC, IEM</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction to algorithms, basics for analysis of algorithms, sorting, searching, graphs, basic computability and complexity theory
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2002</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>OBJECT ORIENTED DESIGN & PROGRAMMING</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1007 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1007</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE105</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC, EEE, EEEC, IEEC, IEM</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction to Object Orientated Programming; Interface and implementation; Designing with Classes and Objects; Inheritance and polymorphism; Object Relationships; Framework and Reuse; Persistent Objects; Design patterns; Object Oriented Programming Language


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2003</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>DIGITAL SYSTEMS DESIGN</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1005 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1005</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE201</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, EEE, EEEC, ENG, ME(DES), ME(NULL), ME(RMS), MEEC(DES), MEEC(NULL), MEEC(RMS)</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Review of Hardware Description Languages; Real-World Arithmetic; Control and Datapath design; Register Transfer Level (RTL) design in Verilog; Digital Design on FPGAs; Testbenches and Testing Strategies; Using design in registers, counters, shift registers, synchronous and asynchronous reset
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2004</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>CIRCUITS & SIGNAL ANALYSIS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1008 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1008 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1012 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1012</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE202</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, EEE, EEEC, ENG</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction to Signals & Systems; Basic DC Circuit Theory; Operational Amplifiers; Basic AC Circuit Theory; Time domain representation; Laplace transform; Applications of Laplace transform; Fourier series.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2005</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>OPERATING SYSTEMS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1006 & CE1007 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1006 & CZ1007</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE205</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, ENG</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Overview of Operating Systems (OS); Processes and Threads; Process Scheduling; Deadlock and Starvation; Memory Organization; Virtual Memory Management; File System Organization and Implementation; Input/Output (I/O) Management and Disk Scheduling; Issues in Real-time Operating Systems; Protection and Security.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2006</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>SOFTWARE ENGINEERING</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2002(Corequisite) OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ2002(Corequisite)</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE207</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, EEE, EEEC, ENG, ENG(EEE), IEEC, IEM</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction to Software Engineering; Software Engineering Process; Introduction to Requirements; Introduction to Software Specifications; Software Design and Construction; Testing and Integration; Software Maintenance; Software Project Management; Software Quality; Dependability and Security
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE2007</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>MICROPROCESSOR-BASED SYSTEMS DESIGN</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1006 & CE2004(Corequisite)</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE206</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, EEE, EEEC, ENG</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Microprocessor packages and pins; FPGA soft-core processors; Memory technology and characteristics; Digital peripherals and applications; Sensors and analogue signal conditioning; Data conversion; Actuator control; Displays; Higher integration for speed, electrical  power, or density;  Practical issues.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3001</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>ADVANCED COMPUTER ARCHITECTURE</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1006 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1006</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Processor System Design: CPU interfaces, clock, control, data & address bus; System firmware.
The CPU Architecture: including ISA, compiler relationship, control, pipelining, hazards,  CISC/RISC/VLIW and issues of ILP.
Memory Systems: cache, virtual memory systems and the MMU, access methods, reliability, error detection/correction.
Performance Enhancements: superscalar; branching issues, multithreading, scalability, co-processors and enhancement units.
Interfacing and Communications: I/O fundamentals, interrupts and interfacing, buses, protocols and arbitration.
Computer Arithmetic: range, precision, real numbers, floating point  and conversion, multi-precision arithmetic
Multiprocessing: multiprocessing architectures and interconnections, shared memory and coherence, memory solutions
Future directions: low power computing; testing, JTAG, system-on-chip and multi-core implementations, embedded systems issues, comparison of computational on CPU, DSP, FPGA and GPU.

</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3002</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>SENSORS, INTERFACING & CONTROL</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2004</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE208</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CE(2004-2010), CSC, CSEC, EEE, EEEC, ENG</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Introduction: Principles of Sensors and Transducers, Temperature and Displacement Transducers.
The Basic Transistor Amplifier: Transistor operation as a linear device, Limitations.
Operational Amplifiers: Op-Amp Basics, Signal Conditioning Circuits ? Non-Inverting, Inverting amplifiers, Buffer, Summation, Difference and Instrumentation amplifiers, Op-Amp Specifications, Signal conditioning circuit design.
Passive and Active Filters: Low-pass, High-pass, Band-pass and Band-reject filters, Integration and Differentiation functionalities of filters, Filter Design.
Signal Conversion: Analog-to-Digital Converter and Digital-to-Analog Converter.
Control Systems: Elements of a feedback control system, Sampled data control system, Proportional, Integral, Derivative Controllers, Stability, Computers in Process Control.  

</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3003</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>MICROCONTROLLER PROGRAMMING</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2005 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ2005</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Discrete-time signals: Conversion of analogue signals to discrete time representation, digital representation of signals, sampling and sampling theorem, aliasing introduced by sampling, reconstruction of signals, sample rate conversion. 

Z-transform: Z-transform, properties of z-transforms, transfer functions, bilinear transformation, causality and stability, determining frequency response from poles and zeroes. 
Fourier Transform: Discrete-time Fourier transform, properties of Fourier transforms, Fourier transforms for periodic signals and applications of the Fourier transforms
Basic DSP Concepts: Meaning of frequency in discrete-time signals, discrete-time frequency analysis, DTFT and DFT, how to interpret DFT (cycles/sample vs. cycles/sec, zero-padding, spectral leakage and windowing), fast algorithms (FFT) for spectral analysis, discrete-time filters (moving average, autoregressive, and their combination).
Analysis and design of digital filters: Analysis of filters, impulse response, frequency response (magnitude vs. phase, ripple and group delay), FIR vs. IIR, stability of IIR filters, motivation for Z-transform, pole-zero analysis, design of FIR filters to specification (windowing and optimization techniques), design of IIR filters, classical designs (Butterworth, Chebyshev, etc)
Architectures and implementation: Algorithms for implementing filters, Convolution, correlation and their implementation, quantization, , quantization noise, factors affecting quantization of filter coefficients and practical issues such as limit-cycles and dead bands, up sampling and down sampling (how a 1-bit ADC and DAC work)
Examples and applications: Audio processing examples using DSP (equalization and reverb), speech processing examples (The spectrogram implementation methods in software and hardware (DSP architectures).  
Matlab exercises will accompany each of the above
Lab sessions will involve implementing DSP applications on a suitable DSP Chip. 


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3004</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>MULTIDISCIPLINARY DESIGN PROJECT</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   4.0 AU</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#FF00FF>Year 3 standing</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF></FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE279</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Seminars and Workshops ? Throughout the MDP, students will be required to attend relevant seminars and workshops that would help them understand the process and tools for designing, developing and marketing of real-world multidisciplinary products. These include both general and technical seminars. General seminars may cover topics such as guided innovation, multidisciplinary problem solving, working effectively in engineering teams, understanding effective marketing strategies, project management, professional, ethical and moral responsibilities etc. Technical seminars and workshops will be related to specific engineering methodology and tools that can help students implement their respective ideas. These may include systems engineering and design, large-scale web systems, embedded systems development tools, etc. In their implementation, students will have to factor in appropriate considerations for public health and safety, cultural, societal factors, environmental and other constraints as well as the needs for sustainable development.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3005</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>COMPUTER NETWORKS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1008 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1008 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1011 & CE1012 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CZ1011 & CZ1012</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE302</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to all Programme with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>(Admyr 2004-2010)</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available as UE to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCE, EEE</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Open system interconnect reference model network architecture. TCP/IP protocol suite and its operation. Protocols and standards at different layers. HDLC protocol. Local area networks. Performance analysis. Internetworking. Routing. Congestion control. X.25. Frame-relay network. ATM. Internet protocol. TCP and UDP protocols. The roles of transport and applications layers. Network applications. 


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>CE3006</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>DIGITAL COMMUNICATIONS</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1008 & CE2004 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE1011 & CE2004 OR</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>CE2004 & CZ1011</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=BROWN>Mutually exclusive with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=BROWN>CPE301</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>BCG, CSC, CSEC</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
Signal analysis. Signal transmission. Random signal and noise. Baseband data transmission. Bandwidth consideration. Digital modulation systems (amplitude-shift keying, phase-shift keying and frequency-shift keying). Data and phase synchronization. Data multiplexing. Error control techniques. Information theory and source coding.


</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>HY0001</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>ETHICS & MORAL REASONING</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   1.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF></FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=RED>Grade Type: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=RED>Pass/Fail</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>ACBS, ACC, AERO, ASEC, BCE, BCG, BEEC, BIE, CBE, CBEC, CE, CEEC, CSC, CSEC, CVEC, EEE, EEEC, ENE, ENEC, ENG, IEEC, IEM, MAT, ME(DES), ME(NULL), ME(RMS), MEEC(DES), MEEC(NULL), MEEC(RMS), MS, MTEC, REP 1, REP 3, REP 4</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to all Programme with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>(Admyr 2004-2013)</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
HY0001 will introduce students to three major ethical theories' utilitarianism, Kant's deontology, and virtue ethics. Then, four weeks will be devoted to teaching the ethical principles underlying academic integrity, research ethics, and intellectual property. Finally, students will discuss issues related to the ethics of environmental sustainability and conservation. All the while, students will be challenged apply the ethical theories learned to concrete moral problems, including world poverty, corporate accountability and whistleblowing, and workplace discrimination.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>ML0001</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>ABSOLUTE BASICS FOR CAREER</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   1.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF></FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=RED>Grade Type: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=RED>Pass/Fail</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to Programme: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>ACBS, ACC, ADM, BMS, BS, BSPY, BUS, CHEM, CHIN, ECMA, ECON, ECPP, ECPS, EESS, ELAH, ELH, ESPP, HIST, LMS, MAEC, MAEO, MATH, PHIL, PHY, PPGA, PSLM, PSMA, PSY, SOC, SSM</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=GREEN>Not available to all Programme with: </FONT></B></TD>
<TD COLSPAN="2"><B><FONT SIZE=2 COLOR=GREEN>(Admyr 2004-2014)-Direct Entry</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
In today's competitive world, it is essential that students learn the crucial career skills early to ensure a competitive edge sharpened with a heightened sense of workplace values and ethics.  This course takes students through a journey of career discovery, understanding and polishing of oneself which will then be translated into job application tools such as resumes and interview skills. 

All students will have the opportunity to undergo a robust Career Assessment Tool, which assesses their career options and career self and helps them chart a career action plan. They will also learn how to identify and articulate the concept of personal branding and applying that to resumes and interviews and online social media. Students will also be exposed to the basics of grooming to ensure that they are aware of the importance of first impressions in all situations. 

</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>RE2003</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>MECHANICAL & STRUCTURAL ENGINEERING II</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF>RE1003</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
The purpose of a mechanism is to transmit motion and force. This course introduces the students some basic mechanisms including linkages, cams and gears. Mechanisms are the building blocks of a machine. In a machine design problem, very often the first task is to determine the type and configurations of mechanisms to provide the desired motions. Once the kinematic issues are addressed, the dynamic analysis can then be performed. In this course, techniques for the kinematic and dynamic analyses of mechanisms will be covered. A course in the theory of mechanisms is essential for any mechanical engineer as the knowledge is fundamental in understanding the working of machines. Apart from analytical ability, it also provides students the opportunities to develop their design capability.

On structural analysis of trusses, beams and frames, the course covers the determination of deflection curve using the energy methods and principle of virtual work.

On vibration of structural systems, it covers the equations of motion of single degree and multiple degrees of freedom systems, effects of damping, and the structural response to ground excitations.

</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>RE2004</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>RENAISSANCE DESIGN I</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   4.0 AU</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF></FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
The Course begins with creative/innovative thinking preceding conceptual design generation and an appreciation of design methodology. Superimposed on this is an understanding of the significance of aesthetics in design. Finally students will be introduced to Computer-aided Design and Manufacturing and Computer-aided Engineering as enablers to bring to fruition their conceptual designs.
</TD>
</TR>
</TABLE>
&nbsp;
<TABLE >
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#0000FF>RE8005</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#0000FF>FINANCIAL MANAGEMENT</FONT></B></TD>
<TD WIDTH="50"><B><FONT  SIZE=2 COLOR=#0000FF>   3.0 AU</FONT></B></TD>
</TR>
<TR>
<TD WIDTH="100"><B><FONT SIZE=2 COLOR=#FF00FF>Prerequisite:</FONT></B></TD>
<TD WIDTH="500"><B><FONT SIZE=2 COLOR=#FF00FF>Only offered to Renaissance Engineering students</FONT></B></TD>
</TR>
<TR>
<TD><B><FONT SIZE=2 COLOR=#FF00FF></FONT></B></TD>
<TD COLSPAN="2"><B><FONT  SIZE=2 COLOR=#FF00FF></FONT></B></TD>
</TR>
<TR>
<TD WIDTH="650" colspan="3"><FONT SIZE=2>
The objective of this course is to provide students with a broad understanding of the key financial principles, concepts and analytical tools. This is an introductory course in finance. Topics include the time value of money, interest rates, bond and stock valuation, capital budgeting, risk and return, cost of capital, market efficiency, corporate financing and payout policy, and an introduction to options.
</TD>
</TR>
</TABLE>
&nbsp;
</CENTER>
</FORM>
</BODY>
</HTML>
