// verilog stuff goes here or st idk