$date
	Sun Oct 23 06:43:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#615634
b10101 &
b10101 %
1$
b10101 !
1"
#615635
0"
#615638
b1000000 &
b1000000 %
#615642
b100000 &
b100000 %
#615646
b10000 &
b10000 %
#615650
b1000 &
b1000 %
#615654
b100 &
b100 %
#615658
b10 &
b10 %
#615662
b1 &
1#
b1 %
#615666
b0 &
b0 %
0#
0$
#1660946
b111 &
b111 %
1$
b111 !
1"
#1660947
0"
#1660950
b10110 &
b10110 %
#1660954
b1011 &
b1011 %
#1660958
b100010 &
b100010 %
#1660962
b10001 &
b10001 %
#1660966
b110100 &
b110100 %
#1660970
b11010 &
b11010 %
#1660974
b1101 &
b1101 %
#1660978
b101000 &
b101000 %
#1660982
b10100 &
b10100 %
#1660986
b1010 &
b1010 %
#1660990
b101 &
b101 %
#1660994
b10000 &
b10000 %
#1660998
b1000 &
b1000 %
#1661002
b100 &
b100 %
#1661006
b10 &
b10 %
#1661010
b1 &
b1 %
1#
#1661014
b0 &
0#
b0 %
0$
#2655696
b10 !
1"
#2655698
b10 &
b10 %
1$
#2655699
0"
#2655702
b1 &
1#
b1 %
#2655706
b0 &
b0 %
0#
0$
#4500012
