
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 3.90

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.79 source latency fifo_count[4]$_DFF_PN0_/CLK ^
  -0.83 target latency mem[9][3]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.04 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data_regs[1][1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net147 (net)
                  0.30    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.40    0.51    0.39    1.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.02    1.64 ^ rd_data_regs[1][1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    14    0.98    0.60    0.45    0.58 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_1__leaf_clk (net)
                  0.60    0.01    0.59 ^ clkbuf_leaf_13_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    25    0.22    0.11    0.23    0.82 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_13_clk (net)
                  0.11    0.00    0.83 ^ rd_data_regs[1][1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.83   clock reconvergence pessimism
                          0.32    1.14   library removal time
                                  1.14   data required time
-----------------------------------------------------------------------------
                                  1.14   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: rd_en[0] (input port clocked by core_clock)
Endpoint: rd_data_regs[1][6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rd_en[0] (in)
                                         rd_en[0] (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.14    0.27    0.22    0.42 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2 (net)
                  0.27    0.00    0.42 ^ _4924_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     5    0.14    0.30    0.23    0.65 v _4924_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _1773_ (net)
                  0.30    0.00    0.65 v _3046_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.13    0.16    0.81 ^ _3046_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _2578_ (net)
                  0.13    0.00    0.81 ^ _3048_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.06    0.20    1.01 ^ _3048_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _2580_ (net)
                  0.06    0.00    1.01 ^ _3058_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.10    0.23    1.24 ^ _3058_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _2590_ (net)
                  0.10    0.00    1.24 ^ _3059_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.07    0.09    1.33 v _3059_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0579_ (net)
                  0.07    0.00    1.33 v rd_data_regs[1][6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.33   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    14    0.98    0.60    0.45    0.58 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_1__leaf_clk (net)
                  0.60    0.01    0.59 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.22    0.11    0.23    0.82 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1_clk (net)
                  0.11    0.00    0.83 ^ rd_data_regs[1][6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.83   clock reconvergence pessimism
                          0.06    0.88   library hold time
                                  0.88   data required time
-----------------------------------------------------------------------------
                                  0.88   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net147 (net)
                  0.30    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.40    0.51    0.39    1.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.02    1.65 ^ fifo_count[2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.12    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.56    0.42   10.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.01   10.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.21    0.11    0.22   10.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00   10.79 ^ fifo_count[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.79   clock reconvergence pessimism
                         -0.02   10.77   library recovery time
                                 10.77   data required time
-----------------------------------------------------------------------------
                                 10.77   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  9.13   slack (MET)


Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.56    0.42    0.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.01    0.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.21    0.11    0.22    0.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00    0.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.17    0.47    1.26 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net76 (net)
                  0.17    0.00    1.26 v _3188_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     8    0.11    0.29    0.22    1.48 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _2704_ (net)
                  0.29    0.00    1.48 ^ _5498_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.15    0.30    0.35    1.83 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _2751_ (net)
                  0.30    0.00    1.83 ^ _3190_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     4    0.10    0.20    0.15    1.98 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0600_ (net)
                  0.20    0.00    1.98 v _3191_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.27    0.88    0.56    2.54 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.88    0.00    2.55 ^ _3192_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    10    0.26    0.33    0.17    2.72 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _0602_ (net)
                  0.33    0.00    2.72 v _3193_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.16    0.28    3.00 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.00    3.00 v _3194_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.25    0.15    0.22    3.23 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0604_ (net)
                  0.15    0.00    3.23 v _3195_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    12    0.27    0.16    0.22    3.46 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0001_ (net)
                  0.16    0.00    3.46 v _5480_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.10    0.35    3.80 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2710_ (net)
                  0.10    0.00    3.80 ^ _3199_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.15    0.27    4.07 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0608_ (net)
                  0.15    0.00    4.07 ^ _3201_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.07    0.24    0.17    4.25 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0610_ (net)
                  0.24    0.00    4.25 v _3202_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.25    4.49 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0611_ (net)
                  0.18    0.00    4.50 v _3203_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    11    0.22    0.20    0.24    4.74 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2731_ (net)
                  0.20    0.00    4.74 v _3210_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    4.83 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2728_ (net)
                  0.10    0.00    4.83 ^ _5488_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.10    0.31    5.14 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2730_ (net)
                  0.10    0.00    5.14 v _5493_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.14    0.35    5.49 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2739_ (net)
                  0.14    0.00    5.49 ^ _3215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    5.56 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2761_ (net)
                  0.07    0.00    5.56 v _5503_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.18    0.28    5.84 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2690_ (net)
                  0.18    0.00    5.84 v _5474_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.15    0.35    6.19 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _2693_ (net)
                  0.15    0.00    6.19 v _3167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.17    6.36 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2682_ (net)
                  0.22    0.00    6.36 ^ _3169_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.13    0.09    6.45 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _2684_ (net)
                  0.13    0.00    6.45 v _3170_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    6.77 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         next_count[4] (net)
                  0.06    0.00    6.77 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.12    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.56    0.42   10.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.01   10.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.21    0.11    0.22   10.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00   10.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.79   clock reconvergence pessimism
                         -0.12   10.68   library setup time
                                 10.68   data required time
-----------------------------------------------------------------------------
                                 10.68   data required time
                                 -6.77   data arrival time
-----------------------------------------------------------------------------
                                  3.90   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: fifo_count[2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net147 (net)
                  0.30    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    1.40    0.51    0.39    1.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.02    1.65 ^ fifo_count[2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.12    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.56    0.42   10.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.01   10.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.21    0.11    0.22   10.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00   10.79 ^ fifo_count[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.79   clock reconvergence pessimism
                         -0.02   10.77   library recovery time
                                 10.77   data required time
-----------------------------------------------------------------------------
                                 10.77   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  9.13   slack (MET)


Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.56    0.42    0.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.01    0.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.21    0.11    0.22    0.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00    0.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.17    0.47    1.26 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net76 (net)
                  0.17    0.00    1.26 v _3188_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     8    0.11    0.29    0.22    1.48 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _2704_ (net)
                  0.29    0.00    1.48 ^ _5498_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.15    0.30    0.35    1.83 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _2751_ (net)
                  0.30    0.00    1.83 ^ _3190_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     4    0.10    0.20    0.15    1.98 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _0600_ (net)
                  0.20    0.00    1.98 v _3191_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     9    0.27    0.88    0.56    2.54 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0601_ (net)
                  0.88    0.00    2.55 ^ _3192_/I (gf180mcu_fd_sc_mcu9t5v0__inv_8)
    10    0.26    0.33    0.17    2.72 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
                                         _0602_ (net)
                  0.33    0.00    2.72 v _3193_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.26    0.16    0.28    3.00 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0603_ (net)
                  0.16    0.00    3.00 v _3194_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.25    0.15    0.22    3.23 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0604_ (net)
                  0.15    0.00    3.23 v _3195_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    12    0.27    0.16    0.22    3.46 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0001_ (net)
                  0.16    0.00    3.46 v _5480_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.10    0.35    3.80 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2710_ (net)
                  0.10    0.00    3.80 ^ _3199_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.15    0.27    4.07 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0608_ (net)
                  0.15    0.00    4.07 ^ _3201_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.07    0.24    0.17    4.25 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0610_ (net)
                  0.24    0.00    4.25 v _3202_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.19    0.18    0.25    4.49 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0611_ (net)
                  0.18    0.00    4.50 v _3203_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    11    0.22    0.20    0.24    4.74 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2731_ (net)
                  0.20    0.00    4.74 v _3210_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.09    4.83 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2728_ (net)
                  0.10    0.00    4.83 ^ _5488_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.10    0.31    5.14 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2730_ (net)
                  0.10    0.00    5.14 v _5493_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.14    0.35    5.49 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2739_ (net)
                  0.14    0.00    5.49 ^ _3215_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    5.56 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2761_ (net)
                  0.07    0.00    5.56 v _5503_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.18    0.28    5.84 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _2690_ (net)
                  0.18    0.00    5.84 v _5474_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.15    0.35    6.19 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _2693_ (net)
                  0.15    0.00    6.19 v _3167_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.17    6.36 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _2682_ (net)
                  0.22    0.00    6.36 ^ _3169_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.13    0.09    6.45 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _2684_ (net)
                  0.13    0.00    6.45 v _3170_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    6.77 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         next_count[4] (net)
                  0.06    0.00    6.77 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.12    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     2    0.11    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    12    0.91    0.56    0.42   10.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_1_0__leaf_clk (net)
                  0.56    0.01   10.57 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.21    0.11    0.22   10.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.11    0.00   10.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.79   clock reconvergence pessimism
                         -0.12   10.68   library setup time
                                 10.68   data required time
-----------------------------------------------------------------------------
                                 10.68   data required time
                                 -6.77   data arrival time
-----------------------------------------------------------------------------
                                  3.90   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.9214946031570435

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6862

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.24176134169101715

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8279

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fifo_count[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fifo_count[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.43    0.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.23    0.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.47    1.26 v fifo_count[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.22    1.48 ^ _3188_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.35    1.83 ^ _5498_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.15    1.98 v _3190_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.56    2.54 ^ _3191_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.18    2.72 v _3192_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_8)
   0.28    3.00 v _3193_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.23    3.23 v _3194_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.23    3.46 v _3195_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.35    3.80 ^ _5480_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.27    4.07 ^ _3199_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.17    4.25 v _3201_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.25    4.49 v _3202_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.25    4.74 v _3203_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.09    4.83 ^ _3210_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.31    5.14 v _5488_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.35    5.49 ^ _5493_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.07    5.56 v _3215_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.28    5.84 v _5503_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.35    6.19 v _5474_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.17    6.36 ^ _3167_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.09    6.45 v _3169_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.32    6.77 ^ _3170_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    6.77 ^ fifo_count[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           6.77   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.43   10.56 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.23   10.79 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.79 ^ fifo_count[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.79   clock reconvergence pessimism
  -0.12   10.68   library setup time
          10.68   data required time
---------------------------------------------------------
          10.68   data required time
          -6.77   data arrival time
---------------------------------------------------------
           3.90   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_data_regs[0][1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data_regs[0][1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.45    0.58 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.24    0.82 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.83 ^ rd_data_regs[0][1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    1.21 v rd_data_regs[0][1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    1.41 v _4653_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.41 v rd_data_regs[0][1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.41   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.45    0.58 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.24    0.82 ^ clkbuf_leaf_13_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.83 ^ rd_data_regs[0][1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.83   clock reconvergence pessimism
   0.06    0.88   library hold time
           0.88   data required time
---------------------------------------------------------
           0.88   data required time
          -1.41   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.7931

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.8267

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
6.7730

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
3.9033

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
57.630297

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-01   2.81e-02   3.49e-07   1.35e-01  22.3%
Combinational          2.80e-01   1.31e-01   8.45e-07   4.11e-01  68.1%
Clock                  3.56e-02   2.27e-02   7.11e-08   5.84e-02   9.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.22e-01   1.82e-01   1.27e-06   6.04e-01 100.0%
                          69.9%      30.1%       0.0%
