INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_1/matrix_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_1/memory_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_1/myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
WARNING: [VRFC 10-3380] identifier 'write_A' is used before its declaration [C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_1/myip_v1_0.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sunil/desktop/NUS/EE4218/EE4218_Labs_clone/Lab_1/tb_myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_myip_v1_0
